rtc: hctosys: use function name in the error log
[deliverable/linux.git] / drivers / rtc / rtc-s3c.c
CommitLineData
1add6781 1/* drivers/rtc/rtc-s3c.c
e48add8c
AD
2 *
3 * Copyright (c) 2010 Samsung Electronics Co., Ltd.
4 * http://www.samsung.com/
1add6781
BD
5 *
6 * Copyright (c) 2004,2006 Simtec Electronics
7 * Ben Dooks, <ben@simtec.co.uk>
8 * http://armlinux.simtec.co.uk/
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 *
14 * S3C2410/S3C2440/S3C24XX Internal RTC Driver
15*/
16
17#include <linux/module.h>
18#include <linux/fs.h>
19#include <linux/string.h>
20#include <linux/init.h>
21#include <linux/platform_device.h>
22#include <linux/interrupt.h>
23#include <linux/rtc.h>
24#include <linux/bcd.h>
25#include <linux/clk.h>
9974b6ea 26#include <linux/log2.h>
5a0e3ad6 27#include <linux/slab.h>
39ce4084 28#include <linux/of.h>
dbd9acbe
SK
29#include <linux/uaccess.h>
30#include <linux/io.h>
1add6781 31
1add6781 32#include <asm/irq.h>
b9d7c5d3 33#include "rtc-s3c.h"
1add6781 34
19be09f5
CC
35struct s3c_rtc {
36 struct device *dev;
37 struct rtc_device *rtc;
38
39 void __iomem *base;
40 struct clk *rtc_clk;
df9e26d0 41 struct clk *rtc_src_clk;
19be09f5 42
ae05c950 43 struct s3c_rtc_data *data;
1add6781 44
19be09f5
CC
45 int irq_alarm;
46 int irq_tick;
1add6781 47
19be09f5
CC
48 spinlock_t pie_lock;
49 spinlock_t alarm_clk_lock;
1add6781 50
19be09f5
CC
51 int ticnt_save, ticnt_en_save;
52 bool wake_en;
53};
54
ae05c950
CC
55struct s3c_rtc_data {
56 int max_user_freq;
df9e26d0 57 bool needs_src_clk;
ae05c950
CC
58
59 void (*irq_handler) (struct s3c_rtc *info, int mask);
60 void (*set_freq) (struct s3c_rtc *info, int freq);
61 void (*enable_tick) (struct s3c_rtc *info, struct seq_file *seq);
62 void (*select_tick_clk) (struct s3c_rtc *info);
63 void (*save_tick_cnt) (struct s3c_rtc *info);
64 void (*restore_tick_cnt) (struct s3c_rtc *info);
65 void (*enable) (struct s3c_rtc *info);
66 void (*disable) (struct s3c_rtc *info);
67};
68
24e14554 69static void s3c_rtc_enable_clk(struct s3c_rtc *info)
88cee8fd 70{
88cee8fd
DK
71 unsigned long irq_flags;
72
19be09f5 73 spin_lock_irqsave(&info->alarm_clk_lock, irq_flags);
24e14554
CC
74 clk_enable(info->rtc_clk);
75 if (info->data->needs_src_clk)
76 clk_enable(info->rtc_src_clk);
77 spin_unlock_irqrestore(&info->alarm_clk_lock, irq_flags);
78}
79
80static void s3c_rtc_disable_clk(struct s3c_rtc *info)
81{
82 unsigned long irq_flags;
83
84 spin_lock_irqsave(&info->alarm_clk_lock, irq_flags);
85 if (info->data->needs_src_clk)
86 clk_disable(info->rtc_src_clk);
87 clk_disable(info->rtc_clk);
19be09f5 88 spin_unlock_irqrestore(&info->alarm_clk_lock, irq_flags);
88cee8fd
DK
89}
90
1add6781 91/* IRQ Handlers */
ae05c950 92static irqreturn_t s3c_rtc_tickirq(int irq, void *id)
1add6781 93{
19be09f5 94 struct s3c_rtc *info = (struct s3c_rtc *)id;
1add6781 95
ae05c950
CC
96 if (info->data->irq_handler)
97 info->data->irq_handler(info, S3C2410_INTP_TIC);
88cee8fd 98
1add6781
BD
99 return IRQ_HANDLED;
100}
101
ae05c950 102static irqreturn_t s3c_rtc_alarmirq(int irq, void *id)
1add6781 103{
19be09f5 104 struct s3c_rtc *info = (struct s3c_rtc *)id;
1add6781 105
ae05c950
CC
106 if (info->data->irq_handler)
107 info->data->irq_handler(info, S3C2410_INTP_ALM);
2f3478f6 108
1add6781
BD
109 return IRQ_HANDLED;
110}
111
112/* Update control registers */
2ec38a03 113static int s3c_rtc_setaie(struct device *dev, unsigned int enabled)
1add6781 114{
19be09f5 115 struct s3c_rtc *info = dev_get_drvdata(dev);
1add6781
BD
116 unsigned int tmp;
117
19be09f5 118 dev_dbg(info->dev, "%s: aie=%d\n", __func__, enabled);
1add6781 119
24e14554
CC
120 s3c_rtc_enable_clk(info);
121
19be09f5 122 tmp = readb(info->base + S3C2410_RTCALM) & ~S3C2410_RTCALM_ALMEN;
1add6781 123
2ec38a03 124 if (enabled)
1add6781
BD
125 tmp |= S3C2410_RTCALM_ALMEN;
126
19be09f5 127 writeb(tmp, info->base + S3C2410_RTCALM);
2ec38a03 128
24e14554 129 s3c_rtc_disable_clk(info);
88cee8fd 130
2ec38a03 131 return 0;
1add6781
BD
132}
133
ae05c950 134/* Set RTC frequency */
19be09f5 135static int s3c_rtc_setfreq(struct s3c_rtc *info, int freq)
1add6781 136{
5d2a5037
JC
137 if (!is_power_of_2(freq))
138 return -EINVAL;
139
19be09f5 140 spin_lock_irq(&info->pie_lock);
1add6781 141
ae05c950
CC
142 if (info->data->set_freq)
143 info->data->set_freq(info, freq);
25c1a246 144
19be09f5 145 spin_unlock_irq(&info->pie_lock);
773be7ee
BD
146
147 return 0;
1add6781
BD
148}
149
150/* Time read/write */
1add6781
BD
151static int s3c_rtc_gettime(struct device *dev, struct rtc_time *rtc_tm)
152{
19be09f5 153 struct s3c_rtc *info = dev_get_drvdata(dev);
1add6781
BD
154 unsigned int have_retried = 0;
155
24e14554 156 s3c_rtc_enable_clk(info);
df9e26d0 157
1add6781 158 retry_get_time:
19be09f5
CC
159 rtc_tm->tm_min = readb(info->base + S3C2410_RTCMIN);
160 rtc_tm->tm_hour = readb(info->base + S3C2410_RTCHOUR);
161 rtc_tm->tm_mday = readb(info->base + S3C2410_RTCDATE);
162 rtc_tm->tm_mon = readb(info->base + S3C2410_RTCMON);
163 rtc_tm->tm_year = readb(info->base + S3C2410_RTCYEAR);
164 rtc_tm->tm_sec = readb(info->base + S3C2410_RTCSEC);
1add6781 165
48fc7f7e 166 /* the only way to work out whether the system was mid-update
1add6781
BD
167 * when we read it is to check the second counter, and if it
168 * is zero, then we re-try the entire read
169 */
170
171 if (rtc_tm->tm_sec == 0 && !have_retried) {
172 have_retried = 1;
173 goto retry_get_time;
174 }
175
fe20ba70
AB
176 rtc_tm->tm_sec = bcd2bin(rtc_tm->tm_sec);
177 rtc_tm->tm_min = bcd2bin(rtc_tm->tm_min);
178 rtc_tm->tm_hour = bcd2bin(rtc_tm->tm_hour);
179 rtc_tm->tm_mday = bcd2bin(rtc_tm->tm_mday);
180 rtc_tm->tm_mon = bcd2bin(rtc_tm->tm_mon);
181 rtc_tm->tm_year = bcd2bin(rtc_tm->tm_year);
1add6781 182
24e14554
CC
183 s3c_rtc_disable_clk(info);
184
1add6781 185 rtc_tm->tm_year += 100;
4e8896cd 186
d4a48c2a 187 dev_dbg(dev, "read time %04d.%02d.%02d %02d:%02d:%02d\n",
4e8896cd
MH
188 1900 + rtc_tm->tm_year, rtc_tm->tm_mon, rtc_tm->tm_mday,
189 rtc_tm->tm_hour, rtc_tm->tm_min, rtc_tm->tm_sec);
190
1add6781
BD
191 rtc_tm->tm_mon -= 1;
192
5b3ffddd 193 return rtc_valid_tm(rtc_tm);
1add6781
BD
194}
195
196static int s3c_rtc_settime(struct device *dev, struct rtc_time *tm)
197{
19be09f5 198 struct s3c_rtc *info = dev_get_drvdata(dev);
641741e0 199 int year = tm->tm_year - 100;
9a654518 200
d4a48c2a 201 dev_dbg(dev, "set time %04d.%02d.%02d %02d:%02d:%02d\n",
30ffc40c 202 1900 + tm->tm_year, tm->tm_mon, tm->tm_mday,
641741e0
BD
203 tm->tm_hour, tm->tm_min, tm->tm_sec);
204
205 /* we get around y2k by simply not supporting it */
1add6781 206
641741e0 207 if (year < 0 || year >= 100) {
9a654518 208 dev_err(dev, "rtc only supports 100 years\n");
1add6781 209 return -EINVAL;
9a654518
BD
210 }
211
24e14554 212 s3c_rtc_enable_clk(info);
19be09f5
CC
213
214 writeb(bin2bcd(tm->tm_sec), info->base + S3C2410_RTCSEC);
215 writeb(bin2bcd(tm->tm_min), info->base + S3C2410_RTCMIN);
216 writeb(bin2bcd(tm->tm_hour), info->base + S3C2410_RTCHOUR);
217 writeb(bin2bcd(tm->tm_mday), info->base + S3C2410_RTCDATE);
218 writeb(bin2bcd(tm->tm_mon + 1), info->base + S3C2410_RTCMON);
219 writeb(bin2bcd(year), info->base + S3C2410_RTCYEAR);
220
24e14554 221 s3c_rtc_disable_clk(info);
1add6781
BD
222
223 return 0;
224}
225
226static int s3c_rtc_getalarm(struct device *dev, struct rtc_wkalrm *alrm)
227{
19be09f5 228 struct s3c_rtc *info = dev_get_drvdata(dev);
1add6781
BD
229 struct rtc_time *alm_tm = &alrm->time;
230 unsigned int alm_en;
231
24e14554 232 s3c_rtc_enable_clk(info);
df9e26d0 233
19be09f5
CC
234 alm_tm->tm_sec = readb(info->base + S3C2410_ALMSEC);
235 alm_tm->tm_min = readb(info->base + S3C2410_ALMMIN);
236 alm_tm->tm_hour = readb(info->base + S3C2410_ALMHOUR);
237 alm_tm->tm_mon = readb(info->base + S3C2410_ALMMON);
238 alm_tm->tm_mday = readb(info->base + S3C2410_ALMDATE);
239 alm_tm->tm_year = readb(info->base + S3C2410_ALMYEAR);
1add6781 240
19be09f5 241 alm_en = readb(info->base + S3C2410_RTCALM);
1add6781 242
24e14554
CC
243 s3c_rtc_disable_clk(info);
244
a2db8dfc
DB
245 alrm->enabled = (alm_en & S3C2410_RTCALM_ALMEN) ? 1 : 0;
246
d4a48c2a 247 dev_dbg(dev, "read alarm %d, %04d.%02d.%02d %02d:%02d:%02d\n",
1add6781 248 alm_en,
30ffc40c 249 1900 + alm_tm->tm_year, alm_tm->tm_mon, alm_tm->tm_mday,
1add6781
BD
250 alm_tm->tm_hour, alm_tm->tm_min, alm_tm->tm_sec);
251
1add6781 252 /* decode the alarm enable field */
1add6781 253 if (alm_en & S3C2410_RTCALM_SECEN)
fe20ba70 254 alm_tm->tm_sec = bcd2bin(alm_tm->tm_sec);
1add6781 255 else
dd061d1a 256 alm_tm->tm_sec = -1;
1add6781
BD
257
258 if (alm_en & S3C2410_RTCALM_MINEN)
fe20ba70 259 alm_tm->tm_min = bcd2bin(alm_tm->tm_min);
1add6781 260 else
dd061d1a 261 alm_tm->tm_min = -1;
1add6781
BD
262
263 if (alm_en & S3C2410_RTCALM_HOUREN)
fe20ba70 264 alm_tm->tm_hour = bcd2bin(alm_tm->tm_hour);
1add6781 265 else
dd061d1a 266 alm_tm->tm_hour = -1;
1add6781
BD
267
268 if (alm_en & S3C2410_RTCALM_DAYEN)
fe20ba70 269 alm_tm->tm_mday = bcd2bin(alm_tm->tm_mday);
1add6781 270 else
dd061d1a 271 alm_tm->tm_mday = -1;
1add6781
BD
272
273 if (alm_en & S3C2410_RTCALM_MONEN) {
fe20ba70 274 alm_tm->tm_mon = bcd2bin(alm_tm->tm_mon);
1add6781
BD
275 alm_tm->tm_mon -= 1;
276 } else {
dd061d1a 277 alm_tm->tm_mon = -1;
1add6781
BD
278 }
279
280 if (alm_en & S3C2410_RTCALM_YEAREN)
fe20ba70 281 alm_tm->tm_year = bcd2bin(alm_tm->tm_year);
1add6781 282 else
dd061d1a 283 alm_tm->tm_year = -1;
1add6781
BD
284
285 return 0;
286}
287
288static int s3c_rtc_setalarm(struct device *dev, struct rtc_wkalrm *alrm)
289{
19be09f5 290 struct s3c_rtc *info = dev_get_drvdata(dev);
1add6781
BD
291 struct rtc_time *tm = &alrm->time;
292 unsigned int alrm_en;
293
d4a48c2a 294 dev_dbg(dev, "s3c_rtc_setalarm: %d, %04d.%02d.%02d %02d:%02d:%02d\n",
1add6781 295 alrm->enabled,
4e8896cd 296 1900 + tm->tm_year, tm->tm_mon + 1, tm->tm_mday,
30ffc40c 297 tm->tm_hour, tm->tm_min, tm->tm_sec);
1add6781 298
24e14554
CC
299 s3c_rtc_enable_clk(info);
300
19be09f5
CC
301 alrm_en = readb(info->base + S3C2410_RTCALM) & S3C2410_RTCALM_ALMEN;
302 writeb(0x00, info->base + S3C2410_RTCALM);
1add6781
BD
303
304 if (tm->tm_sec < 60 && tm->tm_sec >= 0) {
305 alrm_en |= S3C2410_RTCALM_SECEN;
19be09f5 306 writeb(bin2bcd(tm->tm_sec), info->base + S3C2410_ALMSEC);
1add6781
BD
307 }
308
309 if (tm->tm_min < 60 && tm->tm_min >= 0) {
310 alrm_en |= S3C2410_RTCALM_MINEN;
19be09f5 311 writeb(bin2bcd(tm->tm_min), info->base + S3C2410_ALMMIN);
1add6781
BD
312 }
313
314 if (tm->tm_hour < 24 && tm->tm_hour >= 0) {
315 alrm_en |= S3C2410_RTCALM_HOUREN;
19be09f5 316 writeb(bin2bcd(tm->tm_hour), info->base + S3C2410_ALMHOUR);
1add6781
BD
317 }
318
d4a48c2a 319 dev_dbg(dev, "setting S3C2410_RTCALM to %08x\n", alrm_en);
1add6781 320
19be09f5 321 writeb(alrm_en, info->base + S3C2410_RTCALM);
1add6781 322
24e14554 323 s3c_rtc_disable_clk(info);
1add6781 324
24e14554 325 s3c_rtc_setaie(dev, alrm->enabled);
19be09f5 326
1add6781
BD
327 return 0;
328}
329
1add6781
BD
330static int s3c_rtc_proc(struct device *dev, struct seq_file *seq)
331{
19be09f5 332 struct s3c_rtc *info = dev_get_drvdata(dev);
1add6781 333
24e14554 334 s3c_rtc_enable_clk(info);
9f4123b7 335
ae05c950
CC
336 if (info->data->enable_tick)
337 info->data->enable_tick(info, seq);
338
24e14554 339 s3c_rtc_disable_clk(info);
ae05c950 340
1add6781
BD
341 return 0;
342}
343
ff8371ac 344static const struct rtc_class_ops s3c_rtcops = {
1add6781
BD
345 .read_time = s3c_rtc_gettime,
346 .set_time = s3c_rtc_settime,
347 .read_alarm = s3c_rtc_getalarm,
348 .set_alarm = s3c_rtc_setalarm,
e6eb524e
CY
349 .proc = s3c_rtc_proc,
350 .alarm_irq_enable = s3c_rtc_setaie,
1add6781
BD
351};
352
ae05c950 353static void s3c24xx_rtc_enable(struct s3c_rtc *info)
1add6781 354{
d67288da 355 unsigned int con, tmp;
1add6781 356
d67288da 357 con = readw(info->base + S3C2410_RTCCON);
ae05c950
CC
358 /* re-enable the device, and check it is ok */
359 if ((con & S3C2410_RTCCON_RTCEN) == 0) {
360 dev_info(info->dev, "rtc disabled, re-enabling\n");
1add6781 361
ae05c950
CC
362 tmp = readw(info->base + S3C2410_RTCCON);
363 writew(tmp | S3C2410_RTCCON_RTCEN,
364 info->base + S3C2410_RTCCON);
365 }
1add6781 366
ae05c950
CC
367 if (con & S3C2410_RTCCON_CNTSEL) {
368 dev_info(info->dev, "removing RTCCON_CNTSEL\n");
1add6781 369
ae05c950
CC
370 tmp = readw(info->base + S3C2410_RTCCON);
371 writew(tmp & ~S3C2410_RTCCON_CNTSEL,
372 info->base + S3C2410_RTCCON);
373 }
1add6781 374
ae05c950
CC
375 if (con & S3C2410_RTCCON_CLKRST) {
376 dev_info(info->dev, "removing RTCCON_CLKRST\n");
1add6781 377
ae05c950
CC
378 tmp = readw(info->base + S3C2410_RTCCON);
379 writew(tmp & ~S3C2410_RTCCON_CLKRST,
380 info->base + S3C2410_RTCCON);
1add6781 381 }
ae05c950
CC
382}
383
384static void s3c24xx_rtc_disable(struct s3c_rtc *info)
385{
386 unsigned int con;
387
ae05c950
CC
388 con = readw(info->base + S3C2410_RTCCON);
389 con &= ~S3C2410_RTCCON_RTCEN;
390 writew(con, info->base + S3C2410_RTCCON);
391
392 con = readb(info->base + S3C2410_TICNT);
393 con &= ~S3C2410_TICNT_ENABLE;
394 writeb(con, info->base + S3C2410_TICNT);
ae05c950
CC
395}
396
397static void s3c6410_rtc_disable(struct s3c_rtc *info)
398{
399 unsigned int con;
400
ae05c950
CC
401 con = readw(info->base + S3C2410_RTCCON);
402 con &= ~S3C64XX_RTCCON_TICEN;
403 con &= ~S3C2410_RTCCON_RTCEN;
404 writew(con, info->base + S3C2410_RTCCON);
1add6781
BD
405}
406
19be09f5 407static int s3c_rtc_remove(struct platform_device *pdev)
1add6781 408{
19be09f5
CC
409 struct s3c_rtc *info = platform_get_drvdata(pdev);
410
411 s3c_rtc_setaie(info->dev, 0);
1add6781 412
19be09f5
CC
413 clk_unprepare(info->rtc_clk);
414 info->rtc_clk = NULL;
e48add8c 415
1add6781
BD
416 return 0;
417}
418
d2524caa
HS
419static const struct of_device_id s3c_rtc_dt_match[];
420
ae05c950 421static struct s3c_rtc_data *s3c_rtc_get_data(struct platform_device *pdev)
d2524caa 422{
ae05c950 423 const struct of_device_id *match;
d67288da 424
ae05c950
CC
425 match = of_match_node(s3c_rtc_dt_match, pdev->dev.of_node);
426 return (struct s3c_rtc_data *)match->data;
d2524caa
HS
427}
428
5a167f45 429static int s3c_rtc_probe(struct platform_device *pdev)
1add6781 430{
19be09f5 431 struct s3c_rtc *info = NULL;
e1df962e 432 struct rtc_time rtc_tm;
1add6781
BD
433 struct resource *res;
434 int ret;
435
19be09f5
CC
436 info = devm_kzalloc(&pdev->dev, sizeof(*info), GFP_KERNEL);
437 if (!info)
438 return -ENOMEM;
1add6781
BD
439
440 /* find the IRQs */
19be09f5
CC
441 info->irq_tick = platform_get_irq(pdev, 1);
442 if (info->irq_tick < 0) {
1add6781 443 dev_err(&pdev->dev, "no irq for rtc tick\n");
19be09f5 444 return info->irq_tick;
1add6781
BD
445 }
446
19be09f5 447 info->dev = &pdev->dev;
ae05c950
CC
448 info->data = s3c_rtc_get_data(pdev);
449 if (!info->data) {
450 dev_err(&pdev->dev, "failed getting s3c_rtc_data\n");
451 return -EINVAL;
452 }
19be09f5
CC
453 spin_lock_init(&info->pie_lock);
454 spin_lock_init(&info->alarm_clk_lock);
455
456 platform_set_drvdata(pdev, info);
457
458 info->irq_alarm = platform_get_irq(pdev, 0);
459 if (info->irq_alarm < 0) {
1add6781 460 dev_err(&pdev->dev, "no irq for alarm\n");
19be09f5 461 return info->irq_alarm;
1add6781
BD
462 }
463
d4a48c2a 464 dev_dbg(&pdev->dev, "s3c2410_rtc: tick irq %d, alarm irq %d\n",
19be09f5 465 info->irq_tick, info->irq_alarm);
1add6781
BD
466
467 /* get the memory region */
1add6781 468 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
19be09f5
CC
469 info->base = devm_ioremap_resource(&pdev->dev, res);
470 if (IS_ERR(info->base))
471 return PTR_ERR(info->base);
1add6781 472
19be09f5
CC
473 info->rtc_clk = devm_clk_get(&pdev->dev, "rtc");
474 if (IS_ERR(info->rtc_clk)) {
df9e26d0 475 dev_err(&pdev->dev, "failed to find rtc clock\n");
19be09f5 476 return PTR_ERR(info->rtc_clk);
e48add8c 477 }
19be09f5 478 clk_prepare_enable(info->rtc_clk);
e48add8c 479
eaf3a659
MS
480 if (info->data->needs_src_clk) {
481 info->rtc_src_clk = devm_clk_get(&pdev->dev, "rtc_src");
482 if (IS_ERR(info->rtc_src_clk)) {
483 dev_err(&pdev->dev,
484 "failed to find rtc source clock\n");
485 return PTR_ERR(info->rtc_src_clk);
486 }
487 clk_prepare_enable(info->rtc_src_clk);
df9e26d0 488 }
df9e26d0 489
1add6781 490 /* check to see if everything is setup correctly */
ae05c950
CC
491 if (info->data->enable)
492 info->data->enable(info);
1add6781 493
d4a48c2a 494 dev_dbg(&pdev->dev, "s3c2410_rtc: RTCCON=%02x\n",
19be09f5 495 readw(info->base + S3C2410_RTCCON));
1add6781 496
51b7616e
YK
497 device_init_wakeup(&pdev->dev, 1);
498
1add6781 499 /* register RTC and exit */
19be09f5 500 info->rtc = devm_rtc_device_register(&pdev->dev, "s3c", &s3c_rtcops,
1add6781 501 THIS_MODULE);
19be09f5 502 if (IS_ERR(info->rtc)) {
1add6781 503 dev_err(&pdev->dev, "cannot attach rtc\n");
19be09f5 504 ret = PTR_ERR(info->rtc);
1add6781
BD
505 goto err_nortc;
506 }
507
19be09f5
CC
508 ret = devm_request_irq(&pdev->dev, info->irq_alarm, s3c_rtc_alarmirq,
509 0, "s3c2410-rtc alarm", info);
510 if (ret) {
511 dev_err(&pdev->dev, "IRQ%d error %d\n", info->irq_alarm, ret);
512 goto err_nortc;
513 }
eaa6e4dd 514
19be09f5
CC
515 ret = devm_request_irq(&pdev->dev, info->irq_tick, s3c_rtc_tickirq,
516 0, "s3c2410-rtc tick", info);
517 if (ret) {
518 dev_err(&pdev->dev, "IRQ%d error %d\n", info->irq_tick, ret);
519 goto err_nortc;
520 }
051fe54e 521
19be09f5
CC
522 /* Check RTC Time */
523 s3c_rtc_gettime(&pdev->dev, &rtc_tm);
051fe54e 524
e1df962e
CY
525 if (rtc_valid_tm(&rtc_tm)) {
526 rtc_tm.tm_year = 100;
527 rtc_tm.tm_mon = 0;
528 rtc_tm.tm_mday = 1;
529 rtc_tm.tm_hour = 0;
530 rtc_tm.tm_min = 0;
531 rtc_tm.tm_sec = 0;
532
19be09f5 533 s3c_rtc_settime(&pdev->dev, &rtc_tm);
e1df962e
CY
534
535 dev_warn(&pdev->dev, "warning: invalid RTC value so initializing it\n");
051fe54e
TK
536 }
537
ae05c950
CC
538 if (info->data->select_tick_clk)
539 info->data->select_tick_clk(info);
62d17601 540
19be09f5 541 s3c_rtc_setfreq(info, 1);
62d17601 542
24e14554 543 s3c_rtc_disable_clk(info);
cefe4fbb 544
1add6781
BD
545 return 0;
546
547 err_nortc:
ae05c950
CC
548 if (info->data->disable)
549 info->data->disable(info);
24e14554
CC
550
551 if (info->data->needs_src_clk)
552 clk_disable_unprepare(info->rtc_src_clk);
19be09f5 553 clk_disable_unprepare(info->rtc_clk);
1add6781 554
1add6781
BD
555 return ret;
556}
557
32e445aa 558#ifdef CONFIG_PM_SLEEP
1add6781 559
32e445aa 560static int s3c_rtc_suspend(struct device *dev)
1add6781 561{
19be09f5 562 struct s3c_rtc *info = dev_get_drvdata(dev);
32e445aa 563
24e14554 564 s3c_rtc_enable_clk(info);
ae05c950 565
1add6781 566 /* save TICNT for anyone using periodic interrupts */
ae05c950
CC
567 if (info->data->save_tick_cnt)
568 info->data->save_tick_cnt(info);
569
570 if (info->data->disable)
571 info->data->disable(info);
f501ed52 572
19be09f5
CC
573 if (device_may_wakeup(dev) && !info->wake_en) {
574 if (enable_irq_wake(info->irq_alarm) == 0)
575 info->wake_en = true;
52cd4e5c 576 else
32e445aa 577 dev_err(dev, "enable_irq_wake failed\n");
52cd4e5c 578 }
ae05c950 579
1add6781
BD
580 return 0;
581}
582
32e445aa 583static int s3c_rtc_resume(struct device *dev)
1add6781 584{
19be09f5 585 struct s3c_rtc *info = dev_get_drvdata(dev);
9f4123b7 586
ae05c950
CC
587 if (info->data->enable)
588 info->data->enable(info);
589
590 if (info->data->restore_tick_cnt)
591 info->data->restore_tick_cnt(info);
f501ed52 592
24e14554
CC
593 s3c_rtc_disable_clk(info);
594
19be09f5
CC
595 if (device_may_wakeup(dev) && info->wake_en) {
596 disable_irq_wake(info->irq_alarm);
597 info->wake_en = false;
52cd4e5c 598 }
ae05c950 599
1add6781
BD
600 return 0;
601}
1add6781 602#endif
32e445aa
JH
603static SIMPLE_DEV_PM_OPS(s3c_rtc_pm_ops, s3c_rtc_suspend, s3c_rtc_resume);
604
ae05c950
CC
605static void s3c24xx_rtc_irq(struct s3c_rtc *info, int mask)
606{
ae05c950 607 rtc_update_irq(info->rtc, 1, RTC_AF | RTC_IRQF);
ae05c950
CC
608}
609
610static void s3c6410_rtc_irq(struct s3c_rtc *info, int mask)
611{
ae05c950
CC
612 rtc_update_irq(info->rtc, 1, RTC_AF | RTC_IRQF);
613 writeb(mask, info->base + S3C2410_INTP);
ae05c950
CC
614}
615
616static void s3c2410_rtc_setfreq(struct s3c_rtc *info, int freq)
617{
618 unsigned int tmp = 0;
619 int val;
620
621 tmp = readb(info->base + S3C2410_TICNT);
622 tmp &= S3C2410_TICNT_ENABLE;
623
624 val = (info->rtc->max_user_freq / freq) - 1;
625 tmp |= val;
626
627 writel(tmp, info->base + S3C2410_TICNT);
628}
629
630static void s3c2416_rtc_setfreq(struct s3c_rtc *info, int freq)
631{
632 unsigned int tmp = 0;
633 int val;
634
635 tmp = readb(info->base + S3C2410_TICNT);
636 tmp &= S3C2410_TICNT_ENABLE;
637
638 val = (info->rtc->max_user_freq / freq) - 1;
639
640 tmp |= S3C2443_TICNT_PART(val);
641 writel(S3C2443_TICNT1_PART(val), info->base + S3C2443_TICNT1);
642
643 writel(S3C2416_TICNT2_PART(val), info->base + S3C2416_TICNT2);
644
645 writel(tmp, info->base + S3C2410_TICNT);
646}
647
648static void s3c2443_rtc_setfreq(struct s3c_rtc *info, int freq)
649{
650 unsigned int tmp = 0;
651 int val;
652
653 tmp = readb(info->base + S3C2410_TICNT);
654 tmp &= S3C2410_TICNT_ENABLE;
655
656 val = (info->rtc->max_user_freq / freq) - 1;
657
658 tmp |= S3C2443_TICNT_PART(val);
659 writel(S3C2443_TICNT1_PART(val), info->base + S3C2443_TICNT1);
660
661 writel(tmp, info->base + S3C2410_TICNT);
662}
663
664static void s3c6410_rtc_setfreq(struct s3c_rtc *info, int freq)
665{
666 int val;
667
668 val = (info->rtc->max_user_freq / freq) - 1;
669 writel(val, info->base + S3C2410_TICNT);
670}
671
672static void s3c24xx_rtc_enable_tick(struct s3c_rtc *info, struct seq_file *seq)
673{
674 unsigned int ticnt;
675
676 ticnt = readb(info->base + S3C2410_TICNT);
677 ticnt &= S3C2410_TICNT_ENABLE;
678
679 seq_printf(seq, "periodic_IRQ\t: %s\n", ticnt ? "yes" : "no");
680}
681
682static void s3c2416_rtc_select_tick_clk(struct s3c_rtc *info)
683{
684 unsigned int con;
685
686 con = readw(info->base + S3C2410_RTCCON);
687 con |= S3C2443_RTCCON_TICSEL;
688 writew(con, info->base + S3C2410_RTCCON);
689}
690
691static void s3c6410_rtc_enable_tick(struct s3c_rtc *info, struct seq_file *seq)
692{
693 unsigned int ticnt;
694
695 ticnt = readw(info->base + S3C2410_RTCCON);
696 ticnt &= S3C64XX_RTCCON_TICEN;
697
698 seq_printf(seq, "periodic_IRQ\t: %s\n", ticnt ? "yes" : "no");
699}
700
701static void s3c24xx_rtc_save_tick_cnt(struct s3c_rtc *info)
702{
703 info->ticnt_save = readb(info->base + S3C2410_TICNT);
704}
705
706static void s3c24xx_rtc_restore_tick_cnt(struct s3c_rtc *info)
707{
708 writeb(info->ticnt_save, info->base + S3C2410_TICNT);
709}
710
711static void s3c6410_rtc_save_tick_cnt(struct s3c_rtc *info)
712{
713 info->ticnt_en_save = readw(info->base + S3C2410_RTCCON);
714 info->ticnt_en_save &= S3C64XX_RTCCON_TICEN;
715 info->ticnt_save = readl(info->base + S3C2410_TICNT);
716}
717
718static void s3c6410_rtc_restore_tick_cnt(struct s3c_rtc *info)
719{
720 unsigned int con;
721
722 writel(info->ticnt_save, info->base + S3C2410_TICNT);
723 if (info->ticnt_en_save) {
724 con = readw(info->base + S3C2410_RTCCON);
725 writew(con | info->ticnt_en_save,
726 info->base + S3C2410_RTCCON);
727 }
728}
729
730static struct s3c_rtc_data const s3c2410_rtc_data = {
731 .max_user_freq = 128,
732 .irq_handler = s3c24xx_rtc_irq,
733 .set_freq = s3c2410_rtc_setfreq,
734 .enable_tick = s3c24xx_rtc_enable_tick,
735 .save_tick_cnt = s3c24xx_rtc_save_tick_cnt,
736 .restore_tick_cnt = s3c24xx_rtc_restore_tick_cnt,
737 .enable = s3c24xx_rtc_enable,
738 .disable = s3c24xx_rtc_disable,
739};
740
741static struct s3c_rtc_data const s3c2416_rtc_data = {
742 .max_user_freq = 32768,
743 .irq_handler = s3c24xx_rtc_irq,
744 .set_freq = s3c2416_rtc_setfreq,
745 .enable_tick = s3c24xx_rtc_enable_tick,
746 .select_tick_clk = s3c2416_rtc_select_tick_clk,
747 .save_tick_cnt = s3c24xx_rtc_save_tick_cnt,
748 .restore_tick_cnt = s3c24xx_rtc_restore_tick_cnt,
749 .enable = s3c24xx_rtc_enable,
750 .disable = s3c24xx_rtc_disable,
751};
752
753static struct s3c_rtc_data const s3c2443_rtc_data = {
754 .max_user_freq = 32768,
755 .irq_handler = s3c24xx_rtc_irq,
756 .set_freq = s3c2443_rtc_setfreq,
757 .enable_tick = s3c24xx_rtc_enable_tick,
758 .select_tick_clk = s3c2416_rtc_select_tick_clk,
759 .save_tick_cnt = s3c24xx_rtc_save_tick_cnt,
760 .restore_tick_cnt = s3c24xx_rtc_restore_tick_cnt,
761 .enable = s3c24xx_rtc_enable,
762 .disable = s3c24xx_rtc_disable,
763};
764
765static struct s3c_rtc_data const s3c6410_rtc_data = {
766 .max_user_freq = 32768,
8792f777 767 .needs_src_clk = true,
ae05c950
CC
768 .irq_handler = s3c6410_rtc_irq,
769 .set_freq = s3c6410_rtc_setfreq,
770 .enable_tick = s3c6410_rtc_enable_tick,
771 .save_tick_cnt = s3c6410_rtc_save_tick_cnt,
772 .restore_tick_cnt = s3c6410_rtc_restore_tick_cnt,
773 .enable = s3c24xx_rtc_enable,
774 .disable = s3c6410_rtc_disable,
c3cba928
TB
775};
776
df9e26d0
CC
777static struct s3c_rtc_data const exynos3250_rtc_data = {
778 .max_user_freq = 32768,
779 .needs_src_clk = true,
780 .irq_handler = s3c6410_rtc_irq,
781 .set_freq = s3c6410_rtc_setfreq,
782 .enable_tick = s3c6410_rtc_enable_tick,
783 .save_tick_cnt = s3c6410_rtc_save_tick_cnt,
784 .restore_tick_cnt = s3c6410_rtc_restore_tick_cnt,
785 .enable = s3c24xx_rtc_enable,
786 .disable = s3c6410_rtc_disable,
787};
788
39ce4084 789static const struct of_device_id s3c_rtc_dt_match[] = {
d2524caa 790 {
cd1e6f9e 791 .compatible = "samsung,s3c2410-rtc",
ae05c950 792 .data = (void *)&s3c2410_rtc_data,
25c1a246 793 }, {
cd1e6f9e 794 .compatible = "samsung,s3c2416-rtc",
ae05c950 795 .data = (void *)&s3c2416_rtc_data,
25c1a246 796 }, {
cd1e6f9e 797 .compatible = "samsung,s3c2443-rtc",
ae05c950 798 .data = (void *)&s3c2443_rtc_data,
d2524caa 799 }, {
cd1e6f9e 800 .compatible = "samsung,s3c6410-rtc",
ae05c950 801 .data = (void *)&s3c6410_rtc_data,
df9e26d0
CC
802 }, {
803 .compatible = "samsung,exynos3250-rtc",
804 .data = (void *)&exynos3250_rtc_data,
d2524caa 805 },
ae05c950 806 { /* sentinel */ },
39ce4084
TA
807};
808MODULE_DEVICE_TABLE(of, s3c_rtc_dt_match);
9f4123b7
MC
809
810static struct platform_driver s3c_rtc_driver = {
1add6781 811 .probe = s3c_rtc_probe,
5a167f45 812 .remove = s3c_rtc_remove,
1add6781 813 .driver = {
9f4123b7 814 .name = "s3c-rtc",
32e445aa 815 .pm = &s3c_rtc_pm_ops,
04a373fd 816 .of_match_table = of_match_ptr(s3c_rtc_dt_match),
1add6781
BD
817 },
818};
0c4eae66 819module_platform_driver(s3c_rtc_driver);
1add6781
BD
820
821MODULE_DESCRIPTION("Samsung S3C RTC Driver");
822MODULE_AUTHOR("Ben Dooks <ben@simtec.co.uk>");
823MODULE_LICENSE("GPL");
ad28a07b 824MODULE_ALIAS("platform:s3c2410-rtc");
This page took 0.721398 seconds and 5 git commands to generate.