[S390] sclp: remove unnecessary sendmask check
[deliverable/linux.git] / drivers / s390 / cio / qdio_main.c
CommitLineData
779e6e1c
JG
1/*
2 * linux/drivers/s390/cio/qdio_main.c
3 *
4 * Linux for s390 qdio support, buffer handling, qdio API and module support.
5 *
6 * Copyright 2000,2008 IBM Corp.
7 * Author(s): Utz Bacher <utz.bacher@de.ibm.com>
8 * Jan Glauber <jang@linux.vnet.ibm.com>
9 * 2.6 cio integration by Cornelia Huck <cornelia.huck@de.ibm.com>
10 */
11#include <linux/module.h>
12#include <linux/init.h>
13#include <linux/kernel.h>
14#include <linux/timer.h>
15#include <linux/delay.h>
5a0e3ad6 16#include <linux/gfp.h>
30d77c3e 17#include <linux/kernel_stat.h>
779e6e1c
JG
18#include <asm/atomic.h>
19#include <asm/debug.h>
20#include <asm/qdio.h>
21
22#include "cio.h"
23#include "css.h"
24#include "device.h"
25#include "qdio.h"
26#include "qdio_debug.h"
779e6e1c
JG
27
28MODULE_AUTHOR("Utz Bacher <utz.bacher@de.ibm.com>,"\
29 "Jan Glauber <jang@linux.vnet.ibm.com>");
30MODULE_DESCRIPTION("QDIO base support");
31MODULE_LICENSE("GPL");
32
958c0ba4
JG
33static inline int do_siga_sync(unsigned long schid,
34 unsigned int out_mask, unsigned int in_mask,
35 unsigned int fc)
779e6e1c 36{
958c0ba4
JG
37 register unsigned long __fc asm ("0") = fc;
38 register unsigned long __schid asm ("1") = schid;
779e6e1c
JG
39 register unsigned long out asm ("2") = out_mask;
40 register unsigned long in asm ("3") = in_mask;
41 int cc;
42
43 asm volatile(
44 " siga 0\n"
45 " ipm %0\n"
46 " srl %0,28\n"
47 : "=d" (cc)
48 : "d" (__fc), "d" (__schid), "d" (out), "d" (in) : "cc");
49 return cc;
50}
51
958c0ba4
JG
52static inline int do_siga_input(unsigned long schid, unsigned int mask,
53 unsigned int fc)
779e6e1c 54{
958c0ba4
JG
55 register unsigned long __fc asm ("0") = fc;
56 register unsigned long __schid asm ("1") = schid;
779e6e1c
JG
57 register unsigned long __mask asm ("2") = mask;
58 int cc;
59
60 asm volatile(
61 " siga 0\n"
62 " ipm %0\n"
63 " srl %0,28\n"
64 : "=d" (cc)
65 : "d" (__fc), "d" (__schid), "d" (__mask) : "cc", "memory");
66 return cc;
67}
68
69/**
70 * do_siga_output - perform SIGA-w/wt function
71 * @schid: subchannel id or in case of QEBSM the subchannel token
72 * @mask: which output queues to process
73 * @bb: busy bit indicator, set only if SIGA-w/wt could not access a buffer
74 * @fc: function code to perform
75 *
76 * Returns cc or QDIO_ERROR_SIGA_ACCESS_EXCEPTION.
77 * Note: For IQDC unicast queues only the highest priority queue is processed.
78 */
79static inline int do_siga_output(unsigned long schid, unsigned long mask,
7a0b4cbc 80 unsigned int *bb, unsigned int fc)
779e6e1c
JG
81{
82 register unsigned long __fc asm("0") = fc;
83 register unsigned long __schid asm("1") = schid;
84 register unsigned long __mask asm("2") = mask;
85 int cc = QDIO_ERROR_SIGA_ACCESS_EXCEPTION;
86
87 asm volatile(
88 " siga 0\n"
89 "0: ipm %0\n"
90 " srl %0,28\n"
91 "1:\n"
92 EX_TABLE(0b, 1b)
93 : "+d" (cc), "+d" (__fc), "+d" (__schid), "+d" (__mask)
94 : : "cc", "memory");
95 *bb = ((unsigned int) __fc) >> 31;
96 return cc;
97}
98
99static inline int qdio_check_ccq(struct qdio_q *q, unsigned int ccq)
100{
779e6e1c
JG
101 /* all done or next buffer state different */
102 if (ccq == 0 || ccq == 32)
103 return 0;
104 /* not all buffers processed */
105 if (ccq == 96 || ccq == 97)
106 return 1;
107 /* notify devices immediately */
22f99347 108 DBF_ERROR("%4x ccq:%3d", SCH_NO(q), ccq);
779e6e1c
JG
109 return -EIO;
110}
111
112/**
113 * qdio_do_eqbs - extract buffer states for QEBSM
114 * @q: queue to manipulate
115 * @state: state of the extracted buffers
116 * @start: buffer number to start at
117 * @count: count of buffers to examine
50f769df 118 * @auto_ack: automatically acknowledge buffers
779e6e1c 119 *
73ac36ea 120 * Returns the number of successfully extracted equal buffer states.
779e6e1c
JG
121 * Stops processing if a state is different from the last buffers state.
122 */
123static int qdio_do_eqbs(struct qdio_q *q, unsigned char *state,
50f769df 124 int start, int count, int auto_ack)
779e6e1c
JG
125{
126 unsigned int ccq = 0;
127 int tmp_count = count, tmp_start = start;
128 int nr = q->nr;
129 int rc;
779e6e1c
JG
130
131 BUG_ON(!q->irq_ptr->sch_token);
6486cda6 132 qperf_inc(q, eqbs);
779e6e1c
JG
133
134 if (!q->is_input_q)
135 nr += q->irq_ptr->nr_input_qs;
136again:
50f769df
JG
137 ccq = do_eqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count,
138 auto_ack);
779e6e1c
JG
139 rc = qdio_check_ccq(q, ccq);
140
141 /* At least one buffer was processed, return and extract the remaining
142 * buffers later.
143 */
23589d05 144 if ((ccq == 96) && (count != tmp_count)) {
6486cda6 145 qperf_inc(q, eqbs_partial);
779e6e1c 146 return (count - tmp_count);
23589d05 147 }
22f99347 148
779e6e1c 149 if (rc == 1) {
22f99347 150 DBF_DEV_EVENT(DBF_WARN, q->irq_ptr, "EQBS again:%2d", ccq);
779e6e1c
JG
151 goto again;
152 }
153
154 if (rc < 0) {
22f99347
JG
155 DBF_ERROR("%4x EQBS ERROR", SCH_NO(q));
156 DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
779e6e1c
JG
157 q->handler(q->irq_ptr->cdev,
158 QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
159 0, -1, -1, q->irq_ptr->int_parm);
160 return 0;
161 }
162 return count - tmp_count;
163}
164
165/**
166 * qdio_do_sqbs - set buffer states for QEBSM
167 * @q: queue to manipulate
168 * @state: new state of the buffers
169 * @start: first buffer number to change
170 * @count: how many buffers to change
171 *
172 * Returns the number of successfully changed buffers.
173 * Does retrying until the specified count of buffer states is set or an
174 * error occurs.
175 */
176static int qdio_do_sqbs(struct qdio_q *q, unsigned char state, int start,
177 int count)
178{
179 unsigned int ccq = 0;
180 int tmp_count = count, tmp_start = start;
181 int nr = q->nr;
182 int rc;
779e6e1c 183
50f769df
JG
184 if (!count)
185 return 0;
186
779e6e1c 187 BUG_ON(!q->irq_ptr->sch_token);
6486cda6 188 qperf_inc(q, sqbs);
779e6e1c
JG
189
190 if (!q->is_input_q)
191 nr += q->irq_ptr->nr_input_qs;
192again:
193 ccq = do_sqbs(q->irq_ptr->sch_token, state, nr, &tmp_start, &tmp_count);
194 rc = qdio_check_ccq(q, ccq);
195 if (rc == 1) {
22f99347 196 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "SQBS again:%2d", ccq);
6486cda6 197 qperf_inc(q, sqbs_partial);
779e6e1c
JG
198 goto again;
199 }
200 if (rc < 0) {
22f99347
JG
201 DBF_ERROR("%4x SQBS ERROR", SCH_NO(q));
202 DBF_ERROR("%3d%3d%2d", count, tmp_count, nr);
779e6e1c
JG
203 q->handler(q->irq_ptr->cdev,
204 QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
205 0, -1, -1, q->irq_ptr->int_parm);
206 return 0;
207 }
208 WARN_ON(tmp_count);
209 return count - tmp_count;
210}
211
212/* returns number of examined buffers and their common state in *state */
213static inline int get_buf_states(struct qdio_q *q, unsigned int bufnr,
50f769df
JG
214 unsigned char *state, unsigned int count,
215 int auto_ack)
779e6e1c
JG
216{
217 unsigned char __state = 0;
218 int i;
219
220 BUG_ON(bufnr > QDIO_MAX_BUFFERS_MASK);
221 BUG_ON(count > QDIO_MAX_BUFFERS_PER_Q);
222
223 if (is_qebsm(q))
50f769df 224 return qdio_do_eqbs(q, state, bufnr, count, auto_ack);
779e6e1c
JG
225
226 for (i = 0; i < count; i++) {
227 if (!__state)
228 __state = q->slsb.val[bufnr];
229 else if (q->slsb.val[bufnr] != __state)
230 break;
231 bufnr = next_buf(bufnr);
232 }
233 *state = __state;
234 return i;
235}
236
60b5df2f
JG
237static inline int get_buf_state(struct qdio_q *q, unsigned int bufnr,
238 unsigned char *state, int auto_ack)
779e6e1c 239{
50f769df 240 return get_buf_states(q, bufnr, state, 1, auto_ack);
779e6e1c
JG
241}
242
243/* wrap-around safe setting of slsb states, returns number of changed buffers */
244static inline int set_buf_states(struct qdio_q *q, int bufnr,
245 unsigned char state, int count)
246{
247 int i;
248
249 BUG_ON(bufnr > QDIO_MAX_BUFFERS_MASK);
250 BUG_ON(count > QDIO_MAX_BUFFERS_PER_Q);
251
252 if (is_qebsm(q))
253 return qdio_do_sqbs(q, state, bufnr, count);
254
255 for (i = 0; i < count; i++) {
256 xchg(&q->slsb.val[bufnr], state);
257 bufnr = next_buf(bufnr);
258 }
259 return count;
260}
261
262static inline int set_buf_state(struct qdio_q *q, int bufnr,
263 unsigned char state)
264{
265 return set_buf_states(q, bufnr, state, 1);
266}
267
268/* set slsb states to initial state */
269void qdio_init_buf_states(struct qdio_irq *irq_ptr)
270{
271 struct qdio_q *q;
272 int i;
273
274 for_each_input_queue(irq_ptr, q, i)
275 set_buf_states(q, 0, SLSB_P_INPUT_NOT_INIT,
276 QDIO_MAX_BUFFERS_PER_Q);
277 for_each_output_queue(irq_ptr, q, i)
278 set_buf_states(q, 0, SLSB_P_OUTPUT_NOT_INIT,
279 QDIO_MAX_BUFFERS_PER_Q);
280}
281
60b5df2f 282static inline int qdio_siga_sync(struct qdio_q *q, unsigned int output,
779e6e1c
JG
283 unsigned int input)
284{
958c0ba4
JG
285 unsigned long schid = *((u32 *) &q->irq_ptr->schid);
286 unsigned int fc = QDIO_SIGA_SYNC;
779e6e1c
JG
287 int cc;
288
7a0b4cbc 289 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-s:%1d", q->nr);
6486cda6 290 qperf_inc(q, siga_sync);
779e6e1c 291
958c0ba4
JG
292 if (is_qebsm(q)) {
293 schid = q->irq_ptr->sch_token;
294 fc |= QDIO_SIGA_QEBSM_FLAG;
295 }
296
297 cc = do_siga_sync(schid, output, input, fc);
110da317 298 if (unlikely(cc))
22f99347 299 DBF_ERROR("%4x SIGA-S:%2d", SCH_NO(q), cc);
779e6e1c
JG
300 return cc;
301}
302
60b5df2f 303static inline int qdio_siga_sync_q(struct qdio_q *q)
779e6e1c
JG
304{
305 if (q->is_input_q)
306 return qdio_siga_sync(q, 0, q->mask);
307 else
308 return qdio_siga_sync(q, q->mask, 0);
309}
310
7a0b4cbc 311static int qdio_siga_output(struct qdio_q *q, unsigned int *busy_bit)
779e6e1c 312{
958c0ba4
JG
313 unsigned long schid = *((u32 *) &q->irq_ptr->schid);
314 unsigned int fc = QDIO_SIGA_WRITE;
7a0b4cbc
JG
315 u64 start_time = 0;
316 int cc;
779e6e1c 317
7a0b4cbc 318 if (is_qebsm(q)) {
779e6e1c 319 schid = q->irq_ptr->sch_token;
958c0ba4 320 fc |= QDIO_SIGA_QEBSM_FLAG;
779e6e1c 321 }
779e6e1c 322again:
7a0b4cbc
JG
323 cc = do_siga_output(schid, q->mask, busy_bit, fc);
324
325 /* hipersocket busy condition */
110da317 326 if (unlikely(*busy_bit)) {
7a0b4cbc 327 WARN_ON(queue_type(q) != QDIO_IQDIO_QFMT || cc != 2);
58eb27cd 328
7a0b4cbc 329 if (!start_time) {
3a601bfe 330 start_time = get_clock();
7a0b4cbc
JG
331 goto again;
332 }
3a601bfe 333 if ((get_clock() - start_time) < QDIO_BUSY_BIT_PATIENCE)
779e6e1c
JG
334 goto again;
335 }
779e6e1c
JG
336 return cc;
337}
338
339static inline int qdio_siga_input(struct qdio_q *q)
340{
958c0ba4
JG
341 unsigned long schid = *((u32 *) &q->irq_ptr->schid);
342 unsigned int fc = QDIO_SIGA_READ;
779e6e1c
JG
343 int cc;
344
22f99347 345 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-r:%1d", q->nr);
6486cda6 346 qperf_inc(q, siga_read);
779e6e1c 347
958c0ba4
JG
348 if (is_qebsm(q)) {
349 schid = q->irq_ptr->sch_token;
350 fc |= QDIO_SIGA_QEBSM_FLAG;
351 }
352
353 cc = do_siga_input(schid, q->mask, fc);
110da317 354 if (unlikely(cc))
22f99347 355 DBF_ERROR("%4x SIGA-R:%2d", SCH_NO(q), cc);
779e6e1c
JG
356 return cc;
357}
358
90adac58
JG
359#define qdio_siga_sync_out(q) qdio_siga_sync(q, ~0U, 0)
360#define qdio_siga_sync_all(q) qdio_siga_sync(q, ~0U, ~0U)
361
362static inline void qdio_sync_queues(struct qdio_q *q)
779e6e1c 363{
90adac58
JG
364 /* PCI capable outbound queues will also be scanned so sync them too */
365 if (pci_out_supported(q))
366 qdio_siga_sync_all(q);
367 else
779e6e1c
JG
368 qdio_siga_sync_q(q);
369}
370
60b5df2f
JG
371int debug_get_buf_state(struct qdio_q *q, unsigned int bufnr,
372 unsigned char *state)
373{
90adac58
JG
374 if (need_siga_sync(q))
375 qdio_siga_sync_q(q);
60b5df2f
JG
376 return get_buf_states(q, bufnr, state, 1, 0);
377}
378
379static inline void qdio_stop_polling(struct qdio_q *q)
779e6e1c 380{
50f769df 381 if (!q->u.in.polling)
779e6e1c 382 return;
50f769df 383
779e6e1c 384 q->u.in.polling = 0;
6486cda6 385 qperf_inc(q, stop_polling);
779e6e1c
JG
386
387 /* show the card that we are not polling anymore */
50f769df 388 if (is_qebsm(q)) {
e85dea0e 389 set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
50f769df
JG
390 q->u.in.ack_count);
391 q->u.in.ack_count = 0;
392 } else
e85dea0e 393 set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
779e6e1c
JG
394}
395
d307297f
JG
396static inline void account_sbals(struct qdio_q *q, int count)
397{
398 int pos = 0;
399
400 q->q_stats.nr_sbal_total += count;
401 if (count == QDIO_MAX_BUFFERS_MASK) {
402 q->q_stats.nr_sbals[7]++;
403 return;
404 }
405 while (count >>= 1)
406 pos++;
407 q->q_stats.nr_sbals[pos]++;
408}
409
bffbbd2d 410static void process_buffer_error(struct qdio_q *q, int count)
779e6e1c 411{
bffbbd2d
JG
412 unsigned char state = (q->is_input_q) ? SLSB_P_INPUT_NOT_INIT :
413 SLSB_P_OUTPUT_NOT_INIT;
414
7a0b4cbc 415 q->qdio_error |= QDIO_ERROR_SLSB_STATE;
50f769df
JG
416
417 /* special handling for no target buffer empty */
418 if ((!q->is_input_q &&
419 (q->sbal[q->first_to_check]->element[15].flags & 0xff) == 0x10)) {
6486cda6 420 qperf_inc(q, target_full);
1d7e1500 421 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "OUTFULL FTC:%02x",
50f769df
JG
422 q->first_to_check);
423 return;
424 }
425
22f99347
JG
426 DBF_ERROR("%4x BUF ERROR", SCH_NO(q));
427 DBF_ERROR((q->is_input_q) ? "IN:%2d" : "OUT:%2d", q->nr);
50f769df 428 DBF_ERROR("FTC:%3d C:%3d", q->first_to_check, count);
22f99347
JG
429 DBF_ERROR("F14:%2x F15:%2x",
430 q->sbal[q->first_to_check]->element[14].flags & 0xff,
431 q->sbal[q->first_to_check]->element[15].flags & 0xff);
bffbbd2d
JG
432
433 /*
434 * Interrupts may be avoided as long as the error is present
435 * so change the buffer state immediately to avoid starvation.
436 */
437 set_buf_states(q, q->first_to_check, state, count);
50f769df 438}
779e6e1c 439
50f769df
JG
440static inline void inbound_primed(struct qdio_q *q, int count)
441{
442 int new;
443
1d7e1500 444 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in prim: %02x", count);
50f769df
JG
445
446 /* for QEBSM the ACK was already set by EQBS */
447 if (is_qebsm(q)) {
448 if (!q->u.in.polling) {
449 q->u.in.polling = 1;
450 q->u.in.ack_count = count;
e85dea0e 451 q->u.in.ack_start = q->first_to_check;
50f769df
JG
452 return;
453 }
454
455 /* delete the previous ACK's */
e85dea0e 456 set_buf_states(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT,
50f769df
JG
457 q->u.in.ack_count);
458 q->u.in.ack_count = count;
e85dea0e 459 q->u.in.ack_start = q->first_to_check;
50f769df
JG
460 return;
461 }
462
463 /*
464 * ACK the newest buffer. The ACK will be removed in qdio_stop_polling
465 * or by the next inbound run.
466 */
467 new = add_buf(q->first_to_check, count - 1);
468 if (q->u.in.polling) {
469 /* reset the previous ACK but first set the new one */
470 set_buf_state(q, new, SLSB_P_INPUT_ACK);
e85dea0e 471 set_buf_state(q, q->u.in.ack_start, SLSB_P_INPUT_NOT_INIT);
3fdf1e18 472 } else {
50f769df 473 q->u.in.polling = 1;
3fdf1e18 474 set_buf_state(q, new, SLSB_P_INPUT_ACK);
50f769df
JG
475 }
476
e85dea0e 477 q->u.in.ack_start = new;
50f769df
JG
478 count--;
479 if (!count)
480 return;
6541f7b6
JG
481 /* need to change ALL buffers to get more interrupts */
482 set_buf_states(q, q->first_to_check, SLSB_P_INPUT_NOT_INIT, count);
779e6e1c
JG
483}
484
485static int get_inbound_buffer_frontier(struct qdio_q *q)
486{
487 int count, stop;
6fa1098a 488 unsigned char state = 0;
779e6e1c 489
779e6e1c
JG
490 /*
491 * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
492 * would return 0.
493 */
494 count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
495 stop = add_buf(q->first_to_check, count);
496
779e6e1c
JG
497 if (q->first_to_check == stop)
498 goto out;
499
36e3e721
JG
500 /*
501 * No siga sync here, as a PCI or we after a thin interrupt
502 * already sync'ed the queues.
503 */
50f769df 504 count = get_buf_states(q, q->first_to_check, &state, count, 1);
779e6e1c
JG
505 if (!count)
506 goto out;
507
508 switch (state) {
509 case SLSB_P_INPUT_PRIMED:
50f769df 510 inbound_primed(q, count);
779e6e1c 511 q->first_to_check = add_buf(q->first_to_check, count);
8bcd9b04 512 if (atomic_sub(count, &q->nr_buf_used) == 0)
6486cda6 513 qperf_inc(q, inbound_queue_full);
d307297f
JG
514 if (q->irq_ptr->perf_stat_enabled)
515 account_sbals(q, count);
36e3e721 516 break;
779e6e1c 517 case SLSB_P_INPUT_ERROR:
bffbbd2d 518 process_buffer_error(q, count);
779e6e1c
JG
519 q->first_to_check = add_buf(q->first_to_check, count);
520 atomic_sub(count, &q->nr_buf_used);
d307297f
JG
521 if (q->irq_ptr->perf_stat_enabled)
522 account_sbals_error(q, count);
779e6e1c
JG
523 break;
524 case SLSB_CU_INPUT_EMPTY:
525 case SLSB_P_INPUT_NOT_INIT:
526 case SLSB_P_INPUT_ACK:
d307297f
JG
527 if (q->irq_ptr->perf_stat_enabled)
528 q->q_stats.nr_sbal_nop++;
22f99347 529 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in nop");
779e6e1c
JG
530 break;
531 default:
532 BUG();
533 }
534out:
779e6e1c
JG
535 return q->first_to_check;
536}
537
60b5df2f 538static int qdio_inbound_q_moved(struct qdio_q *q)
779e6e1c
JG
539{
540 int bufnr;
541
542 bufnr = get_inbound_buffer_frontier(q);
543
e85dea0e
JG
544 if ((bufnr != q->last_move) || q->qdio_error) {
545 q->last_move = bufnr;
27d71602 546 if (!is_thinint_irq(q->irq_ptr) && MACHINE_IS_LPAR)
3a601bfe 547 q->u.in.timestamp = get_clock();
779e6e1c
JG
548 return 1;
549 } else
550 return 0;
551}
552
9a2c160a 553static inline int qdio_inbound_q_done(struct qdio_q *q)
779e6e1c 554{
9a1ce28a 555 unsigned char state = 0;
779e6e1c
JG
556
557 if (!atomic_read(&q->nr_buf_used))
558 return 1;
559
90adac58
JG
560 if (need_siga_sync(q))
561 qdio_siga_sync_q(q);
50f769df 562 get_buf_state(q, q->first_to_check, &state, 0);
9a2c160a 563
4c52228d 564 if (state == SLSB_P_INPUT_PRIMED || state == SLSB_P_INPUT_ERROR)
9a2c160a 565 /* more work coming */
779e6e1c
JG
566 return 0;
567
9a2c160a
JG
568 if (is_thinint_irq(q->irq_ptr))
569 return 1;
570
571 /* don't poll under z/VM */
572 if (MACHINE_IS_VM)
779e6e1c
JG
573 return 1;
574
575 /*
576 * At this point we know, that inbound first_to_check
577 * has (probably) not moved (see qdio_inbound_processing).
578 */
3a601bfe 579 if (get_clock() > q->u.in.timestamp + QDIO_INPUT_THRESHOLD) {
1d7e1500 580 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "in done:%02x",
22f99347 581 q->first_to_check);
779e6e1c 582 return 1;
9a2c160a 583 } else
60b5df2f 584 return 0;
60b5df2f
JG
585}
586
587static void qdio_kick_handler(struct qdio_q *q)
779e6e1c 588{
9c8a08d7
JG
589 int start = q->first_to_kick;
590 int end = q->first_to_check;
591 int count;
779e6e1c
JG
592
593 if (unlikely(q->irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
594 return;
595
9c8a08d7
JG
596 count = sub_buf(end, start);
597
598 if (q->is_input_q) {
6486cda6 599 qperf_inc(q, inbound_handler);
1d7e1500 600 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "kih s:%02x c:%02x", start, count);
bd6e8a16 601 } else {
6486cda6 602 qperf_inc(q, outbound_handler);
1d7e1500
JG
603 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "koh: s:%02x c:%02x",
604 start, count);
bd6e8a16 605 }
9c8a08d7
JG
606
607 q->handler(q->irq_ptr->cdev, q->qdio_error, q->nr, start, count,
608 q->irq_ptr->int_parm);
779e6e1c
JG
609
610 /* for the next time */
9c8a08d7 611 q->first_to_kick = end;
779e6e1c
JG
612 q->qdio_error = 0;
613}
614
615static void __qdio_inbound_processing(struct qdio_q *q)
616{
6486cda6 617 qperf_inc(q, tasklet_inbound);
f3eb20fa 618
779e6e1c
JG
619 if (!qdio_inbound_q_moved(q))
620 return;
621
9c8a08d7 622 qdio_kick_handler(q);
779e6e1c 623
6486cda6 624 if (!qdio_inbound_q_done(q)) {
779e6e1c 625 /* means poll time is not yet over */
6486cda6 626 qperf_inc(q, tasklet_inbound_resched);
f3eb20fa
JG
627 if (likely(q->irq_ptr->state != QDIO_IRQ_STATE_STOPPED)) {
628 tasklet_schedule(&q->tasklet);
629 return;
630 }
6486cda6 631 }
779e6e1c
JG
632
633 qdio_stop_polling(q);
634 /*
635 * We need to check again to not lose initiative after
636 * resetting the ACK state.
637 */
6486cda6
JG
638 if (!qdio_inbound_q_done(q)) {
639 qperf_inc(q, tasklet_inbound_resched2);
f3eb20fa
JG
640 if (likely(q->irq_ptr->state != QDIO_IRQ_STATE_STOPPED))
641 tasklet_schedule(&q->tasklet);
6486cda6 642 }
779e6e1c
JG
643}
644
779e6e1c
JG
645void qdio_inbound_processing(unsigned long data)
646{
647 struct qdio_q *q = (struct qdio_q *)data;
648 __qdio_inbound_processing(q);
649}
650
651static int get_outbound_buffer_frontier(struct qdio_q *q)
652{
653 int count, stop;
6fa1098a 654 unsigned char state = 0;
779e6e1c 655
90adac58
JG
656 if (need_siga_sync(q))
657 if (((queue_type(q) != QDIO_IQDIO_QFMT) &&
658 !pci_out_supported(q)) ||
659 (queue_type(q) == QDIO_IQDIO_QFMT &&
660 multicast_outbound(q)))
661 qdio_siga_sync_q(q);
779e6e1c
JG
662
663 /*
664 * Don't check 128 buffers, as otherwise qdio_inbound_q_moved
665 * would return 0.
666 */
667 count = min(atomic_read(&q->nr_buf_used), QDIO_MAX_BUFFERS_MASK);
668 stop = add_buf(q->first_to_check, count);
669
779e6e1c
JG
670 if (q->first_to_check == stop)
671 return q->first_to_check;
672
50f769df 673 count = get_buf_states(q, q->first_to_check, &state, count, 0);
779e6e1c
JG
674 if (!count)
675 return q->first_to_check;
676
677 switch (state) {
678 case SLSB_P_OUTPUT_EMPTY:
679 /* the adapter got it */
1d7e1500 680 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out empty:%1d %02x", q->nr, count);
779e6e1c
JG
681
682 atomic_sub(count, &q->nr_buf_used);
683 q->first_to_check = add_buf(q->first_to_check, count);
d307297f
JG
684 if (q->irq_ptr->perf_stat_enabled)
685 account_sbals(q, count);
36e3e721 686 break;
779e6e1c 687 case SLSB_P_OUTPUT_ERROR:
bffbbd2d 688 process_buffer_error(q, count);
779e6e1c
JG
689 q->first_to_check = add_buf(q->first_to_check, count);
690 atomic_sub(count, &q->nr_buf_used);
d307297f
JG
691 if (q->irq_ptr->perf_stat_enabled)
692 account_sbals_error(q, count);
779e6e1c
JG
693 break;
694 case SLSB_CU_OUTPUT_PRIMED:
695 /* the adapter has not fetched the output yet */
d307297f
JG
696 if (q->irq_ptr->perf_stat_enabled)
697 q->q_stats.nr_sbal_nop++;
22f99347 698 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out primed:%1d", q->nr);
779e6e1c
JG
699 break;
700 case SLSB_P_OUTPUT_NOT_INIT:
701 case SLSB_P_OUTPUT_HALTED:
702 break;
703 default:
704 BUG();
705 }
706 return q->first_to_check;
707}
708
709/* all buffers processed? */
710static inline int qdio_outbound_q_done(struct qdio_q *q)
711{
712 return atomic_read(&q->nr_buf_used) == 0;
713}
714
715static inline int qdio_outbound_q_moved(struct qdio_q *q)
716{
717 int bufnr;
718
719 bufnr = get_outbound_buffer_frontier(q);
720
e85dea0e
JG
721 if ((bufnr != q->last_move) || q->qdio_error) {
722 q->last_move = bufnr;
22f99347 723 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "out moved:%1d", q->nr);
779e6e1c
JG
724 return 1;
725 } else
726 return 0;
727}
728
d303b6fd 729static int qdio_kick_outbound_q(struct qdio_q *q)
779e6e1c 730{
7a0b4cbc
JG
731 unsigned int busy_bit;
732 int cc;
779e6e1c
JG
733
734 if (!need_siga_out(q))
d303b6fd 735 return 0;
779e6e1c 736
7a0b4cbc 737 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w:%1d", q->nr);
6486cda6 738 qperf_inc(q, siga_write);
7a0b4cbc
JG
739
740 cc = qdio_siga_output(q, &busy_bit);
741 switch (cc) {
779e6e1c 742 case 0:
779e6e1c 743 break;
7a0b4cbc
JG
744 case 2:
745 if (busy_bit) {
746 DBF_ERROR("%4x cc2 REP:%1d", SCH_NO(q), q->nr);
d303b6fd
JG
747 cc |= QDIO_ERROR_SIGA_BUSY;
748 } else
749 DBF_DEV_EVENT(DBF_INFO, q->irq_ptr, "siga-w cc2:%1d", q->nr);
7a0b4cbc
JG
750 break;
751 case 1:
752 case 3:
753 DBF_ERROR("%4x SIGA-W:%1d", SCH_NO(q), cc);
7a0b4cbc 754 break;
779e6e1c 755 }
d303b6fd 756 return cc;
779e6e1c
JG
757}
758
779e6e1c
JG
759static void __qdio_outbound_processing(struct qdio_q *q)
760{
6486cda6 761 qperf_inc(q, tasklet_outbound);
779e6e1c
JG
762 BUG_ON(atomic_read(&q->nr_buf_used) < 0);
763
764 if (qdio_outbound_q_moved(q))
9c8a08d7 765 qdio_kick_handler(q);
779e6e1c 766
c38f9608 767 if (queue_type(q) == QDIO_ZFCP_QFMT)
779e6e1c 768 if (!pci_out_supported(q) && !qdio_outbound_q_done(q))
c38f9608 769 goto sched;
779e6e1c
JG
770
771 /* bail out for HiperSockets unicast queues */
772 if (queue_type(q) == QDIO_IQDIO_QFMT && !multicast_outbound(q))
773 return;
774
4bcb3a37 775 if ((queue_type(q) == QDIO_IQDIO_QFMT) &&
c38f9608
JG
776 (atomic_read(&q->nr_buf_used)) > QDIO_IQDIO_POLL_LVL)
777 goto sched;
4bcb3a37 778
779e6e1c
JG
779 if (q->u.out.pci_out_enabled)
780 return;
781
782 /*
783 * Now we know that queue type is either qeth without pci enabled
784 * or HiperSockets multicast. Make sure buffer switch from PRIMED to
785 * EMPTY is noticed and outbound_handler is called after some time.
786 */
787 if (qdio_outbound_q_done(q))
788 del_timer(&q->u.out.timer);
6486cda6
JG
789 else
790 if (!timer_pending(&q->u.out.timer))
779e6e1c 791 mod_timer(&q->u.out.timer, jiffies + 10 * HZ);
c38f9608
JG
792 return;
793
794sched:
795 if (unlikely(q->irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
796 return;
797 tasklet_schedule(&q->tasklet);
779e6e1c
JG
798}
799
800/* outbound tasklet */
801void qdio_outbound_processing(unsigned long data)
802{
803 struct qdio_q *q = (struct qdio_q *)data;
804 __qdio_outbound_processing(q);
805}
806
807void qdio_outbound_timer(unsigned long data)
808{
809 struct qdio_q *q = (struct qdio_q *)data;
c38f9608
JG
810
811 if (unlikely(q->irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
812 return;
779e6e1c
JG
813 tasklet_schedule(&q->tasklet);
814}
815
60b5df2f 816static inline void qdio_check_outbound_after_thinint(struct qdio_q *q)
779e6e1c
JG
817{
818 struct qdio_q *out;
819 int i;
820
821 if (!pci_out_supported(q))
822 return;
823
824 for_each_output_queue(q->irq_ptr, out, i)
825 if (!qdio_outbound_q_done(out))
826 tasklet_schedule(&out->tasklet);
827}
828
60b5df2f
JG
829static void __tiqdio_inbound_processing(struct qdio_q *q)
830{
6486cda6 831 qperf_inc(q, tasklet_inbound);
90adac58
JG
832 if (need_siga_sync(q) && need_siga_sync_after_ai(q))
833 qdio_sync_queues(q);
60b5df2f
JG
834
835 /*
836 * The interrupt could be caused by a PCI request. Check the
837 * PCI capable outbound queues.
838 */
839 qdio_check_outbound_after_thinint(q);
840
841 if (!qdio_inbound_q_moved(q))
842 return;
843
844 qdio_kick_handler(q);
845
9a2c160a 846 if (!qdio_inbound_q_done(q)) {
6486cda6 847 qperf_inc(q, tasklet_inbound_resched);
e2910bcf 848 if (likely(q->irq_ptr->state != QDIO_IRQ_STATE_STOPPED)) {
60b5df2f 849 tasklet_schedule(&q->tasklet);
e2910bcf
JG
850 return;
851 }
60b5df2f
JG
852 }
853
854 qdio_stop_polling(q);
855 /*
856 * We need to check again to not lose initiative after
857 * resetting the ACK state.
858 */
9a2c160a 859 if (!qdio_inbound_q_done(q)) {
6486cda6 860 qperf_inc(q, tasklet_inbound_resched2);
60b5df2f
JG
861 if (likely(q->irq_ptr->state != QDIO_IRQ_STATE_STOPPED))
862 tasklet_schedule(&q->tasklet);
863 }
864}
865
866void tiqdio_inbound_processing(unsigned long data)
867{
868 struct qdio_q *q = (struct qdio_q *)data;
869 __tiqdio_inbound_processing(q);
870}
871
779e6e1c
JG
872static inline void qdio_set_state(struct qdio_irq *irq_ptr,
873 enum qdio_irq_states state)
874{
22f99347 875 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "newstate: %1d", state);
779e6e1c
JG
876
877 irq_ptr->state = state;
878 mb();
879}
880
22f99347 881static void qdio_irq_check_sense(struct qdio_irq *irq_ptr, struct irb *irb)
779e6e1c 882{
779e6e1c 883 if (irb->esw.esw0.erw.cons) {
22f99347
JG
884 DBF_ERROR("%4x sense:", irq_ptr->schid.sch_no);
885 DBF_ERROR_HEX(irb, 64);
886 DBF_ERROR_HEX(irb->ecw, 64);
779e6e1c
JG
887 }
888}
889
890/* PCI interrupt handler */
891static void qdio_int_handler_pci(struct qdio_irq *irq_ptr)
892{
893 int i;
894 struct qdio_q *q;
895
c38f9608
JG
896 if (unlikely(irq_ptr->state == QDIO_IRQ_STATE_STOPPED))
897 return;
898
d36deae7
JG
899 for_each_input_queue(irq_ptr, q, i) {
900 if (q->u.in.queue_start_poll) {
901 /* skip if polling is enabled or already in work */
902 if (test_and_set_bit(QDIO_QUEUE_IRQS_DISABLED,
903 &q->u.in.queue_irq_state)) {
904 qperf_inc(q, int_discarded);
905 continue;
906 }
907 q->u.in.queue_start_poll(q->irq_ptr->cdev, q->nr,
908 q->irq_ptr->int_parm);
909 } else
910 tasklet_schedule(&q->tasklet);
911 }
779e6e1c 912
90adac58 913 if (!pci_out_supported(q))
779e6e1c
JG
914 return;
915
916 for_each_output_queue(irq_ptr, q, i) {
917 if (qdio_outbound_q_done(q))
918 continue;
90adac58 919 if (need_siga_sync(q) && need_siga_sync_out_after_pci(q))
779e6e1c 920 qdio_siga_sync_q(q);
779e6e1c
JG
921 tasklet_schedule(&q->tasklet);
922 }
923}
924
925static void qdio_handle_activate_check(struct ccw_device *cdev,
926 unsigned long intparm, int cstat, int dstat)
927{
928 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
929 struct qdio_q *q;
779e6e1c 930
22f99347
JG
931 DBF_ERROR("%4x ACT CHECK", irq_ptr->schid.sch_no);
932 DBF_ERROR("intp :%lx", intparm);
933 DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
779e6e1c
JG
934
935 if (irq_ptr->nr_input_qs) {
936 q = irq_ptr->input_qs[0];
937 } else if (irq_ptr->nr_output_qs) {
938 q = irq_ptr->output_qs[0];
939 } else {
940 dump_stack();
941 goto no_handler;
942 }
943 q->handler(q->irq_ptr->cdev, QDIO_ERROR_ACTIVATE_CHECK_CONDITION,
944 0, -1, -1, irq_ptr->int_parm);
945no_handler:
946 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
947}
948
4c575423
JG
949static void qdio_establish_handle_irq(struct ccw_device *cdev, int cstat,
950 int dstat)
779e6e1c
JG
951{
952 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
953
4c575423 954 DBF_DEV_EVENT(DBF_INFO, irq_ptr, "qest irq");
779e6e1c 955
4c575423 956 if (cstat)
779e6e1c 957 goto error;
4c575423 958 if (dstat & ~(DEV_STAT_DEV_END | DEV_STAT_CHN_END))
779e6e1c 959 goto error;
4c575423
JG
960 if (!(dstat & DEV_STAT_DEV_END))
961 goto error;
962 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ESTABLISHED);
963 return;
964
779e6e1c 965error:
22f99347
JG
966 DBF_ERROR("%4x EQ:error", irq_ptr->schid.sch_no);
967 DBF_ERROR("ds: %2x cs:%2x", dstat, cstat);
779e6e1c 968 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
779e6e1c
JG
969}
970
971/* qdio interrupt handler */
972void qdio_int_handler(struct ccw_device *cdev, unsigned long intparm,
973 struct irb *irb)
974{
975 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
976 int cstat, dstat;
779e6e1c 977
779e6e1c 978 if (!intparm || !irq_ptr) {
22f99347 979 DBF_ERROR("qint:%4x", cdev->private->schid.sch_no);
779e6e1c
JG
980 return;
981 }
982
30d77c3e 983 kstat_cpu(smp_processor_id()).irqs[IOINT_QDI]++;
09a308f3
JG
984 if (irq_ptr->perf_stat_enabled)
985 irq_ptr->perf_stat.qdio_int++;
986
779e6e1c
JG
987 if (IS_ERR(irb)) {
988 switch (PTR_ERR(irb)) {
989 case -EIO:
22f99347 990 DBF_ERROR("%4x IO error", irq_ptr->schid.sch_no);
75cb71f3
JG
991 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ERR);
992 wake_up(&cdev->private->wait_q);
779e6e1c
JG
993 return;
994 default:
995 WARN_ON(1);
996 return;
997 }
998 }
22f99347 999 qdio_irq_check_sense(irq_ptr, irb);
779e6e1c
JG
1000 cstat = irb->scsw.cmd.cstat;
1001 dstat = irb->scsw.cmd.dstat;
1002
1003 switch (irq_ptr->state) {
1004 case QDIO_IRQ_STATE_INACTIVE:
1005 qdio_establish_handle_irq(cdev, cstat, dstat);
1006 break;
779e6e1c
JG
1007 case QDIO_IRQ_STATE_CLEANUP:
1008 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1009 break;
779e6e1c
JG
1010 case QDIO_IRQ_STATE_ESTABLISHED:
1011 case QDIO_IRQ_STATE_ACTIVE:
1012 if (cstat & SCHN_STAT_PCI) {
1013 qdio_int_handler_pci(irq_ptr);
779e6e1c
JG
1014 return;
1015 }
4c575423 1016 if (cstat || dstat)
779e6e1c
JG
1017 qdio_handle_activate_check(cdev, intparm, cstat,
1018 dstat);
4c575423 1019 break;
959153d3
JG
1020 case QDIO_IRQ_STATE_STOPPED:
1021 break;
779e6e1c
JG
1022 default:
1023 WARN_ON(1);
1024 }
1025 wake_up(&cdev->private->wait_q);
1026}
1027
1028/**
1029 * qdio_get_ssqd_desc - get qdio subchannel description
1030 * @cdev: ccw device to get description for
bbd50e17 1031 * @data: where to store the ssqd
779e6e1c 1032 *
bbd50e17
JG
1033 * Returns 0 or an error code. The results of the chsc are stored in the
1034 * specified structure.
779e6e1c 1035 */
bbd50e17
JG
1036int qdio_get_ssqd_desc(struct ccw_device *cdev,
1037 struct qdio_ssqd_desc *data)
779e6e1c 1038{
779e6e1c 1039
bbd50e17
JG
1040 if (!cdev || !cdev->private)
1041 return -EINVAL;
1042
22f99347 1043 DBF_EVENT("get ssqd:%4x", cdev->private->schid.sch_no);
bbd50e17 1044 return qdio_setup_get_ssqd(NULL, &cdev->private->schid, data);
779e6e1c
JG
1045}
1046EXPORT_SYMBOL_GPL(qdio_get_ssqd_desc);
1047
779e6e1c
JG
1048static void qdio_shutdown_queues(struct ccw_device *cdev)
1049{
1050 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1051 struct qdio_q *q;
1052 int i;
1053
1054 for_each_input_queue(irq_ptr, q, i)
c38f9608 1055 tasklet_kill(&q->tasklet);
779e6e1c
JG
1056
1057 for_each_output_queue(irq_ptr, q, i) {
779e6e1c 1058 del_timer(&q->u.out.timer);
c38f9608 1059 tasklet_kill(&q->tasklet);
779e6e1c
JG
1060 }
1061}
1062
1063/**
1064 * qdio_shutdown - shut down a qdio subchannel
1065 * @cdev: associated ccw device
1066 * @how: use halt or clear to shutdown
1067 */
1068int qdio_shutdown(struct ccw_device *cdev, int how)
1069{
22f99347 1070 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
779e6e1c
JG
1071 int rc;
1072 unsigned long flags;
779e6e1c 1073
779e6e1c
JG
1074 if (!irq_ptr)
1075 return -ENODEV;
1076
b4547402 1077 BUG_ON(irqs_disabled());
22f99347
JG
1078 DBF_EVENT("qshutdown:%4x", cdev->private->schid.sch_no);
1079
779e6e1c
JG
1080 mutex_lock(&irq_ptr->setup_mutex);
1081 /*
1082 * Subchannel was already shot down. We cannot prevent being called
1083 * twice since cio may trigger a shutdown asynchronously.
1084 */
1085 if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
1086 mutex_unlock(&irq_ptr->setup_mutex);
1087 return 0;
1088 }
1089
c38f9608
JG
1090 /*
1091 * Indicate that the device is going down. Scheduling the queue
1092 * tasklets is forbidden from here on.
1093 */
1094 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_STOPPED);
1095
779e6e1c
JG
1096 tiqdio_remove_input_queues(irq_ptr);
1097 qdio_shutdown_queues(cdev);
1098 qdio_shutdown_debug_entries(irq_ptr, cdev);
1099
1100 /* cleanup subchannel */
1101 spin_lock_irqsave(get_ccwdev_lock(cdev), flags);
1102
1103 if (how & QDIO_FLAG_CLEANUP_USING_CLEAR)
1104 rc = ccw_device_clear(cdev, QDIO_DOING_CLEANUP);
1105 else
1106 /* default behaviour is halt */
1107 rc = ccw_device_halt(cdev, QDIO_DOING_CLEANUP);
1108 if (rc) {
22f99347
JG
1109 DBF_ERROR("%4x SHUTD ERR", irq_ptr->schid.sch_no);
1110 DBF_ERROR("rc:%4d", rc);
779e6e1c
JG
1111 goto no_cleanup;
1112 }
1113
1114 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_CLEANUP);
1115 spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
1116 wait_event_interruptible_timeout(cdev->private->wait_q,
1117 irq_ptr->state == QDIO_IRQ_STATE_INACTIVE ||
1118 irq_ptr->state == QDIO_IRQ_STATE_ERR,
1119 10 * HZ);
1120 spin_lock_irqsave(get_ccwdev_lock(cdev), flags);
1121
1122no_cleanup:
1123 qdio_shutdown_thinint(irq_ptr);
1124
1125 /* restore interrupt handler */
1126 if ((void *)cdev->handler == (void *)qdio_int_handler)
1127 cdev->handler = irq_ptr->orig_handler;
1128 spin_unlock_irqrestore(get_ccwdev_lock(cdev), flags);
1129
1130 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1131 mutex_unlock(&irq_ptr->setup_mutex);
779e6e1c
JG
1132 if (rc)
1133 return rc;
1134 return 0;
1135}
1136EXPORT_SYMBOL_GPL(qdio_shutdown);
1137
1138/**
1139 * qdio_free - free data structures for a qdio subchannel
1140 * @cdev: associated ccw device
1141 */
1142int qdio_free(struct ccw_device *cdev)
1143{
22f99347 1144 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
58eb27cd 1145
779e6e1c
JG
1146 if (!irq_ptr)
1147 return -ENODEV;
1148
22f99347 1149 DBF_EVENT("qfree:%4x", cdev->private->schid.sch_no);
779e6e1c 1150 mutex_lock(&irq_ptr->setup_mutex);
22f99347
JG
1151
1152 if (irq_ptr->debug_area != NULL) {
1153 debug_unregister(irq_ptr->debug_area);
1154 irq_ptr->debug_area = NULL;
1155 }
779e6e1c
JG
1156 cdev->private->qdio_data = NULL;
1157 mutex_unlock(&irq_ptr->setup_mutex);
1158
1159 qdio_release_memory(irq_ptr);
1160 return 0;
1161}
1162EXPORT_SYMBOL_GPL(qdio_free);
1163
779e6e1c
JG
1164/**
1165 * qdio_allocate - allocate qdio queues and associated data
1166 * @init_data: initialization data
1167 */
1168int qdio_allocate(struct qdio_initialize *init_data)
1169{
1170 struct qdio_irq *irq_ptr;
779e6e1c 1171
22f99347 1172 DBF_EVENT("qallocate:%4x", init_data->cdev->private->schid.sch_no);
779e6e1c
JG
1173
1174 if ((init_data->no_input_qs && !init_data->input_handler) ||
1175 (init_data->no_output_qs && !init_data->output_handler))
1176 return -EINVAL;
1177
1178 if ((init_data->no_input_qs > QDIO_MAX_QUEUES_PER_IRQ) ||
1179 (init_data->no_output_qs > QDIO_MAX_QUEUES_PER_IRQ))
1180 return -EINVAL;
1181
1182 if ((!init_data->input_sbal_addr_array) ||
1183 (!init_data->output_sbal_addr_array))
1184 return -EINVAL;
1185
779e6e1c
JG
1186 /* irq_ptr must be in GFP_DMA since it contains ccw1.cda */
1187 irq_ptr = (void *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
1188 if (!irq_ptr)
1189 goto out_err;
779e6e1c
JG
1190
1191 mutex_init(&irq_ptr->setup_mutex);
22f99347 1192 qdio_allocate_dbf(init_data, irq_ptr);
779e6e1c
JG
1193
1194 /*
1195 * Allocate a page for the chsc calls in qdio_establish.
1196 * Must be pre-allocated since a zfcp recovery will call
1197 * qdio_establish. In case of low memory and swap on a zfcp disk
1198 * we may not be able to allocate memory otherwise.
1199 */
1200 irq_ptr->chsc_page = get_zeroed_page(GFP_KERNEL);
1201 if (!irq_ptr->chsc_page)
1202 goto out_rel;
1203
1204 /* qdr is used in ccw1.cda which is u32 */
3b8e3004 1205 irq_ptr->qdr = (struct qdr *) get_zeroed_page(GFP_KERNEL | GFP_DMA);
779e6e1c
JG
1206 if (!irq_ptr->qdr)
1207 goto out_rel;
1208 WARN_ON((unsigned long)irq_ptr->qdr & 0xfff);
1209
779e6e1c
JG
1210 if (qdio_allocate_qs(irq_ptr, init_data->no_input_qs,
1211 init_data->no_output_qs))
1212 goto out_rel;
1213
1214 init_data->cdev->private->qdio_data = irq_ptr;
1215 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_INACTIVE);
1216 return 0;
1217out_rel:
1218 qdio_release_memory(irq_ptr);
1219out_err:
1220 return -ENOMEM;
1221}
1222EXPORT_SYMBOL_GPL(qdio_allocate);
1223
1224/**
1225 * qdio_establish - establish queues on a qdio subchannel
1226 * @init_data: initialization data
1227 */
1228int qdio_establish(struct qdio_initialize *init_data)
1229{
779e6e1c
JG
1230 struct qdio_irq *irq_ptr;
1231 struct ccw_device *cdev = init_data->cdev;
1232 unsigned long saveflags;
1233 int rc;
1234
22f99347 1235 DBF_EVENT("qestablish:%4x", cdev->private->schid.sch_no);
58eb27cd 1236
779e6e1c
JG
1237 irq_ptr = cdev->private->qdio_data;
1238 if (!irq_ptr)
1239 return -ENODEV;
1240
1241 if (cdev->private->state != DEV_STATE_ONLINE)
1242 return -EINVAL;
1243
779e6e1c
JG
1244 mutex_lock(&irq_ptr->setup_mutex);
1245 qdio_setup_irq(init_data);
1246
1247 rc = qdio_establish_thinint(irq_ptr);
1248 if (rc) {
1249 mutex_unlock(&irq_ptr->setup_mutex);
1250 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1251 return rc;
1252 }
1253
1254 /* establish q */
1255 irq_ptr->ccw.cmd_code = irq_ptr->equeue.cmd;
1256 irq_ptr->ccw.flags = CCW_FLAG_SLI;
1257 irq_ptr->ccw.count = irq_ptr->equeue.count;
1258 irq_ptr->ccw.cda = (u32)((addr_t)irq_ptr->qdr);
1259
1260 spin_lock_irqsave(get_ccwdev_lock(cdev), saveflags);
1261 ccw_device_set_options_mask(cdev, 0);
1262
1263 rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ESTABLISH, 0, 0);
1264 if (rc) {
22f99347
JG
1265 DBF_ERROR("%4x est IO ERR", irq_ptr->schid.sch_no);
1266 DBF_ERROR("rc:%4x", rc);
779e6e1c
JG
1267 }
1268 spin_unlock_irqrestore(get_ccwdev_lock(cdev), saveflags);
1269
1270 if (rc) {
1271 mutex_unlock(&irq_ptr->setup_mutex);
1272 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1273 return rc;
1274 }
1275
1276 wait_event_interruptible_timeout(cdev->private->wait_q,
1277 irq_ptr->state == QDIO_IRQ_STATE_ESTABLISHED ||
1278 irq_ptr->state == QDIO_IRQ_STATE_ERR, HZ);
1279
1280 if (irq_ptr->state != QDIO_IRQ_STATE_ESTABLISHED) {
1281 mutex_unlock(&irq_ptr->setup_mutex);
1282 qdio_shutdown(cdev, QDIO_FLAG_CLEANUP_USING_CLEAR);
1283 return -EIO;
1284 }
1285
1286 qdio_setup_ssqd_info(irq_ptr);
22f99347 1287 DBF_EVENT("qib ac:%4x", irq_ptr->qib.ac);
779e6e1c
JG
1288
1289 /* qebsm is now setup if available, initialize buffer states */
1290 qdio_init_buf_states(irq_ptr);
1291
1292 mutex_unlock(&irq_ptr->setup_mutex);
1293 qdio_print_subchannel_info(irq_ptr, cdev);
1294 qdio_setup_debug_entries(irq_ptr, cdev);
1295 return 0;
1296}
1297EXPORT_SYMBOL_GPL(qdio_establish);
1298
1299/**
1300 * qdio_activate - activate queues on a qdio subchannel
1301 * @cdev: associated cdev
1302 */
1303int qdio_activate(struct ccw_device *cdev)
1304{
1305 struct qdio_irq *irq_ptr;
1306 int rc;
1307 unsigned long saveflags;
779e6e1c 1308
22f99347 1309 DBF_EVENT("qactivate:%4x", cdev->private->schid.sch_no);
58eb27cd 1310
779e6e1c
JG
1311 irq_ptr = cdev->private->qdio_data;
1312 if (!irq_ptr)
1313 return -ENODEV;
1314
1315 if (cdev->private->state != DEV_STATE_ONLINE)
1316 return -EINVAL;
1317
1318 mutex_lock(&irq_ptr->setup_mutex);
1319 if (irq_ptr->state == QDIO_IRQ_STATE_INACTIVE) {
1320 rc = -EBUSY;
1321 goto out;
1322 }
1323
779e6e1c
JG
1324 irq_ptr->ccw.cmd_code = irq_ptr->aqueue.cmd;
1325 irq_ptr->ccw.flags = CCW_FLAG_SLI;
1326 irq_ptr->ccw.count = irq_ptr->aqueue.count;
1327 irq_ptr->ccw.cda = 0;
1328
1329 spin_lock_irqsave(get_ccwdev_lock(cdev), saveflags);
1330 ccw_device_set_options(cdev, CCWDEV_REPORT_ALL);
1331
1332 rc = ccw_device_start(cdev, &irq_ptr->ccw, QDIO_DOING_ACTIVATE,
1333 0, DOIO_DENY_PREFETCH);
1334 if (rc) {
22f99347
JG
1335 DBF_ERROR("%4x act IO ERR", irq_ptr->schid.sch_no);
1336 DBF_ERROR("rc:%4x", rc);
779e6e1c
JG
1337 }
1338 spin_unlock_irqrestore(get_ccwdev_lock(cdev), saveflags);
1339
1340 if (rc)
1341 goto out;
1342
1343 if (is_thinint_irq(irq_ptr))
1344 tiqdio_add_input_queues(irq_ptr);
1345
1346 /* wait for subchannel to become active */
1347 msleep(5);
1348
1349 switch (irq_ptr->state) {
1350 case QDIO_IRQ_STATE_STOPPED:
1351 case QDIO_IRQ_STATE_ERR:
e4c14e20
JG
1352 rc = -EIO;
1353 break;
779e6e1c
JG
1354 default:
1355 qdio_set_state(irq_ptr, QDIO_IRQ_STATE_ACTIVE);
1356 rc = 0;
1357 }
1358out:
1359 mutex_unlock(&irq_ptr->setup_mutex);
1360 return rc;
1361}
1362EXPORT_SYMBOL_GPL(qdio_activate);
1363
1364static inline int buf_in_between(int bufnr, int start, int count)
1365{
1366 int end = add_buf(start, count);
1367
1368 if (end > start) {
1369 if (bufnr >= start && bufnr < end)
1370 return 1;
1371 else
1372 return 0;
1373 }
1374
1375 /* wrap-around case */
1376 if ((bufnr >= start && bufnr <= QDIO_MAX_BUFFERS_PER_Q) ||
1377 (bufnr < end))
1378 return 1;
1379 else
1380 return 0;
1381}
1382
1383/**
1384 * handle_inbound - reset processed input buffers
1385 * @q: queue containing the buffers
1386 * @callflags: flags
1387 * @bufnr: first buffer to process
1388 * @count: how many buffers are emptied
1389 */
d303b6fd
JG
1390static int handle_inbound(struct qdio_q *q, unsigned int callflags,
1391 int bufnr, int count)
779e6e1c 1392{
d303b6fd 1393 int used, diff;
779e6e1c 1394
6486cda6
JG
1395 qperf_inc(q, inbound_call);
1396
50f769df
JG
1397 if (!q->u.in.polling)
1398 goto set;
1399
1400 /* protect against stop polling setting an ACK for an emptied slsb */
1401 if (count == QDIO_MAX_BUFFERS_PER_Q) {
1402 /* overwriting everything, just delete polling status */
1403 q->u.in.polling = 0;
1404 q->u.in.ack_count = 0;
1405 goto set;
e85dea0e 1406 } else if (buf_in_between(q->u.in.ack_start, bufnr, count)) {
50f769df 1407 if (is_qebsm(q)) {
e85dea0e 1408 /* partial overwrite, just update ack_start */
50f769df 1409 diff = add_buf(bufnr, count);
e85dea0e 1410 diff = sub_buf(diff, q->u.in.ack_start);
50f769df
JG
1411 q->u.in.ack_count -= diff;
1412 if (q->u.in.ack_count <= 0) {
1413 q->u.in.polling = 0;
1414 q->u.in.ack_count = 0;
50f769df
JG
1415 goto set;
1416 }
e85dea0e 1417 q->u.in.ack_start = add_buf(q->u.in.ack_start, diff);
50f769df
JG
1418 }
1419 else
1420 /* the only ACK will be deleted, so stop polling */
779e6e1c 1421 q->u.in.polling = 0;
50f769df 1422 }
779e6e1c 1423
50f769df 1424set:
779e6e1c 1425 count = set_buf_states(q, bufnr, SLSB_CU_INPUT_EMPTY, count);
779e6e1c
JG
1426
1427 used = atomic_add_return(count, &q->nr_buf_used) - count;
1428 BUG_ON(used + count > QDIO_MAX_BUFFERS_PER_Q);
1429
1430 /* no need to signal as long as the adapter had free buffers */
1431 if (used)
d303b6fd 1432 return 0;
779e6e1c 1433
d303b6fd
JG
1434 if (need_siga_in(q))
1435 return qdio_siga_input(q);
1436 return 0;
779e6e1c
JG
1437}
1438
1439/**
1440 * handle_outbound - process filled outbound buffers
1441 * @q: queue containing the buffers
1442 * @callflags: flags
1443 * @bufnr: first buffer to process
1444 * @count: how many buffers are filled
1445 */
d303b6fd
JG
1446static int handle_outbound(struct qdio_q *q, unsigned int callflags,
1447 int bufnr, int count)
779e6e1c
JG
1448{
1449 unsigned char state;
d303b6fd 1450 int used, rc = 0;
779e6e1c 1451
6486cda6 1452 qperf_inc(q, outbound_call);
779e6e1c
JG
1453
1454 count = set_buf_states(q, bufnr, SLSB_CU_OUTPUT_PRIMED, count);
1455 used = atomic_add_return(count, &q->nr_buf_used);
1456 BUG_ON(used > QDIO_MAX_BUFFERS_PER_Q);
1457
0195843b
JG
1458 if (used == QDIO_MAX_BUFFERS_PER_Q)
1459 qperf_inc(q, outbound_queue_full);
1460
6486cda6 1461 if (callflags & QDIO_FLAG_PCI_OUT) {
779e6e1c 1462 q->u.out.pci_out_enabled = 1;
6486cda6 1463 qperf_inc(q, pci_request_int);
110da317 1464 } else
779e6e1c
JG
1465 q->u.out.pci_out_enabled = 0;
1466
1467 if (queue_type(q) == QDIO_IQDIO_QFMT) {
110da317
JG
1468 /* One SIGA-W per buffer required for unicast HiperSockets. */
1469 WARN_ON_ONCE(count > 1 && !multicast_outbound(q));
1470
1471 rc = qdio_kick_outbound_q(q);
90adac58 1472 } else if (need_siga_sync(q)) {
110da317
JG
1473 rc = qdio_siga_sync_q(q);
1474 } else {
1475 /* try to fast requeue buffers */
1476 get_buf_state(q, prev_buf(bufnr), &state, 0);
1477 if (state != SLSB_CU_OUTPUT_PRIMED)
d303b6fd 1478 rc = qdio_kick_outbound_q(q);
779e6e1c 1479 else
110da317 1480 qperf_inc(q, fast_requeue);
779e6e1c
JG
1481 }
1482
3d6c76ff
JG
1483 /* in case of SIGA errors we must process the error immediately */
1484 if (used >= q->u.out.scan_threshold || rc)
1485 tasklet_schedule(&q->tasklet);
1486 else
1487 /* free the SBALs in case of no further traffic */
1488 if (!timer_pending(&q->u.out.timer))
1489 mod_timer(&q->u.out.timer, jiffies + HZ);
d303b6fd 1490 return rc;
779e6e1c
JG
1491}
1492
1493/**
1494 * do_QDIO - process input or output buffers
1495 * @cdev: associated ccw_device for the qdio subchannel
1496 * @callflags: input or output and special flags from the program
1497 * @q_nr: queue number
1498 * @bufnr: buffer number
1499 * @count: how many buffers to process
1500 */
1501int do_QDIO(struct ccw_device *cdev, unsigned int callflags,
6618241b 1502 int q_nr, unsigned int bufnr, unsigned int count)
779e6e1c
JG
1503{
1504 struct qdio_irq *irq_ptr;
779e6e1c 1505
6618241b 1506 if (bufnr >= QDIO_MAX_BUFFERS_PER_Q || count > QDIO_MAX_BUFFERS_PER_Q)
779e6e1c
JG
1507 return -EINVAL;
1508
779e6e1c
JG
1509 irq_ptr = cdev->private->qdio_data;
1510 if (!irq_ptr)
1511 return -ENODEV;
1512
1d7e1500
JG
1513 DBF_DEV_EVENT(DBF_INFO, irq_ptr,
1514 "do%02x b:%02x c:%02x", callflags, bufnr, count);
779e6e1c
JG
1515
1516 if (irq_ptr->state != QDIO_IRQ_STATE_ACTIVE)
1517 return -EBUSY;
9a26513e
JG
1518 if (!count)
1519 return 0;
779e6e1c 1520 if (callflags & QDIO_FLAG_SYNC_INPUT)
d303b6fd
JG
1521 return handle_inbound(irq_ptr->input_qs[q_nr],
1522 callflags, bufnr, count);
779e6e1c 1523 else if (callflags & QDIO_FLAG_SYNC_OUTPUT)
d303b6fd
JG
1524 return handle_outbound(irq_ptr->output_qs[q_nr],
1525 callflags, bufnr, count);
1526 return -EINVAL;
779e6e1c
JG
1527}
1528EXPORT_SYMBOL_GPL(do_QDIO);
1529
d36deae7
JG
1530/**
1531 * qdio_start_irq - process input buffers
1532 * @cdev: associated ccw_device for the qdio subchannel
1533 * @nr: input queue number
1534 *
1535 * Return codes
1536 * 0 - success
1537 * 1 - irqs not started since new data is available
1538 */
1539int qdio_start_irq(struct ccw_device *cdev, int nr)
1540{
1541 struct qdio_q *q;
1542 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1543
1544 if (!irq_ptr)
1545 return -ENODEV;
1546 q = irq_ptr->input_qs[nr];
1547
1548 WARN_ON(queue_irqs_enabled(q));
1549
4f325184 1550 if (!shared_ind(q->irq_ptr->dsci))
d36deae7
JG
1551 xchg(q->irq_ptr->dsci, 0);
1552
1553 qdio_stop_polling(q);
1554 clear_bit(QDIO_QUEUE_IRQS_DISABLED, &q->u.in.queue_irq_state);
1555
1556 /*
1557 * We need to check again to not lose initiative after
1558 * resetting the ACK state.
1559 */
4f325184 1560 if (!shared_ind(q->irq_ptr->dsci) && *q->irq_ptr->dsci)
d36deae7
JG
1561 goto rescan;
1562 if (!qdio_inbound_q_done(q))
1563 goto rescan;
1564 return 0;
1565
1566rescan:
1567 if (test_and_set_bit(QDIO_QUEUE_IRQS_DISABLED,
1568 &q->u.in.queue_irq_state))
1569 return 0;
1570 else
1571 return 1;
1572
1573}
1574EXPORT_SYMBOL(qdio_start_irq);
1575
1576/**
1577 * qdio_get_next_buffers - process input buffers
1578 * @cdev: associated ccw_device for the qdio subchannel
1579 * @nr: input queue number
1580 * @bufnr: first filled buffer number
1581 * @error: buffers are in error state
1582 *
1583 * Return codes
1584 * < 0 - error
1585 * = 0 - no new buffers found
1586 * > 0 - number of processed buffers
1587 */
1588int qdio_get_next_buffers(struct ccw_device *cdev, int nr, int *bufnr,
1589 int *error)
1590{
1591 struct qdio_q *q;
1592 int start, end;
1593 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1594
1595 if (!irq_ptr)
1596 return -ENODEV;
1597 q = irq_ptr->input_qs[nr];
1598 WARN_ON(queue_irqs_enabled(q));
1599
d36deae7 1600 /*
90adac58
JG
1601 * Cannot rely on automatic sync after interrupt since queues may
1602 * also be examined without interrupt.
d36deae7 1603 */
90adac58
JG
1604 if (need_siga_sync(q))
1605 qdio_sync_queues(q);
1606
1607 /* check the PCI capable outbound queues. */
d36deae7
JG
1608 qdio_check_outbound_after_thinint(q);
1609
1610 if (!qdio_inbound_q_moved(q))
1611 return 0;
1612
1613 /* Note: upper-layer MUST stop processing immediately here ... */
1614 if (unlikely(q->irq_ptr->state != QDIO_IRQ_STATE_ACTIVE))
1615 return -EIO;
1616
1617 start = q->first_to_kick;
1618 end = q->first_to_check;
1619 *bufnr = start;
1620 *error = q->qdio_error;
1621
1622 /* for the next time */
1623 q->first_to_kick = end;
1624 q->qdio_error = 0;
1625 return sub_buf(end, start);
1626}
1627EXPORT_SYMBOL(qdio_get_next_buffers);
1628
1629/**
1630 * qdio_stop_irq - disable interrupt processing for the device
1631 * @cdev: associated ccw_device for the qdio subchannel
1632 * @nr: input queue number
1633 *
1634 * Return codes
1635 * 0 - interrupts were already disabled
1636 * 1 - interrupts successfully disabled
1637 */
1638int qdio_stop_irq(struct ccw_device *cdev, int nr)
1639{
1640 struct qdio_q *q;
1641 struct qdio_irq *irq_ptr = cdev->private->qdio_data;
1642
1643 if (!irq_ptr)
1644 return -ENODEV;
1645 q = irq_ptr->input_qs[nr];
1646
1647 if (test_and_set_bit(QDIO_QUEUE_IRQS_DISABLED,
1648 &q->u.in.queue_irq_state))
1649 return 0;
1650 else
1651 return 1;
1652}
1653EXPORT_SYMBOL(qdio_stop_irq);
1654
779e6e1c
JG
1655static int __init init_QDIO(void)
1656{
1657 int rc;
1658
aa5c8df3 1659 rc = qdio_debug_init();
779e6e1c
JG
1660 if (rc)
1661 return rc;
aa5c8df3
SO
1662 rc = qdio_setup_init();
1663 if (rc)
1664 goto out_debug;
779e6e1c
JG
1665 rc = tiqdio_allocate_memory();
1666 if (rc)
1667 goto out_cache;
779e6e1c
JG
1668 rc = tiqdio_register_thinints();
1669 if (rc)
aa5c8df3 1670 goto out_ti;
779e6e1c
JG
1671 return 0;
1672
779e6e1c
JG
1673out_ti:
1674 tiqdio_free_memory();
1675out_cache:
1676 qdio_setup_exit();
aa5c8df3
SO
1677out_debug:
1678 qdio_debug_exit();
779e6e1c
JG
1679 return rc;
1680}
1681
1682static void __exit exit_QDIO(void)
1683{
1684 tiqdio_unregister_thinints();
1685 tiqdio_free_memory();
779e6e1c 1686 qdio_setup_exit();
aa5c8df3 1687 qdio_debug_exit();
779e6e1c
JG
1688}
1689
1690module_init(init_QDIO);
1691module_exit(exit_QDIO);
This page took 0.410012 seconds and 5 git commands to generate.