ncr5380: Remove disused atari_NCR5380.c core driver
[deliverable/linux.git] / drivers / scsi / NCR5380.c
CommitLineData
aff0cf9a 1/*
1da177e4 2 * NCR 5380 generic driver routines. These should make it *trivial*
594d4ba3
FT
3 * to implement 5380 SCSI drivers under Linux with a non-trantor
4 * architecture.
1da177e4 5 *
594d4ba3 6 * Note that these routines also work with NR53c400 family chips.
1da177e4
LT
7 *
8 * Copyright 1993, Drew Eckhardt
594d4ba3
FT
9 * Visionary Computing
10 * (Unix and Linux consulting and custom programming)
11 * drew@colorado.edu
12 * +1 (303) 666-5836
1da177e4 13 *
aff0cf9a 14 * For more information, please consult
1da177e4
LT
15 *
16 * NCR 5380 Family
17 * SCSI Protocol Controller
18 * Databook
19 *
20 * NCR Microelectronics
21 * 1635 Aeroplaza Drive
22 * Colorado Springs, CO 80916
23 * 1+ (719) 578-3400
24 * 1+ (800) 334-5454
25 */
26
27/*
c16df32e
FT
28 * With contributions from Ray Van Tassle, Ingmar Baumgart,
29 * Ronald van Cuijlenborg, Alan Cox and others.
1da177e4
LT
30 */
31
52d3e561
FT
32/* Ported to Atari by Roman Hodek and others. */
33
e9db3198
FT
34/* Adapted for the Sun 3 by Sam Creasey. */
35
1da177e4
LT
36/*
37 * Design
38 *
aff0cf9a 39 * This is a generic 5380 driver. To use it on a different platform,
1da177e4 40 * one simply writes appropriate system specific macros (ie, data
aff0cf9a 41 * transfer - some PC's will use the I/O bus, 68K's must use
1da177e4
LT
42 * memory mapped) and drops this file in their 'C' wrapper.
43 *
aff0cf9a 44 * As far as command queueing, two queues are maintained for
1da177e4 45 * each 5380 in the system - commands that haven't been issued yet,
aff0cf9a
FT
46 * and commands that are currently executing. This means that an
47 * unlimited number of commands may be queued, letting
48 * more commands propagate from the higher driver levels giving higher
49 * throughput. Note that both I_T_L and I_T_L_Q nexuses are supported,
50 * allowing multiple commands to propagate all the way to a SCSI-II device
1da177e4
LT
51 * while a command is already executing.
52 *
53 *
aff0cf9a 54 * Issues specific to the NCR5380 :
1da177e4 55 *
aff0cf9a
FT
56 * When used in a PIO or pseudo-dma mode, the NCR5380 is a braindead
57 * piece of hardware that requires you to sit in a loop polling for
58 * the REQ signal as long as you are connected. Some devices are
59 * brain dead (ie, many TEXEL CD ROM drives) and won't disconnect
686f3990 60 * while doing long seek operations. [...] These
1da177e4
LT
61 * broken devices are the exception rather than the rule and I'd rather
62 * spend my time optimizing for the normal case.
63 *
64 * Architecture :
65 *
66 * At the heart of the design is a coroutine, NCR5380_main,
67 * which is started from a workqueue for each NCR5380 host in the
68 * system. It attempts to establish I_T_L or I_T_L_Q nexuses by
69 * removing the commands from the issue queue and calling
aff0cf9a 70 * NCR5380_select() if a nexus is not established.
1da177e4
LT
71 *
72 * Once a nexus is established, the NCR5380_information_transfer()
73 * phase goes through the various phases as instructed by the target.
74 * if the target goes into MSG IN and sends a DISCONNECT message,
75 * the command structure is placed into the per instance disconnected
aff0cf9a 76 * queue, and NCR5380_main tries to find more work. If the target is
1da177e4
LT
77 * idle for too long, the system will try to sleep.
78 *
79 * If a command has disconnected, eventually an interrupt will trigger,
80 * calling NCR5380_intr() which will in turn call NCR5380_reselect
81 * to reestablish a nexus. This will run main if necessary.
82 *
aff0cf9a 83 * On command termination, the done function will be called as
1da177e4
LT
84 * appropriate.
85 *
aff0cf9a 86 * SCSI pointers are maintained in the SCp field of SCSI command
1da177e4
LT
87 * structures, being initialized after the command is connected
88 * in NCR5380_select, and set as appropriate in NCR5380_information_transfer.
89 * Note that in violation of the standard, an implicit SAVE POINTERS operation
90 * is done, since some BROKEN disks fail to issue an explicit SAVE POINTERS.
91 */
92
93/*
94 * Using this file :
95 * This file a skeleton Linux SCSI driver for the NCR 5380 series
aff0cf9a 96 * of chips. To use it, you write an architecture specific functions
1da177e4
LT
97 * and macros and include this file in your driver.
98 *
aff0cf9a
FT
99 * These macros control options :
100 * AUTOPROBE_IRQ - if defined, the NCR5380_probe_irq() function will be
594d4ba3 101 * defined.
aff0cf9a 102 *
1da177e4 103 * AUTOSENSE - if defined, REQUEST SENSE will be performed automatically
594d4ba3 104 * for commands that return with a CHECK CONDITION status.
1da177e4
LT
105 *
106 * DIFFERENTIAL - if defined, NCR53c81 chips will use external differential
594d4ba3 107 * transceivers.
1da177e4
LT
108 *
109 * DONT_USE_INTR - if defined, never use interrupts, even if we probe or
594d4ba3 110 * override-configure an IRQ.
1da177e4 111 *
1da177e4
LT
112 * PSEUDO_DMA - if defined, PSEUDO DMA is used during the data transfer phases.
113 *
8053b0ee
FT
114 * REAL_DMA - if defined, REAL DMA is used during the data transfer phases.
115 *
1da177e4 116 * These macros MUST be defined :
aff0cf9a 117 *
1da177e4
LT
118 * NCR5380_read(register) - read from the specified register
119 *
aff0cf9a 120 * NCR5380_write(register, value) - write to the specific register
1da177e4 121 *
aff0cf9a 122 * NCR5380_implementation_fields - additional fields needed for this
594d4ba3 123 * specific implementation of the NCR5380
1da177e4
LT
124 *
125 * Either real DMA *or* pseudo DMA may be implemented
1da177e4 126 *
1da177e4
LT
127 * NCR5380_dma_write_setup(instance, src, count) - initialize
128 * NCR5380_dma_read_setup(instance, dst, count) - initialize
129 * NCR5380_dma_residual(instance); - residual count
130 *
1da177e4 131 * The generic driver is initialized by calling NCR5380_init(instance),
aff0cf9a 132 * after setting the appropriate host specific fields and ID. If the
1da177e4
LT
133 * driver wishes to autoprobe for an IRQ line, the NCR5380_probe_irq(instance,
134 * possible) function may be used.
135 */
136
e5d55d1a
FT
137#ifndef NCR5380_io_delay
138#define NCR5380_io_delay(x)
139#endif
140
52d3e561
FT
141#ifndef NCR5380_acquire_dma_irq
142#define NCR5380_acquire_dma_irq(x) (1)
143#endif
144
145#ifndef NCR5380_release_dma_irq
146#define NCR5380_release_dma_irq(x)
147#endif
148
54d8fe44
FT
149static int do_abort(struct Scsi_Host *);
150static void do_reset(struct Scsi_Host *);
1da177e4 151
c16df32e 152/**
0d2cf867 153 * initialize_SCp - init the scsi pointer field
594d4ba3 154 * @cmd: command block to set up
1da177e4 155 *
594d4ba3 156 * Set up the internal fields in the SCSI command.
1da177e4
LT
157 */
158
710ddd0d 159static inline void initialize_SCp(struct scsi_cmnd *cmd)
1da177e4 160{
aff0cf9a
FT
161 /*
162 * Initialize the Scsi Pointer field so that all of the commands in the
1da177e4
LT
163 * various queues are valid.
164 */
165
9e0fe44d
BH
166 if (scsi_bufflen(cmd)) {
167 cmd->SCp.buffer = scsi_sglist(cmd);
168 cmd->SCp.buffers_residual = scsi_sg_count(cmd) - 1;
45711f1a 169 cmd->SCp.ptr = sg_virt(cmd->SCp.buffer);
1da177e4
LT
170 cmd->SCp.this_residual = cmd->SCp.buffer->length;
171 } else {
172 cmd->SCp.buffer = NULL;
173 cmd->SCp.buffers_residual = 0;
9e0fe44d
BH
174 cmd->SCp.ptr = NULL;
175 cmd->SCp.this_residual = 0;
1da177e4 176 }
f27db8eb
FT
177
178 cmd->SCp.Status = 0;
179 cmd->SCp.Message = 0;
1da177e4
LT
180}
181
182/**
b32ade12 183 * NCR5380_poll_politely2 - wait for two chip register values
2f854b82 184 * @instance: controller to poll
b32ade12
FT
185 * @reg1: 5380 register to poll
186 * @bit1: Bitmask to check
187 * @val1: Expected value
188 * @reg2: Second 5380 register to poll
189 * @bit2: Second bitmask to check
190 * @val2: Second expected value
2f854b82
FT
191 * @wait: Time-out in jiffies
192 *
193 * Polls the chip in a reasonably efficient manner waiting for an
194 * event to occur. After a short quick poll we begin to yield the CPU
195 * (if possible). In irq contexts the time-out is arbitrarily limited.
196 * Callers may hold locks as long as they are held in irq mode.
197 *
b32ade12 198 * Returns 0 if either or both event(s) occurred otherwise -ETIMEDOUT.
1da177e4 199 */
2f854b82 200
b32ade12
FT
201static int NCR5380_poll_politely2(struct Scsi_Host *instance,
202 int reg1, int bit1, int val1,
203 int reg2, int bit2, int val2, int wait)
1da177e4 204{
2f854b82
FT
205 struct NCR5380_hostdata *hostdata = shost_priv(instance);
206 unsigned long deadline = jiffies + wait;
207 unsigned long n;
208
209 /* Busy-wait for up to 10 ms */
210 n = min(10000U, jiffies_to_usecs(wait));
211 n *= hostdata->accesses_per_ms;
b32ade12 212 n /= 2000;
2f854b82 213 do {
b32ade12
FT
214 if ((NCR5380_read(reg1) & bit1) == val1)
215 return 0;
216 if ((NCR5380_read(reg2) & bit2) == val2)
1da177e4
LT
217 return 0;
218 cpu_relax();
2f854b82
FT
219 } while (n--);
220
221 if (irqs_disabled() || in_interrupt())
222 return -ETIMEDOUT;
223
224 /* Repeatedly sleep for 1 ms until deadline */
225 while (time_is_after_jiffies(deadline)) {
226 schedule_timeout_uninterruptible(1);
b32ade12
FT
227 if ((NCR5380_read(reg1) & bit1) == val1)
228 return 0;
229 if ((NCR5380_read(reg2) & bit2) == val2)
1da177e4 230 return 0;
1da177e4 231 }
2f854b82 232
1da177e4
LT
233 return -ETIMEDOUT;
234}
235
b32ade12
FT
236static inline int NCR5380_poll_politely(struct Scsi_Host *instance,
237 int reg, int bit, int val, int wait)
238{
239 return NCR5380_poll_politely2(instance, reg, bit, val,
240 reg, bit, val, wait);
241}
242
185a7a1c 243#if NDEBUG
1da177e4
LT
244static struct {
245 unsigned char mask;
246 const char *name;
aff0cf9a
FT
247} signals[] = {
248 {SR_DBP, "PARITY"},
249 {SR_RST, "RST"},
250 {SR_BSY, "BSY"},
251 {SR_REQ, "REQ"},
252 {SR_MSG, "MSG"},
253 {SR_CD, "CD"},
254 {SR_IO, "IO"},
255 {SR_SEL, "SEL"},
1da177e4 256 {0, NULL}
aff0cf9a 257},
1da177e4 258basrs[] = {
aff0cf9a
FT
259 {BASR_ATN, "ATN"},
260 {BASR_ACK, "ACK"},
1da177e4 261 {0, NULL}
aff0cf9a
FT
262},
263icrs[] = {
264 {ICR_ASSERT_RST, "ASSERT RST"},
265 {ICR_ASSERT_ACK, "ASSERT ACK"},
266 {ICR_ASSERT_BSY, "ASSERT BSY"},
267 {ICR_ASSERT_SEL, "ASSERT SEL"},
268 {ICR_ASSERT_ATN, "ASSERT ATN"},
269 {ICR_ASSERT_DATA, "ASSERT DATA"},
1da177e4 270 {0, NULL}
aff0cf9a
FT
271},
272mrs[] = {
273 {MR_BLOCK_DMA_MODE, "MODE BLOCK DMA"},
274 {MR_TARGET, "MODE TARGET"},
275 {MR_ENABLE_PAR_CHECK, "MODE PARITY CHECK"},
276 {MR_ENABLE_PAR_INTR, "MODE PARITY INTR"},
0d2cf867 277 {MR_ENABLE_EOP_INTR, "MODE EOP INTR"},
aff0cf9a
FT
278 {MR_MONITOR_BSY, "MODE MONITOR BSY"},
279 {MR_DMA_MODE, "MODE DMA"},
280 {MR_ARBITRATE, "MODE ARBITRATION"},
1da177e4
LT
281 {0, NULL}
282};
283
284/**
0d2cf867
FT
285 * NCR5380_print - print scsi bus signals
286 * @instance: adapter state to dump
1da177e4 287 *
594d4ba3 288 * Print the SCSI bus signals for debugging purposes
1da177e4
LT
289 */
290
291static void NCR5380_print(struct Scsi_Host *instance)
292{
1da177e4 293 unsigned char status, data, basr, mr, icr, i;
1da177e4
LT
294
295 data = NCR5380_read(CURRENT_SCSI_DATA_REG);
296 status = NCR5380_read(STATUS_REG);
297 mr = NCR5380_read(MODE_REG);
298 icr = NCR5380_read(INITIATOR_COMMAND_REG);
299 basr = NCR5380_read(BUS_AND_STATUS_REG);
300
301 printk("STATUS_REG: %02x ", status);
302 for (i = 0; signals[i].mask; ++i)
303 if (status & signals[i].mask)
304 printk(",%s", signals[i].name);
305 printk("\nBASR: %02x ", basr);
306 for (i = 0; basrs[i].mask; ++i)
307 if (basr & basrs[i].mask)
308 printk(",%s", basrs[i].name);
309 printk("\nICR: %02x ", icr);
310 for (i = 0; icrs[i].mask; ++i)
311 if (icr & icrs[i].mask)
312 printk(",%s", icrs[i].name);
313 printk("\nMODE: %02x ", mr);
314 for (i = 0; mrs[i].mask; ++i)
315 if (mr & mrs[i].mask)
316 printk(",%s", mrs[i].name);
317 printk("\n");
318}
319
0d2cf867
FT
320static struct {
321 unsigned char value;
322 const char *name;
323} phases[] = {
324 {PHASE_DATAOUT, "DATAOUT"},
325 {PHASE_DATAIN, "DATAIN"},
326 {PHASE_CMDOUT, "CMDOUT"},
327 {PHASE_STATIN, "STATIN"},
328 {PHASE_MSGOUT, "MSGOUT"},
329 {PHASE_MSGIN, "MSGIN"},
330 {PHASE_UNKNOWN, "UNKNOWN"}
331};
1da177e4 332
c16df32e 333/**
0d2cf867 334 * NCR5380_print_phase - show SCSI phase
594d4ba3 335 * @instance: adapter to dump
1da177e4 336 *
594d4ba3 337 * Print the current SCSI phase for debugging purposes
1da177e4
LT
338 */
339
340static void NCR5380_print_phase(struct Scsi_Host *instance)
341{
1da177e4
LT
342 unsigned char status;
343 int i;
1da177e4
LT
344
345 status = NCR5380_read(STATUS_REG);
346 if (!(status & SR_REQ))
6a6ff4ac 347 shost_printk(KERN_DEBUG, instance, "REQ not asserted, phase unknown.\n");
1da177e4 348 else {
0d2cf867
FT
349 for (i = 0; (phases[i].value != PHASE_UNKNOWN) &&
350 (phases[i].value != (status & PHASE_MASK)); ++i)
351 ;
6a6ff4ac 352 shost_printk(KERN_DEBUG, instance, "phase %s\n", phases[i].name);
1da177e4
LT
353 }
354}
355#endif
356
1da177e4 357
d5f7e65d 358static int probe_irq __initdata;
1da177e4
LT
359
360/**
594d4ba3
FT
361 * probe_intr - helper for IRQ autoprobe
362 * @irq: interrupt number
363 * @dev_id: unused
364 * @regs: unused
1da177e4 365 *
594d4ba3
FT
366 * Set a flag to indicate the IRQ in question was received. This is
367 * used by the IRQ probe code.
1da177e4 368 */
aff0cf9a 369
7d12e780 370static irqreturn_t __init probe_intr(int irq, void *dev_id)
1da177e4
LT
371{
372 probe_irq = irq;
373 return IRQ_HANDLED;
374}
375
376/**
594d4ba3
FT
377 * NCR5380_probe_irq - find the IRQ of an NCR5380
378 * @instance: NCR5380 controller
379 * @possible: bitmask of ISA IRQ lines
1da177e4 380 *
594d4ba3
FT
381 * Autoprobe for the IRQ line used by the NCR5380 by triggering an IRQ
382 * and then looking to see what interrupt actually turned up.
1da177e4
LT
383 */
384
702809ce
AM
385static int __init __maybe_unused NCR5380_probe_irq(struct Scsi_Host *instance,
386 int possible)
1da177e4 387{
e8a60144 388 struct NCR5380_hostdata *hostdata = shost_priv(instance);
1da177e4
LT
389 unsigned long timeout;
390 int trying_irqs, i, mask;
1da177e4 391
22f5f10d 392 for (trying_irqs = 0, i = 1, mask = 2; i < 16; ++i, mask <<= 1)
4909cc2b 393 if ((mask & possible) && (request_irq(i, &probe_intr, 0, "NCR-probe", NULL) == 0))
1da177e4
LT
394 trying_irqs |= mask;
395
4e5a800c 396 timeout = jiffies + msecs_to_jiffies(250);
22f5f10d 397 probe_irq = NO_IRQ;
1da177e4
LT
398
399 /*
400 * A interrupt is triggered whenever BSY = false, SEL = true
aff0cf9a 401 * and a bit set in the SELECT_ENABLE_REG is asserted on the
1da177e4
LT
402 * SCSI bus.
403 *
404 * Note that the bus is only driven when the phase control signals
405 * (I/O, C/D, and MSG) match those in the TCR, so we must reset that
406 * to zero.
407 */
408
409 NCR5380_write(TARGET_COMMAND_REG, 0);
410 NCR5380_write(SELECT_ENABLE_REG, hostdata->id_mask);
411 NCR5380_write(OUTPUT_DATA_REG, hostdata->id_mask);
412 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_DATA | ICR_ASSERT_SEL);
413
22f5f10d 414 while (probe_irq == NO_IRQ && time_before(jiffies, timeout))
a9a3047d 415 schedule_timeout_uninterruptible(1);
aff0cf9a 416
1da177e4
LT
417 NCR5380_write(SELECT_ENABLE_REG, 0);
418 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
419
22f5f10d 420 for (i = 1, mask = 2; i < 16; ++i, mask <<= 1)
1da177e4
LT
421 if (trying_irqs & mask)
422 free_irq(i, NULL);
423
424 return probe_irq;
425}
426
427/**
594d4ba3
FT
428 * NCR58380_info - report driver and host information
429 * @instance: relevant scsi host instance
1da177e4 430 *
594d4ba3 431 * For use as the host template info() handler.
1da177e4
LT
432 */
433
8c32513b 434static const char *NCR5380_info(struct Scsi_Host *instance)
1da177e4 435{
8c32513b
FT
436 struct NCR5380_hostdata *hostdata = shost_priv(instance);
437
438 return hostdata->info;
439}
440
441static void prepare_info(struct Scsi_Host *instance)
442{
443 struct NCR5380_hostdata *hostdata = shost_priv(instance);
444
445 snprintf(hostdata->info, sizeof(hostdata->info),
446 "%s, io_port 0x%lx, n_io_port %d, "
447 "base 0x%lx, irq %d, "
448 "can_queue %d, cmd_per_lun %d, "
449 "sg_tablesize %d, this_id %d, "
be3f4121 450 "flags { %s%s%s}, "
8c32513b
FT
451 "options { %s} ",
452 instance->hostt->name, instance->io_port, instance->n_io_port,
453 instance->base, instance->irq,
454 instance->can_queue, instance->cmd_per_lun,
455 instance->sg_tablesize, instance->this_id,
1bb46002 456 hostdata->flags & FLAG_DMA_FIXUP ? "DMA_FIXUP " : "",
8c32513b 457 hostdata->flags & FLAG_NO_PSEUDO_DMA ? "NO_PSEUDO_DMA " : "",
9c3f0e2b 458 hostdata->flags & FLAG_TOSHIBA_DELAY ? "TOSHIBA_DELAY " : "",
1da177e4 459#ifdef AUTOPROBE_IRQ
8c32513b 460 "AUTOPROBE_IRQ "
1da177e4 461#endif
1da177e4 462#ifdef DIFFERENTIAL
8c32513b 463 "DIFFERENTIAL "
1da177e4 464#endif
1da177e4 465#ifdef PARITY
8c32513b 466 "PARITY "
8c32513b
FT
467#endif
468 "");
1da177e4
LT
469}
470
1da177e4 471/**
0d2cf867 472 * NCR5380_init - initialise an NCR5380
594d4ba3
FT
473 * @instance: adapter to configure
474 * @flags: control flags
1da177e4 475 *
594d4ba3
FT
476 * Initializes *instance and corresponding 5380 chip,
477 * with flags OR'd into the initial flags value.
1da177e4 478 *
594d4ba3 479 * Notes : I assume that the host, hostno, and id bits have been
0d2cf867 480 * set correctly. I don't care about the irq and other fields.
1da177e4 481 *
594d4ba3 482 * Returns 0 for success
1da177e4
LT
483 */
484
6f039790 485static int NCR5380_init(struct Scsi_Host *instance, int flags)
1da177e4 486{
e8a60144 487 struct NCR5380_hostdata *hostdata = shost_priv(instance);
b6488f97 488 int i;
2f854b82 489 unsigned long deadline;
1da177e4 490
0d2cf867 491 hostdata->host = instance;
1da177e4 492 hostdata->id_mask = 1 << instance->this_id;
0d2cf867 493 hostdata->id_higher_mask = 0;
1da177e4
LT
494 for (i = hostdata->id_mask; i <= 0x80; i <<= 1)
495 if (i > hostdata->id_mask)
496 hostdata->id_higher_mask |= i;
497 for (i = 0; i < 8; ++i)
498 hostdata->busy[i] = 0;
e4dec680
FT
499 hostdata->dma_len = 0;
500
11d2f63b 501 spin_lock_init(&hostdata->lock);
1da177e4 502 hostdata->connected = NULL;
f27db8eb
FT
503 hostdata->sensing = NULL;
504 INIT_LIST_HEAD(&hostdata->autosense);
32b26a10
FT
505 INIT_LIST_HEAD(&hostdata->unissued);
506 INIT_LIST_HEAD(&hostdata->disconnected);
507
55181be8 508 hostdata->flags = flags;
aff0cf9a 509
8d8601a7 510 INIT_WORK(&hostdata->main_task, NCR5380_main);
0ad0eff9
FT
511 hostdata->work_q = alloc_workqueue("ncr5380_%d",
512 WQ_UNBOUND | WQ_MEM_RECLAIM,
513 1, instance->host_no);
514 if (!hostdata->work_q)
515 return -ENOMEM;
516
8c32513b
FT
517 prepare_info(instance);
518
1da177e4
LT
519 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
520 NCR5380_write(MODE_REG, MR_BASE);
521 NCR5380_write(TARGET_COMMAND_REG, 0);
522 NCR5380_write(SELECT_ENABLE_REG, 0);
2f854b82
FT
523
524 /* Calibrate register polling loop */
525 i = 0;
526 deadline = jiffies + 1;
527 do {
528 cpu_relax();
529 } while (time_is_after_jiffies(deadline));
530 deadline += msecs_to_jiffies(256);
531 do {
532 NCR5380_read(STATUS_REG);
533 ++i;
534 cpu_relax();
535 } while (time_is_after_jiffies(deadline));
536 hostdata->accesses_per_ms = i / 256;
537
b6488f97
FT
538 return 0;
539}
1da177e4 540
b6488f97
FT
541/**
542 * NCR5380_maybe_reset_bus - Detect and correct bus wedge problems.
543 * @instance: adapter to check
544 *
545 * If the system crashed, it may have crashed with a connected target and
546 * the SCSI bus busy. Check for BUS FREE phase. If not, try to abort the
547 * currently established nexus, which we know nothing about. Failing that
548 * do a bus reset.
549 *
550 * Note that a bus reset will cause the chip to assert IRQ.
551 *
552 * Returns 0 if successful, otherwise -ENXIO.
553 */
554
555static int NCR5380_maybe_reset_bus(struct Scsi_Host *instance)
556{
9c3f0e2b 557 struct NCR5380_hostdata *hostdata = shost_priv(instance);
b6488f97 558 int pass;
1da177e4
LT
559
560 for (pass = 1; (NCR5380_read(STATUS_REG) & SR_BSY) && pass <= 6; ++pass) {
561 switch (pass) {
562 case 1:
563 case 3:
564 case 5:
636b1ec8
FT
565 shost_printk(KERN_ERR, instance, "SCSI bus busy, waiting up to five seconds\n");
566 NCR5380_poll_politely(instance,
567 STATUS_REG, SR_BSY, 0, 5 * HZ);
1da177e4
LT
568 break;
569 case 2:
636b1ec8 570 shost_printk(KERN_ERR, instance, "bus busy, attempting abort\n");
1da177e4
LT
571 do_abort(instance);
572 break;
573 case 4:
636b1ec8 574 shost_printk(KERN_ERR, instance, "bus busy, attempting reset\n");
1da177e4 575 do_reset(instance);
9c3f0e2b
FT
576 /* Wait after a reset; the SCSI standard calls for
577 * 250ms, we wait 500ms to be on the safe side.
578 * But some Toshiba CD-ROMs need ten times that.
579 */
580 if (hostdata->flags & FLAG_TOSHIBA_DELAY)
581 msleep(2500);
582 else
583 msleep(500);
1da177e4
LT
584 break;
585 case 6:
636b1ec8 586 shost_printk(KERN_ERR, instance, "bus locked solid\n");
1da177e4
LT
587 return -ENXIO;
588 }
589 }
590 return 0;
591}
592
593/**
0d2cf867 594 * NCR5380_exit - remove an NCR5380
594d4ba3 595 * @instance: adapter to remove
0d2cf867
FT
596 *
597 * Assumes that no more work can be queued (e.g. by NCR5380_intr).
1da177e4
LT
598 */
599
a43cf0f3 600static void NCR5380_exit(struct Scsi_Host *instance)
1da177e4 601{
e8a60144 602 struct NCR5380_hostdata *hostdata = shost_priv(instance);
1da177e4 603
8d8601a7 604 cancel_work_sync(&hostdata->main_task);
0ad0eff9 605 destroy_workqueue(hostdata->work_q);
1da177e4
LT
606}
607
677e0194
FT
608/**
609 * complete_cmd - finish processing a command and return it to the SCSI ML
610 * @instance: the host instance
611 * @cmd: command to complete
612 */
613
614static void complete_cmd(struct Scsi_Host *instance,
615 struct scsi_cmnd *cmd)
616{
617 struct NCR5380_hostdata *hostdata = shost_priv(instance);
618
619 dsprintk(NDEBUG_QUEUES, instance, "complete_cmd: cmd %p\n", cmd);
620
f27db8eb
FT
621 if (hostdata->sensing == cmd) {
622 /* Autosense processing ends here */
623 if ((cmd->result & 0xff) != SAM_STAT_GOOD) {
624 scsi_eh_restore_cmnd(cmd, &hostdata->ses);
625 set_host_byte(cmd, DID_ERROR);
626 } else
627 scsi_eh_restore_cmnd(cmd, &hostdata->ses);
628 hostdata->sensing = NULL;
629 }
630
677e0194
FT
631 hostdata->busy[scmd_id(cmd)] &= ~(1 << cmd->device->lun);
632
633 cmd->scsi_done(cmd);
634}
635
1da177e4 636/**
1bb40589
FT
637 * NCR5380_queue_command - queue a command
638 * @instance: the relevant SCSI adapter
639 * @cmd: SCSI command
1da177e4 640 *
1bb40589
FT
641 * cmd is added to the per-instance issue queue, with minor
642 * twiddling done to the host specific fields of cmd. If the
643 * main coroutine is not running, it is restarted.
1da177e4
LT
644 */
645
1bb40589
FT
646static int NCR5380_queue_command(struct Scsi_Host *instance,
647 struct scsi_cmnd *cmd)
1da177e4 648{
1bb40589 649 struct NCR5380_hostdata *hostdata = shost_priv(instance);
32b26a10 650 struct NCR5380_cmd *ncmd = scsi_cmd_priv(cmd);
1bb40589 651 unsigned long flags;
1da177e4
LT
652
653#if (NDEBUG & NDEBUG_NO_WRITE)
654 switch (cmd->cmnd[0]) {
655 case WRITE_6:
656 case WRITE_10:
dbb6b350 657 shost_printk(KERN_DEBUG, instance, "WRITE attempted with NDEBUG_NO_WRITE set\n");
1da177e4 658 cmd->result = (DID_ERROR << 16);
1bb40589 659 cmd->scsi_done(cmd);
1da177e4
LT
660 return 0;
661 }
0d2cf867 662#endif /* (NDEBUG & NDEBUG_NO_WRITE) */
1da177e4 663
1da177e4
LT
664 cmd->result = 0;
665
52d3e561
FT
666 if (!NCR5380_acquire_dma_irq(instance))
667 return SCSI_MLQUEUE_HOST_BUSY;
668
11d2f63b 669 spin_lock_irqsave(&hostdata->lock, flags);
1bb40589 670
aff0cf9a
FT
671 /*
672 * Insert the cmd into the issue queue. Note that REQUEST SENSE
1da177e4 673 * commands are added to the head of the queue since any command will
aff0cf9a 674 * clear the contingent allegiance condition that exists and the
1da177e4
LT
675 * sense data is only guaranteed to be valid while the condition exists.
676 */
677
32b26a10
FT
678 if (cmd->cmnd[0] == REQUEST_SENSE)
679 list_add(&ncmd->list, &hostdata->unissued);
680 else
681 list_add_tail(&ncmd->list, &hostdata->unissued);
682
11d2f63b 683 spin_unlock_irqrestore(&hostdata->lock, flags);
1bb40589 684
dbb6b350
FT
685 dsprintk(NDEBUG_QUEUES, instance, "command %p added to %s of queue\n",
686 cmd, (cmd->cmnd[0] == REQUEST_SENSE) ? "head" : "tail");
1da177e4 687
1da177e4 688 /* Kick off command processing */
8d8601a7 689 queue_work(hostdata->work_q, &hostdata->main_task);
1da177e4
LT
690 return 0;
691}
692
52d3e561
FT
693static inline void maybe_release_dma_irq(struct Scsi_Host *instance)
694{
695 struct NCR5380_hostdata *hostdata = shost_priv(instance);
696
697 /* Caller does the locking needed to set & test these data atomically */
698 if (list_empty(&hostdata->disconnected) &&
699 list_empty(&hostdata->unissued) &&
700 list_empty(&hostdata->autosense) &&
701 !hostdata->connected &&
702 !hostdata->selecting)
703 NCR5380_release_dma_irq(instance);
704}
705
f27db8eb
FT
706/**
707 * dequeue_next_cmd - dequeue a command for processing
708 * @instance: the scsi host instance
709 *
710 * Priority is given to commands on the autosense queue. These commands
711 * need autosense because of a CHECK CONDITION result.
712 *
713 * Returns a command pointer if a command is found for a target that is
714 * not already busy. Otherwise returns NULL.
715 */
716
717static struct scsi_cmnd *dequeue_next_cmd(struct Scsi_Host *instance)
718{
719 struct NCR5380_hostdata *hostdata = shost_priv(instance);
720 struct NCR5380_cmd *ncmd;
721 struct scsi_cmnd *cmd;
722
8d5dbec3 723 if (hostdata->sensing || list_empty(&hostdata->autosense)) {
f27db8eb
FT
724 list_for_each_entry(ncmd, &hostdata->unissued, list) {
725 cmd = NCR5380_to_scmd(ncmd);
726 dsprintk(NDEBUG_QUEUES, instance, "dequeue: cmd=%p target=%d busy=0x%02x lun=%llu\n",
727 cmd, scmd_id(cmd), hostdata->busy[scmd_id(cmd)], cmd->device->lun);
728
729 if (!(hostdata->busy[scmd_id(cmd)] & (1 << cmd->device->lun))) {
730 list_del(&ncmd->list);
731 dsprintk(NDEBUG_QUEUES, instance,
732 "dequeue: removed %p from issue queue\n", cmd);
733 return cmd;
734 }
735 }
736 } else {
737 /* Autosense processing begins here */
738 ncmd = list_first_entry(&hostdata->autosense,
739 struct NCR5380_cmd, list);
740 list_del(&ncmd->list);
741 cmd = NCR5380_to_scmd(ncmd);
742 dsprintk(NDEBUG_QUEUES, instance,
743 "dequeue: removed %p from autosense queue\n", cmd);
744 scsi_eh_prep_cmnd(cmd, &hostdata->ses, NULL, 0, ~0);
745 hostdata->sensing = cmd;
746 return cmd;
747 }
748 return NULL;
749}
750
751static void requeue_cmd(struct Scsi_Host *instance, struct scsi_cmnd *cmd)
752{
753 struct NCR5380_hostdata *hostdata = shost_priv(instance);
754 struct NCR5380_cmd *ncmd = scsi_cmd_priv(cmd);
755
8d5dbec3 756 if (hostdata->sensing == cmd) {
f27db8eb
FT
757 scsi_eh_restore_cmnd(cmd, &hostdata->ses);
758 list_add(&ncmd->list, &hostdata->autosense);
759 hostdata->sensing = NULL;
760 } else
761 list_add(&ncmd->list, &hostdata->unissued);
762}
763
1da177e4 764/**
0d2cf867 765 * NCR5380_main - NCR state machines
1da177e4 766 *
594d4ba3
FT
767 * NCR5380_main is a coroutine that runs as long as more work can
768 * be done on the NCR5380 host adapters in a system. Both
769 * NCR5380_queue_command() and NCR5380_intr() will try to start it
770 * in case it is not running.
1da177e4
LT
771 */
772
c4028958 773static void NCR5380_main(struct work_struct *work)
1da177e4 774{
c4028958 775 struct NCR5380_hostdata *hostdata =
8d8601a7 776 container_of(work, struct NCR5380_hostdata, main_task);
1da177e4 777 struct Scsi_Host *instance = hostdata->host;
1da177e4 778 int done;
aff0cf9a 779
1da177e4 780 do {
1da177e4 781 done = 1;
11d2f63b 782
0a4e3612 783 spin_lock_irq(&hostdata->lock);
ccf6efd7
FT
784 while (!hostdata->connected && !hostdata->selecting) {
785 struct scsi_cmnd *cmd = dequeue_next_cmd(instance);
786
787 if (!cmd)
788 break;
1da177e4 789
f27db8eb 790 dsprintk(NDEBUG_MAIN, instance, "main: dequeued %p\n", cmd);
76f13b93 791
f27db8eb
FT
792 /*
793 * Attempt to establish an I_T_L nexus here.
794 * On success, instance->hostdata->connected is set.
795 * On failure, we must add the command back to the
796 * issue queue so we can keep trying.
797 */
798 /*
799 * REQUEST SENSE commands are issued without tagged
800 * queueing, even on SCSI-II devices because the
801 * contingent allegiance condition exists for the
802 * entire unit.
803 */
11d2f63b 804
ccf6efd7 805 if (!NCR5380_select(instance, cmd)) {
707d62b3 806 dsprintk(NDEBUG_MAIN, instance, "main: select complete\n");
52d3e561 807 maybe_release_dma_irq(instance);
f27db8eb
FT
808 } else {
809 dsprintk(NDEBUG_MAIN | NDEBUG_QUEUES, instance,
810 "main: select failed, returning %p to queue\n", cmd);
811 requeue_cmd(instance, cmd);
812 }
813 }
e4dec680 814 if (hostdata->connected && !hostdata->dma_len) {
b746545f 815 dsprintk(NDEBUG_MAIN, instance, "main: performing information transfer\n");
1da177e4 816 NCR5380_information_transfer(instance);
1da177e4 817 done = 0;
1d3db59d 818 }
0a4e3612
FT
819 spin_unlock_irq(&hostdata->lock);
820 if (!done)
821 cond_resched();
1da177e4 822 } while (!done);
1da177e4
LT
823}
824
8053b0ee
FT
825/*
826 * NCR5380_dma_complete - finish DMA transfer
827 * @instance: the scsi host instance
828 *
829 * Called by the interrupt handler when DMA finishes or a phase
830 * mismatch occurs (which would end the DMA transfer).
831 */
832
833static void NCR5380_dma_complete(struct Scsi_Host *instance)
834{
835 struct NCR5380_hostdata *hostdata = shost_priv(instance);
836 int transferred;
837 unsigned char **data;
838 int *count;
839 int saved_data = 0, overrun = 0;
840 unsigned char p;
841
842 if (hostdata->read_overruns) {
843 p = hostdata->connected->SCp.phase;
844 if (p & SR_IO) {
845 udelay(10);
846 if ((NCR5380_read(BUS_AND_STATUS_REG) &
847 (BASR_PHASE_MATCH | BASR_ACK)) ==
848 (BASR_PHASE_MATCH | BASR_ACK)) {
849 saved_data = NCR5380_read(INPUT_DATA_REG);
850 overrun = 1;
851 dsprintk(NDEBUG_DMA, instance, "read overrun handled\n");
852 }
853 }
854 }
855
e9db3198
FT
856#ifdef CONFIG_SUN3
857 if ((sun3scsi_dma_finish(rq_data_dir(hostdata->connected->request)))) {
858 pr_err("scsi%d: overrun in UDC counter -- not prepared to deal with this!\n",
859 instance->host_no);
860 BUG();
861 }
862
863 if ((NCR5380_read(BUS_AND_STATUS_REG) & (BASR_PHASE_MATCH | BASR_ACK)) ==
864 (BASR_PHASE_MATCH | BASR_ACK)) {
865 pr_err("scsi%d: BASR %02x\n", instance->host_no,
866 NCR5380_read(BUS_AND_STATUS_REG));
867 pr_err("scsi%d: bus stuck in data phase -- probably a single byte overrun!\n",
868 instance->host_no);
869 BUG();
870 }
871#endif
872
8053b0ee
FT
873 NCR5380_write(MODE_REG, MR_BASE);
874 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
875 NCR5380_read(RESET_PARITY_INTERRUPT_REG);
876
877 transferred = hostdata->dma_len - NCR5380_dma_residual(instance);
878 hostdata->dma_len = 0;
879
880 data = (unsigned char **)&hostdata->connected->SCp.ptr;
881 count = &hostdata->connected->SCp.this_residual;
882 *data += transferred;
883 *count -= transferred;
884
885 if (hostdata->read_overruns) {
886 int cnt, toPIO;
887
888 if ((NCR5380_read(STATUS_REG) & PHASE_MASK) == p && (p & SR_IO)) {
889 cnt = toPIO = hostdata->read_overruns;
890 if (overrun) {
891 dsprintk(NDEBUG_DMA, instance,
892 "Got an input overrun, using saved byte\n");
893 *(*data)++ = saved_data;
894 (*count)--;
895 cnt--;
896 toPIO--;
897 }
898 if (toPIO > 0) {
899 dsprintk(NDEBUG_DMA, instance,
900 "Doing %d byte PIO to 0x%p\n", cnt, *data);
901 NCR5380_transfer_pio(instance, &p, &cnt, data);
902 *count -= toPIO - cnt;
903 }
904 }
905 }
906}
907
1da177e4
LT
908#ifndef DONT_USE_INTR
909
910/**
cd400825
FT
911 * NCR5380_intr - generic NCR5380 irq handler
912 * @irq: interrupt number
913 * @dev_id: device info
914 *
915 * Handle interrupts, reestablishing I_T_L or I_T_L_Q nexuses
916 * from the disconnected queue, and restarting NCR5380_main()
917 * as required.
918 *
919 * The chip can assert IRQ in any of six different conditions. The IRQ flag
920 * is then cleared by reading the Reset Parity/Interrupt Register (RPIR).
921 * Three of these six conditions are latched in the Bus and Status Register:
922 * - End of DMA (cleared by ending DMA Mode)
923 * - Parity error (cleared by reading RPIR)
924 * - Loss of BSY (cleared by reading RPIR)
925 * Two conditions have flag bits that are not latched:
926 * - Bus phase mismatch (non-maskable in DMA Mode, cleared by ending DMA Mode)
927 * - Bus reset (non-maskable)
928 * The remaining condition has no flag bit at all:
929 * - Selection/reselection
930 *
931 * Hence, establishing the cause(s) of any interrupt is partly guesswork.
932 * In "The DP8490 and DP5380 Comparison Guide", National Semiconductor
933 * claimed that "the design of the [DP8490] interrupt logic ensures
934 * interrupts will not be lost (they can be on the DP5380)."
935 * The L5380/53C80 datasheet from LOGIC Devices has more details.
936 *
937 * Checking for bus reset by reading RST is futile because of interrupt
938 * latency, but a bus reset will reset chip logic. Checking for parity error
939 * is unnecessary because that interrupt is never enabled. A Loss of BSY
940 * condition will clear DMA Mode. We can tell when this occurs because the
941 * the Busy Monitor interrupt is enabled together with DMA Mode.
1da177e4
LT
942 */
943
cd400825 944static irqreturn_t NCR5380_intr(int irq, void *dev_id)
1da177e4 945{
baa9aac6 946 struct Scsi_Host *instance = dev_id;
cd400825
FT
947 struct NCR5380_hostdata *hostdata = shost_priv(instance);
948 int handled = 0;
1da177e4
LT
949 unsigned char basr;
950 unsigned long flags;
951
11d2f63b 952 spin_lock_irqsave(&hostdata->lock, flags);
cd400825
FT
953
954 basr = NCR5380_read(BUS_AND_STATUS_REG);
955 if (basr & BASR_IRQ) {
956 unsigned char mr = NCR5380_read(MODE_REG);
957 unsigned char sr = NCR5380_read(STATUS_REG);
958
b746545f
FT
959 dsprintk(NDEBUG_INTR, instance, "IRQ %d, BASR 0x%02x, SR 0x%02x, MR 0x%02x\n",
960 irq, basr, sr, mr);
1da177e4 961
8053b0ee
FT
962 if ((mr & MR_DMA_MODE) || (mr & MR_MONITOR_BSY)) {
963 /* Probably End of DMA, Phase Mismatch or Loss of BSY.
964 * We ack IRQ after clearing Mode Register. Workarounds
965 * for End of DMA errata need to happen in DMA Mode.
966 */
967
968 dsprintk(NDEBUG_INTR, instance, "interrupt in DMA mode\n");
969
970 if (hostdata->connected) {
971 NCR5380_dma_complete(instance);
972 queue_work(hostdata->work_q, &hostdata->main_task);
973 } else {
974 NCR5380_write(MODE_REG, MR_BASE);
975 NCR5380_read(RESET_PARITY_INTERRUPT_REG);
976 }
977 } else if ((NCR5380_read(CURRENT_SCSI_DATA_REG) & hostdata->id_mask) &&
cd400825
FT
978 (sr & (SR_SEL | SR_IO | SR_BSY | SR_RST)) == (SR_SEL | SR_IO)) {
979 /* Probably reselected */
980 NCR5380_write(SELECT_ENABLE_REG, 0);
981 NCR5380_read(RESET_PARITY_INTERRUPT_REG);
982
b746545f 983 dsprintk(NDEBUG_INTR, instance, "interrupt with SEL and IO\n");
cd400825
FT
984
985 if (!hostdata->connected) {
986 NCR5380_reselect(instance);
987 queue_work(hostdata->work_q, &hostdata->main_task);
1da177e4 988 }
cd400825
FT
989 if (!hostdata->connected)
990 NCR5380_write(SELECT_ENABLE_REG, hostdata->id_mask);
991 } else {
992 /* Probably Bus Reset */
993 NCR5380_read(RESET_PARITY_INTERRUPT_REG);
994
b746545f 995 dsprintk(NDEBUG_INTR, instance, "unknown interrupt\n");
e9db3198
FT
996#ifdef SUN3_SCSI_VME
997 dregs->csr |= CSR_DMA_ENABLE;
998#endif
cd400825
FT
999 }
1000 handled = 1;
1001 } else {
1002 shost_printk(KERN_NOTICE, instance, "interrupt without IRQ bit\n");
e9db3198
FT
1003#ifdef SUN3_SCSI_VME
1004 dregs->csr |= CSR_DMA_ENABLE;
1005#endif
cd400825
FT
1006 }
1007
11d2f63b 1008 spin_unlock_irqrestore(&hostdata->lock, flags);
cd400825
FT
1009
1010 return IRQ_RETVAL(handled);
1da177e4
LT
1011}
1012
aff0cf9a 1013#endif
1da177e4 1014
aff0cf9a 1015/*
710ddd0d 1016 * Function : int NCR5380_select(struct Scsi_Host *instance,
594d4ba3 1017 * struct scsi_cmnd *cmd)
1da177e4
LT
1018 *
1019 * Purpose : establishes I_T_L or I_T_L_Q nexus for new or existing command,
594d4ba3
FT
1020 * including ARBITRATION, SELECTION, and initial message out for
1021 * IDENTIFY and queue messages.
1da177e4 1022 *
aff0cf9a 1023 * Inputs : instance - instantiation of the 5380 driver on which this
594d4ba3 1024 * target lives, cmd - SCSI command to execute.
aff0cf9a 1025 *
707d62b3
FT
1026 * Returns cmd if selection failed but should be retried,
1027 * NULL if selection failed and should not be retried, or
1028 * NULL if selection succeeded (hostdata->connected == cmd).
1da177e4 1029 *
aff0cf9a 1030 * Side effects :
594d4ba3
FT
1031 * If bus busy, arbitration failed, etc, NCR5380_select() will exit
1032 * with registers as they should have been on entry - ie
1033 * SELECT_ENABLE will be set appropriately, the NCR5380
1034 * will cease to drive any SCSI bus signals.
1da177e4 1035 *
594d4ba3
FT
1036 * If successful : I_T_L or I_T_L_Q nexus will be established,
1037 * instance->connected will be set to cmd.
1038 * SELECT interrupt will be disabled.
1da177e4 1039 *
594d4ba3
FT
1040 * If failed (no target) : cmd->scsi_done() will be called, and the
1041 * cmd->result host byte set to DID_BAD_TARGET.
1da177e4 1042 */
aff0cf9a 1043
707d62b3
FT
1044static struct scsi_cmnd *NCR5380_select(struct Scsi_Host *instance,
1045 struct scsi_cmnd *cmd)
1da177e4 1046{
e8a60144 1047 struct NCR5380_hostdata *hostdata = shost_priv(instance);
1da177e4
LT
1048 unsigned char tmp[3], phase;
1049 unsigned char *data;
1050 int len;
1da177e4 1051 int err;
1da177e4 1052
1da177e4 1053 NCR5380_dprint(NDEBUG_ARBITRATION, instance);
b746545f
FT
1054 dsprintk(NDEBUG_ARBITRATION, instance, "starting arbitration, id = %d\n",
1055 instance->this_id);
1da177e4 1056
707d62b3
FT
1057 /*
1058 * Arbitration and selection phases are slow and involve dropping the
1059 * lock, so we have to watch out for EH. An exception handler may
1060 * change 'selecting' to NULL. This function will then return NULL
1061 * so that the caller will forget about 'cmd'. (During information
1062 * transfer phases, EH may change 'connected' to NULL.)
1063 */
1064 hostdata->selecting = cmd;
1065
aff0cf9a
FT
1066 /*
1067 * Set the phase bits to 0, otherwise the NCR5380 won't drive the
1da177e4
LT
1068 * data bus during SELECTION.
1069 */
1070
1071 NCR5380_write(TARGET_COMMAND_REG, 0);
1072
aff0cf9a 1073 /*
1da177e4
LT
1074 * Start arbitration.
1075 */
1076
1077 NCR5380_write(OUTPUT_DATA_REG, hostdata->id_mask);
1078 NCR5380_write(MODE_REG, MR_ARBITRATE);
1079
55500d9b
FT
1080 /* The chip now waits for BUS FREE phase. Then after the 800 ns
1081 * Bus Free Delay, arbitration will begin.
1082 */
1da177e4 1083
11d2f63b 1084 spin_unlock_irq(&hostdata->lock);
b32ade12
FT
1085 err = NCR5380_poll_politely2(instance, MODE_REG, MR_ARBITRATE, 0,
1086 INITIATOR_COMMAND_REG, ICR_ARBITRATION_PROGRESS,
1087 ICR_ARBITRATION_PROGRESS, HZ);
11d2f63b 1088 spin_lock_irq(&hostdata->lock);
b32ade12
FT
1089 if (!(NCR5380_read(MODE_REG) & MR_ARBITRATE)) {
1090 /* Reselection interrupt */
707d62b3 1091 goto out;
b32ade12 1092 }
ccf6efd7
FT
1093 if (!hostdata->selecting) {
1094 /* Command was aborted */
1095 NCR5380_write(MODE_REG, MR_BASE);
1096 goto out;
1097 }
b32ade12
FT
1098 if (err < 0) {
1099 NCR5380_write(MODE_REG, MR_BASE);
1100 shost_printk(KERN_ERR, instance,
1101 "select: arbitration timeout\n");
707d62b3 1102 goto out;
1da177e4 1103 }
11d2f63b 1104 spin_unlock_irq(&hostdata->lock);
1da177e4 1105
55500d9b 1106 /* The SCSI-2 arbitration delay is 2.4 us */
1da177e4
LT
1107 udelay(3);
1108
1109 /* Check for lost arbitration */
0d2cf867
FT
1110 if ((NCR5380_read(INITIATOR_COMMAND_REG) & ICR_ARBITRATION_LOST) ||
1111 (NCR5380_read(CURRENT_SCSI_DATA_REG) & hostdata->id_higher_mask) ||
1112 (NCR5380_read(INITIATOR_COMMAND_REG) & ICR_ARBITRATION_LOST)) {
1da177e4 1113 NCR5380_write(MODE_REG, MR_BASE);
b746545f 1114 dsprintk(NDEBUG_ARBITRATION, instance, "lost arbitration, deasserting MR_ARBITRATE\n");
11d2f63b 1115 spin_lock_irq(&hostdata->lock);
707d62b3 1116 goto out;
1da177e4 1117 }
cf13b083
FT
1118
1119 /* After/during arbitration, BSY should be asserted.
1120 * IBM DPES-31080 Version S31Q works now
1121 * Tnx to Thomas_Roesch@m2.maus.de for finding this! (Roman)
1122 */
1123 NCR5380_write(INITIATOR_COMMAND_REG,
1124 ICR_BASE | ICR_ASSERT_SEL | ICR_ASSERT_BSY);
1da177e4 1125
aff0cf9a
FT
1126 /*
1127 * Again, bus clear + bus settle time is 1.2us, however, this is
1da177e4
LT
1128 * a minimum so we'll udelay ceil(1.2)
1129 */
1130
9c3f0e2b
FT
1131 if (hostdata->flags & FLAG_TOSHIBA_DELAY)
1132 udelay(15);
1133 else
1134 udelay(2);
1da177e4 1135
11d2f63b
FT
1136 spin_lock_irq(&hostdata->lock);
1137
72064a78
FT
1138 /* NCR5380_reselect() clears MODE_REG after a reselection interrupt */
1139 if (!(NCR5380_read(MODE_REG) & MR_ARBITRATE))
707d62b3
FT
1140 goto out;
1141
1142 if (!hostdata->selecting) {
1143 NCR5380_write(MODE_REG, MR_BASE);
1144 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
1145 goto out;
1146 }
72064a78 1147
b746545f 1148 dsprintk(NDEBUG_ARBITRATION, instance, "won arbitration\n");
1da177e4 1149
aff0cf9a
FT
1150 /*
1151 * Now that we have won arbitration, start Selection process, asserting
1da177e4
LT
1152 * the host and target ID's on the SCSI bus.
1153 */
1154
3d07d22b 1155 NCR5380_write(OUTPUT_DATA_REG, hostdata->id_mask | (1 << scmd_id(cmd)));
1da177e4 1156
aff0cf9a 1157 /*
1da177e4
LT
1158 * Raise ATN while SEL is true before BSY goes false from arbitration,
1159 * since this is the only way to guarantee that we'll get a MESSAGE OUT
1160 * phase immediately after selection.
1161 */
1162
3d07d22b
FT
1163 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_BSY |
1164 ICR_ASSERT_DATA | ICR_ASSERT_ATN | ICR_ASSERT_SEL);
1da177e4
LT
1165 NCR5380_write(MODE_REG, MR_BASE);
1166
aff0cf9a 1167 /*
1da177e4
LT
1168 * Reselect interrupts must be turned off prior to the dropping of BSY,
1169 * otherwise we will trigger an interrupt.
1170 */
1171 NCR5380_write(SELECT_ENABLE_REG, 0);
1172
11d2f63b
FT
1173 spin_unlock_irq(&hostdata->lock);
1174
1da177e4 1175 /*
aff0cf9a 1176 * The initiator shall then wait at least two deskew delays and release
1da177e4
LT
1177 * the BSY signal.
1178 */
0d2cf867 1179 udelay(1); /* wingel -- wait two bus deskew delay >2*45ns */
1da177e4
LT
1180
1181 /* Reset BSY */
3d07d22b
FT
1182 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_DATA |
1183 ICR_ASSERT_ATN | ICR_ASSERT_SEL);
1da177e4 1184
aff0cf9a 1185 /*
1da177e4 1186 * Something weird happens when we cease to drive BSY - looks
aff0cf9a 1187 * like the board/chip is letting us do another read before the
1da177e4
LT
1188 * appropriate propagation delay has expired, and we're confusing
1189 * a BSY signal from ourselves as the target's response to SELECTION.
1190 *
1191 * A small delay (the 'C++' frontend breaks the pipeline with an
1192 * unnecessary jump, making it work on my 386-33/Trantor T128, the
aff0cf9a
FT
1193 * tighter 'C' code breaks and requires this) solves the problem -
1194 * the 1 us delay is arbitrary, and only used because this delay will
1195 * be the same on other platforms and since it works here, it should
1da177e4
LT
1196 * work there.
1197 *
1198 * wingel suggests that this could be due to failing to wait
1199 * one deskew delay.
1200 */
1201
1202 udelay(1);
1203
b746545f 1204 dsprintk(NDEBUG_SELECTION, instance, "selecting target %d\n", scmd_id(cmd));
1da177e4 1205
aff0cf9a
FT
1206 /*
1207 * The SCSI specification calls for a 250 ms timeout for the actual
1da177e4
LT
1208 * selection.
1209 */
1210
ae753a33
FT
1211 err = NCR5380_poll_politely(instance, STATUS_REG, SR_BSY, SR_BSY,
1212 msecs_to_jiffies(250));
1da177e4 1213
1da177e4 1214 if ((NCR5380_read(STATUS_REG) & (SR_SEL | SR_IO)) == (SR_SEL | SR_IO)) {
11d2f63b 1215 spin_lock_irq(&hostdata->lock);
1da177e4
LT
1216 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
1217 NCR5380_reselect(instance);
cd400825
FT
1218 if (!hostdata->connected)
1219 NCR5380_write(SELECT_ENABLE_REG, hostdata->id_mask);
6a6ff4ac 1220 shost_printk(KERN_ERR, instance, "reselection after won arbitration?\n");
707d62b3 1221 goto out;
1da177e4 1222 }
ae753a33
FT
1223
1224 if (err < 0) {
11d2f63b 1225 spin_lock_irq(&hostdata->lock);
ae753a33 1226 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
ae753a33 1227 NCR5380_write(SELECT_ENABLE_REG, hostdata->id_mask);
707d62b3
FT
1228 /* Can't touch cmd if it has been reclaimed by the scsi ML */
1229 if (hostdata->selecting) {
1230 cmd->result = DID_BAD_TARGET << 16;
1231 complete_cmd(instance, cmd);
1232 dsprintk(NDEBUG_SELECTION, instance, "target did not respond within 250ms\n");
1233 cmd = NULL;
1234 }
1235 goto out;
ae753a33
FT
1236 }
1237
aff0cf9a
FT
1238 /*
1239 * No less than two deskew delays after the initiator detects the
1240 * BSY signal is true, it shall release the SEL signal and may
1da177e4
LT
1241 * change the DATA BUS. -wingel
1242 */
1243
1244 udelay(1);
1245
1246 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_ATN);
1247
1da177e4 1248 /*
aff0cf9a 1249 * Since we followed the SCSI spec, and raised ATN while SEL
1da177e4
LT
1250 * was true but before BSY was false during selection, the information
1251 * transfer phase should be a MESSAGE OUT phase so that we can send the
1252 * IDENTIFY message.
1da177e4
LT
1253 */
1254
1255 /* Wait for start of REQ/ACK handshake */
1256
1da177e4 1257 err = NCR5380_poll_politely(instance, STATUS_REG, SR_REQ, SR_REQ, HZ);
11d2f63b 1258 spin_lock_irq(&hostdata->lock);
1cc160e1 1259 if (err < 0) {
55500d9b
FT
1260 shost_printk(KERN_ERR, instance, "select: REQ timeout\n");
1261 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
1da177e4 1262 NCR5380_write(SELECT_ENABLE_REG, hostdata->id_mask);
707d62b3
FT
1263 goto out;
1264 }
1265 if (!hostdata->selecting) {
1266 do_abort(instance);
1267 goto out;
1da177e4
LT
1268 }
1269
b746545f
FT
1270 dsprintk(NDEBUG_SELECTION, instance, "target %d selected, going into MESSAGE OUT phase.\n",
1271 scmd_id(cmd));
22f5f10d 1272 tmp[0] = IDENTIFY(((instance->irq == NO_IRQ) ? 0 : 1), cmd->device->lun);
1da177e4
LT
1273
1274 len = 1;
1da177e4
LT
1275 data = tmp;
1276 phase = PHASE_MSGOUT;
1277 NCR5380_transfer_pio(instance, &phase, &len, &data);
b746545f 1278 dsprintk(NDEBUG_SELECTION, instance, "nexus established.\n");
1da177e4 1279 /* XXX need to handle errors here */
11d2f63b 1280
1da177e4 1281 hostdata->connected = cmd;
3d07d22b 1282 hostdata->busy[cmd->device->id] |= 1 << cmd->device->lun;
1da177e4 1283
e9db3198
FT
1284#ifdef SUN3_SCSI_VME
1285 dregs->csr |= CSR_INTR;
1286#endif
1287
28424d3a 1288 initialize_SCp(cmd);
1da177e4 1289
707d62b3
FT
1290 cmd = NULL;
1291
1292out:
1293 if (!hostdata->selecting)
1294 return NULL;
1295 hostdata->selecting = NULL;
1296 return cmd;
1da177e4
LT
1297}
1298
aff0cf9a
FT
1299/*
1300 * Function : int NCR5380_transfer_pio (struct Scsi_Host *instance,
594d4ba3 1301 * unsigned char *phase, int *count, unsigned char **data)
1da177e4
LT
1302 *
1303 * Purpose : transfers data in given phase using polled I/O
1304 *
aff0cf9a 1305 * Inputs : instance - instance of driver, *phase - pointer to
594d4ba3
FT
1306 * what phase is expected, *count - pointer to number of
1307 * bytes to transfer, **data - pointer to data pointer.
aff0cf9a 1308 *
1da177e4 1309 * Returns : -1 when different phase is entered without transferring
0d2cf867 1310 * maximum number of bytes, 0 if all bytes are transferred or exit
594d4ba3 1311 * is in same phase.
1da177e4 1312 *
594d4ba3 1313 * Also, *phase, *count, *data are modified in place.
1da177e4
LT
1314 *
1315 * XXX Note : handling for bus free may be useful.
1316 */
1317
1318/*
aff0cf9a 1319 * Note : this code is not as quick as it could be, however it
1da177e4
LT
1320 * IS 100% reliable, and for the actual data transfer where speed
1321 * counts, we will always do a pseudo DMA or DMA transfer.
1322 */
1323
0d2cf867
FT
1324static int NCR5380_transfer_pio(struct Scsi_Host *instance,
1325 unsigned char *phase, int *count,
1326 unsigned char **data)
1327{
1da177e4
LT
1328 unsigned char p = *phase, tmp;
1329 int c = *count;
1330 unsigned char *d = *data;
1da177e4 1331
aff0cf9a
FT
1332 /*
1333 * The NCR5380 chip will only drive the SCSI bus when the
1da177e4
LT
1334 * phase specified in the appropriate bits of the TARGET COMMAND
1335 * REGISTER match the STATUS REGISTER
1336 */
1337
0d2cf867 1338 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(p));
1da177e4 1339
1da177e4 1340 do {
aff0cf9a
FT
1341 /*
1342 * Wait for assertion of REQ, after which the phase bits will be
1343 * valid
1da177e4
LT
1344 */
1345
686f3990 1346 if (NCR5380_poll_politely(instance, STATUS_REG, SR_REQ, SR_REQ, HZ) < 0)
1da177e4 1347 break;
1da177e4 1348
b746545f 1349 dsprintk(NDEBUG_HANDSHAKE, instance, "REQ asserted\n");
1da177e4
LT
1350
1351 /* Check for phase mismatch */
686f3990 1352 if ((NCR5380_read(STATUS_REG) & PHASE_MASK) != p) {
b746545f
FT
1353 dsprintk(NDEBUG_PIO, instance, "phase mismatch\n");
1354 NCR5380_dprint_phase(NDEBUG_PIO, instance);
1da177e4
LT
1355 break;
1356 }
0d2cf867 1357
1da177e4
LT
1358 /* Do actual transfer from SCSI bus to / from memory */
1359 if (!(p & SR_IO))
1360 NCR5380_write(OUTPUT_DATA_REG, *d);
1361 else
1362 *d = NCR5380_read(CURRENT_SCSI_DATA_REG);
1363
1364 ++d;
1365
aff0cf9a 1366 /*
1da177e4
LT
1367 * The SCSI standard suggests that in MSGOUT phase, the initiator
1368 * should drop ATN on the last byte of the message phase
1369 * after REQ has been asserted for the handshake but before
1370 * the initiator raises ACK.
1371 */
1372
1373 if (!(p & SR_IO)) {
1374 if (!((p & SR_MSG) && c > 1)) {
1375 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_DATA);
1376 NCR5380_dprint(NDEBUG_PIO, instance);
3d07d22b
FT
1377 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE |
1378 ICR_ASSERT_DATA | ICR_ASSERT_ACK);
1da177e4 1379 } else {
3d07d22b
FT
1380 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE |
1381 ICR_ASSERT_DATA | ICR_ASSERT_ATN);
1da177e4 1382 NCR5380_dprint(NDEBUG_PIO, instance);
3d07d22b
FT
1383 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE |
1384 ICR_ASSERT_DATA | ICR_ASSERT_ATN | ICR_ASSERT_ACK);
1da177e4
LT
1385 }
1386 } else {
1387 NCR5380_dprint(NDEBUG_PIO, instance);
1388 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_ACK);
1389 }
1390
a2edc4a6
FT
1391 if (NCR5380_poll_politely(instance,
1392 STATUS_REG, SR_REQ, 0, 5 * HZ) < 0)
1393 break;
1394
b746545f 1395 dsprintk(NDEBUG_HANDSHAKE, instance, "REQ negated, handshake complete\n");
1da177e4
LT
1396
1397/*
aff0cf9a
FT
1398 * We have several special cases to consider during REQ/ACK handshaking :
1399 * 1. We were in MSGOUT phase, and we are on the last byte of the
594d4ba3 1400 * message. ATN must be dropped as ACK is dropped.
1da177e4 1401 *
aff0cf9a 1402 * 2. We are in a MSGIN phase, and we are on the last byte of the
594d4ba3
FT
1403 * message. We must exit with ACK asserted, so that the calling
1404 * code may raise ATN before dropping ACK to reject the message.
1da177e4
LT
1405 *
1406 * 3. ACK and ATN are clear and the target may proceed as normal.
1407 */
1408 if (!(p == PHASE_MSGIN && c == 1)) {
1409 if (p == PHASE_MSGOUT && c > 1)
1410 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_ATN);
1411 else
1412 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
1413 }
1414 } while (--c);
1415
b746545f 1416 dsprintk(NDEBUG_PIO, instance, "residual %d\n", c);
1da177e4
LT
1417
1418 *count = c;
1419 *data = d;
1420 tmp = NCR5380_read(STATUS_REG);
a2edc4a6
FT
1421 /* The phase read from the bus is valid if either REQ is (already)
1422 * asserted or if ACK hasn't been released yet. The latter applies if
1423 * we're in MSG IN, DATA IN or STATUS and all bytes have been received.
1424 */
1425 if ((tmp & SR_REQ) || ((tmp & SR_IO) && c == 0))
1da177e4
LT
1426 *phase = tmp & PHASE_MASK;
1427 else
1428 *phase = PHASE_UNKNOWN;
1429
1430 if (!c || (*phase == p))
1431 return 0;
1432 else
1433 return -1;
1434}
1435
1436/**
636b1ec8
FT
1437 * do_reset - issue a reset command
1438 * @instance: adapter to reset
1da177e4 1439 *
636b1ec8
FT
1440 * Issue a reset sequence to the NCR5380 and try and get the bus
1441 * back into sane shape.
1da177e4 1442 *
636b1ec8
FT
1443 * This clears the reset interrupt flag because there may be no handler for
1444 * it. When the driver is initialized, the NCR5380_intr() handler has not yet
1445 * been installed. And when in EH we may have released the ST DMA interrupt.
1da177e4 1446 */
aff0cf9a 1447
54d8fe44
FT
1448static void do_reset(struct Scsi_Host *instance)
1449{
636b1ec8
FT
1450 unsigned long flags;
1451
1452 local_irq_save(flags);
1453 NCR5380_write(TARGET_COMMAND_REG,
1454 PHASE_SR_TO_TCR(NCR5380_read(STATUS_REG) & PHASE_MASK));
1da177e4 1455 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_RST);
636b1ec8 1456 udelay(50);
1da177e4 1457 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
636b1ec8
FT
1458 (void)NCR5380_read(RESET_PARITY_INTERRUPT_REG);
1459 local_irq_restore(flags);
1da177e4
LT
1460}
1461
80d3eb6d
FT
1462/**
1463 * do_abort - abort the currently established nexus by going to
1464 * MESSAGE OUT phase and sending an ABORT message.
1465 * @instance: relevant scsi host instance
1da177e4 1466 *
80d3eb6d 1467 * Returns 0 on success, -1 on failure.
1da177e4
LT
1468 */
1469
54d8fe44
FT
1470static int do_abort(struct Scsi_Host *instance)
1471{
1da177e4
LT
1472 unsigned char *msgptr, phase, tmp;
1473 int len;
1474 int rc;
1da177e4
LT
1475
1476 /* Request message out phase */
1477 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_ATN);
1478
aff0cf9a
FT
1479 /*
1480 * Wait for the target to indicate a valid phase by asserting
1481 * REQ. Once this happens, we'll have either a MSGOUT phase
1482 * and can immediately send the ABORT message, or we'll have some
1da177e4 1483 * other phase and will have to source/sink data.
aff0cf9a 1484 *
1da177e4
LT
1485 * We really don't care what value was on the bus or what value
1486 * the target sees, so we just handshake.
1487 */
1488
80d3eb6d 1489 rc = NCR5380_poll_politely(instance, STATUS_REG, SR_REQ, SR_REQ, 10 * HZ);
1cc160e1 1490 if (rc < 0)
80d3eb6d 1491 goto timeout;
1da177e4 1492
f35d3474 1493 tmp = NCR5380_read(STATUS_REG) & PHASE_MASK;
aff0cf9a 1494
1da177e4
LT
1495 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(tmp));
1496
f35d3474 1497 if (tmp != PHASE_MSGOUT) {
0d2cf867
FT
1498 NCR5380_write(INITIATOR_COMMAND_REG,
1499 ICR_BASE | ICR_ASSERT_ATN | ICR_ASSERT_ACK);
54d8fe44 1500 rc = NCR5380_poll_politely(instance, STATUS_REG, SR_REQ, 0, 3 * HZ);
1cc160e1 1501 if (rc < 0)
80d3eb6d
FT
1502 goto timeout;
1503 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_ATN);
1da177e4 1504 }
0d2cf867 1505
1da177e4
LT
1506 tmp = ABORT;
1507 msgptr = &tmp;
1508 len = 1;
1509 phase = PHASE_MSGOUT;
54d8fe44 1510 NCR5380_transfer_pio(instance, &phase, &len, &msgptr);
1da177e4
LT
1511
1512 /*
1513 * If we got here, and the command completed successfully,
1514 * we're about to go into bus free state.
1515 */
1516
1517 return len ? -1 : 0;
80d3eb6d
FT
1518
1519timeout:
1520 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
1521 return -1;
1da177e4
LT
1522}
1523
aff0cf9a
FT
1524/*
1525 * Function : int NCR5380_transfer_dma (struct Scsi_Host *instance,
594d4ba3 1526 * unsigned char *phase, int *count, unsigned char **data)
1da177e4
LT
1527 *
1528 * Purpose : transfers data in given phase using either real
594d4ba3 1529 * or pseudo DMA.
1da177e4 1530 *
aff0cf9a 1531 * Inputs : instance - instance of driver, *phase - pointer to
594d4ba3
FT
1532 * what phase is expected, *count - pointer to number of
1533 * bytes to transfer, **data - pointer to data pointer.
aff0cf9a 1534 *
1da177e4 1535 * Returns : -1 when different phase is entered without transferring
594d4ba3
FT
1536 * maximum number of bytes, 0 if all bytes or transferred or exit
1537 * is in same phase.
1da177e4 1538 *
594d4ba3 1539 * Also, *phase, *count, *data are modified in place.
1da177e4
LT
1540 */
1541
1542
0d2cf867
FT
1543static int NCR5380_transfer_dma(struct Scsi_Host *instance,
1544 unsigned char *phase, int *count,
1545 unsigned char **data)
1546{
1547 struct NCR5380_hostdata *hostdata = shost_priv(instance);
1da177e4
LT
1548 register int c = *count;
1549 register unsigned char p = *phase;
1550 register unsigned char *d = *data;
1551 unsigned char tmp;
8053b0ee 1552 int result = 0;
1da177e4 1553
1da177e4
LT
1554 if ((tmp = (NCR5380_read(STATUS_REG) & PHASE_MASK)) != p) {
1555 *phase = tmp;
1556 return -1;
1557 }
1da177e4 1558
8053b0ee 1559 hostdata->connected->SCp.phase = p;
1da177e4 1560
8053b0ee
FT
1561 if (p & SR_IO) {
1562 if (hostdata->read_overruns)
1563 c -= hostdata->read_overruns;
1564 else if (hostdata->flags & FLAG_DMA_FIXUP)
1565 --c;
1566 }
1da177e4 1567
8053b0ee
FT
1568 dsprintk(NDEBUG_DMA, instance, "initializing DMA %s: length %d, address %p\n",
1569 (p & SR_IO) ? "receive" : "send", c, d);
1da177e4 1570
e9db3198
FT
1571#ifdef CONFIG_SUN3
1572 /* send start chain */
1573 sun3scsi_dma_start(c, *data);
1574#endif
1575
8053b0ee
FT
1576 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(p));
1577 NCR5380_write(MODE_REG, MR_BASE | MR_DMA_MODE | MR_MONITOR_BSY |
1578 MR_ENABLE_EOP_INTR);
1579
1580 if (!(hostdata->flags & FLAG_LATE_DMA_SETUP)) {
1581 /* On the Medusa, it is a must to initialize the DMA before
1582 * starting the NCR. This is also the cleaner way for the TT.
1583 */
1584 if (p & SR_IO)
1585 result = NCR5380_dma_recv_setup(instance, d, c);
1586 else
1587 result = NCR5380_dma_send_setup(instance, d, c);
1588 }
1da177e4 1589
aff0cf9a 1590 /*
594d4ba3
FT
1591 * On the PAS16 at least I/O recovery delays are not needed here.
1592 * Everyone else seems to want them.
1da177e4
LT
1593 */
1594
1595 if (p & SR_IO) {
e9db3198 1596 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
e5d55d1a 1597 NCR5380_io_delay(1);
1da177e4
LT
1598 NCR5380_write(START_DMA_INITIATOR_RECEIVE_REG, 0);
1599 } else {
e5d55d1a 1600 NCR5380_io_delay(1);
1da177e4 1601 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_DATA);
e5d55d1a 1602 NCR5380_io_delay(1);
1da177e4 1603 NCR5380_write(START_DMA_SEND_REG, 0);
e5d55d1a 1604 NCR5380_io_delay(1);
1da177e4
LT
1605 }
1606
e9db3198
FT
1607#ifdef CONFIG_SUN3
1608#ifdef SUN3_SCSI_VME
1609 dregs->csr |= CSR_DMA_ENABLE;
1610#endif
1611 sun3_dma_active = 1;
1612#endif
1613
8053b0ee
FT
1614 if (hostdata->flags & FLAG_LATE_DMA_SETUP) {
1615 /* On the Falcon, the DMA setup must be done after the last
1616 * NCR access, else the DMA setup gets trashed!
1617 */
1618 if (p & SR_IO)
1619 result = NCR5380_dma_recv_setup(instance, d, c);
1620 else
1621 result = NCR5380_dma_send_setup(instance, d, c);
1622 }
1623
1624 /* On failure, NCR5380_dma_xxxx_setup() returns a negative int. */
1625 if (result < 0)
1626 return result;
1627
1628 /* For real DMA, result is the byte count. DMA interrupt is expected. */
1629 if (result > 0) {
1630 hostdata->dma_len = result;
1631 return 0;
1632 }
1633
1634 /* The result is zero iff pseudo DMA send/receive was completed. */
1635 hostdata->dma_len = c;
1636
1da177e4 1637/*
e4dec680 1638 * A note regarding the DMA errata workarounds for early NMOS silicon.
c16df32e
FT
1639 *
1640 * For DMA sends, we want to wait until the last byte has been
1641 * transferred out over the bus before we turn off DMA mode. Alas, there
1642 * seems to be no terribly good way of doing this on a 5380 under all
1643 * conditions. For non-scatter-gather operations, we can wait until REQ
1644 * and ACK both go false, or until a phase mismatch occurs. Gather-sends
1645 * are nastier, since the device will be expecting more data than we
1646 * are prepared to send it, and REQ will remain asserted. On a 53C8[01] we
1647 * could test Last Byte Sent to assure transfer (I imagine this is precisely
1648 * why this signal was added to the newer chips) but on the older 538[01]
1649 * this signal does not exist. The workaround for this lack is a watchdog;
1650 * we bail out of the wait-loop after a modest amount of wait-time if
1651 * the usual exit conditions are not met. Not a terribly clean or
1652 * correct solution :-%
1653 *
1654 * DMA receive is equally tricky due to a nasty characteristic of the NCR5380.
1655 * If the chip is in DMA receive mode, it will respond to a target's
1656 * REQ by latching the SCSI data into the INPUT DATA register and asserting
1657 * ACK, even if it has _already_ been notified by the DMA controller that
1658 * the current DMA transfer has completed! If the NCR5380 is then taken
1659 * out of DMA mode, this already-acknowledged byte is lost. This is
1660 * not a problem for "one DMA transfer per READ command", because
1661 * the situation will never arise... either all of the data is DMA'ed
1662 * properly, or the target switches to MESSAGE IN phase to signal a
1663 * disconnection (either operation bringing the DMA to a clean halt).
1664 * However, in order to handle scatter-receive, we must work around the
e4dec680 1665 * problem. The chosen fix is to DMA fewer bytes, then check for the
c16df32e
FT
1666 * condition before taking the NCR5380 out of DMA mode. One or two extra
1667 * bytes are transferred via PIO as necessary to fill out the original
1668 * request.
1da177e4
LT
1669 */
1670
8053b0ee
FT
1671 if (hostdata->flags & FLAG_DMA_FIXUP) {
1672 if (p & SR_IO) {
1da177e4 1673 /*
e4dec680 1674 * The workaround was to transfer fewer bytes than we
aff0cf9a 1675 * intended to with the pseudo-DMA read function, wait for
1da177e4
LT
1676 * the chip to latch the last byte, read it, and then disable
1677 * pseudo-DMA mode.
aff0cf9a 1678 *
1da177e4
LT
1679 * After REQ is asserted, the NCR5380 asserts DRQ and ACK.
1680 * REQ is deasserted when ACK is asserted, and not reasserted
1681 * until ACK goes false. Since the NCR5380 won't lower ACK
1682 * until DACK is asserted, which won't happen unless we twiddle
aff0cf9a
FT
1683 * the DMA port or we take the NCR5380 out of DMA mode, we
1684 * can guarantee that we won't handshake another extra
1da177e4
LT
1685 * byte.
1686 */
1687
55181be8
FT
1688 if (NCR5380_poll_politely(instance, BUS_AND_STATUS_REG,
1689 BASR_DRQ, BASR_DRQ, HZ) < 0) {
438af51c 1690 result = -1;
55181be8
FT
1691 shost_printk(KERN_ERR, instance, "PDMA read: DRQ timeout\n");
1692 }
1693 if (NCR5380_poll_politely(instance, STATUS_REG,
1694 SR_REQ, 0, HZ) < 0) {
438af51c 1695 result = -1;
55181be8 1696 shost_printk(KERN_ERR, instance, "PDMA read: !REQ timeout\n");
1da177e4 1697 }
8053b0ee
FT
1698 d[*count - 1] = NCR5380_read(INPUT_DATA_REG);
1699 } else {
1da177e4 1700 /*
aff0cf9a
FT
1701 * Wait for the last byte to be sent. If REQ is being asserted for
1702 * the byte we're interested, we'll ACK it and it will go false.
1da177e4 1703 */
55181be8
FT
1704 if (NCR5380_poll_politely2(instance,
1705 BUS_AND_STATUS_REG, BASR_DRQ, BASR_DRQ,
1706 BUS_AND_STATUS_REG, BASR_PHASE_MATCH, 0, HZ) < 0) {
438af51c 1707 result = -1;
55181be8 1708 shost_printk(KERN_ERR, instance, "PDMA write: DRQ and phase timeout\n");
1da177e4
LT
1709 }
1710 }
1da177e4 1711 }
8053b0ee
FT
1712
1713 NCR5380_dma_complete(instance);
438af51c 1714 return result;
1da177e4 1715}
1da177e4
LT
1716
1717/*
1718 * Function : NCR5380_information_transfer (struct Scsi_Host *instance)
1719 *
aff0cf9a 1720 * Purpose : run through the various SCSI phases and do as the target
594d4ba3
FT
1721 * directs us to. Operates on the currently connected command,
1722 * instance->connected.
1da177e4
LT
1723 *
1724 * Inputs : instance, instance for which we are doing commands
1725 *
aff0cf9a 1726 * Side effects : SCSI things happen, the disconnected queue will be
594d4ba3
FT
1727 * modified if a command disconnects, *instance->connected will
1728 * change.
1da177e4 1729 *
aff0cf9a 1730 * XXX Note : we need to watch for bus free or a reset condition here
594d4ba3 1731 * to recover from an unexpected bus free condition.
1da177e4
LT
1732 */
1733
0d2cf867
FT
1734static void NCR5380_information_transfer(struct Scsi_Host *instance)
1735{
e8a60144 1736 struct NCR5380_hostdata *hostdata = shost_priv(instance);
1da177e4
LT
1737 unsigned char msgout = NOP;
1738 int sink = 0;
1739 int len;
1da177e4 1740 int transfersize;
1da177e4
LT
1741 unsigned char *data;
1742 unsigned char phase, tmp, extended_msg[10], old_phase = 0xff;
11d2f63b 1743 struct scsi_cmnd *cmd;
1da177e4 1744
e9db3198
FT
1745#ifdef SUN3_SCSI_VME
1746 dregs->csr |= CSR_INTR;
1747#endif
1748
11d2f63b 1749 while ((cmd = hostdata->connected)) {
32b26a10
FT
1750 struct NCR5380_cmd *ncmd = scsi_cmd_priv(cmd);
1751
1da177e4
LT
1752 tmp = NCR5380_read(STATUS_REG);
1753 /* We only have a valid SCSI phase when REQ is asserted */
1754 if (tmp & SR_REQ) {
1755 phase = (tmp & PHASE_MASK);
1756 if (phase != old_phase) {
1757 old_phase = phase;
1758 NCR5380_dprint_phase(NDEBUG_INFORMATION, instance);
1759 }
e9db3198
FT
1760#ifdef CONFIG_SUN3
1761 if (phase == PHASE_CMDOUT) {
1762 void *d;
1763 unsigned long count;
1764
1765 if (!cmd->SCp.this_residual && cmd->SCp.buffers_residual) {
1766 count = cmd->SCp.buffer->length;
1767 d = sg_virt(cmd->SCp.buffer);
1768 } else {
1769 count = cmd->SCp.this_residual;
1770 d = cmd->SCp.ptr;
1771 }
1772
1773 if (sun3_dma_setup_done != cmd &&
1774 sun3scsi_dma_xfer_len(count, cmd) > 0) {
1775 sun3scsi_dma_setup(instance, d, count,
1776 rq_data_dir(cmd->request));
1777 sun3_dma_setup_done = cmd;
1778 }
1779#ifdef SUN3_SCSI_VME
1780 dregs->csr |= CSR_INTR;
1781#endif
1782 }
1783#endif /* CONFIG_SUN3 */
1784
1da177e4
LT
1785 if (sink && (phase != PHASE_MSGOUT)) {
1786 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(tmp));
1787
3d07d22b
FT
1788 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_ATN |
1789 ICR_ASSERT_ACK);
0d2cf867
FT
1790 while (NCR5380_read(STATUS_REG) & SR_REQ)
1791 ;
3d07d22b
FT
1792 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE |
1793 ICR_ASSERT_ATN);
1da177e4
LT
1794 sink = 0;
1795 continue;
1796 }
0d2cf867 1797
1da177e4 1798 switch (phase) {
1da177e4
LT
1799 case PHASE_DATAOUT:
1800#if (NDEBUG & NDEBUG_NO_DATAOUT)
6a6ff4ac 1801 shost_printk(KERN_DEBUG, instance, "NDEBUG_NO_DATAOUT set, attempted DATAOUT aborted\n");
1da177e4
LT
1802 sink = 1;
1803 do_abort(instance);
1804 cmd->result = DID_ERROR << 16;
677e0194 1805 complete_cmd(instance, cmd);
dc183965 1806 hostdata->connected = NULL;
1da177e4
LT
1807 return;
1808#endif
bf1a0c6f 1809 case PHASE_DATAIN:
aff0cf9a 1810 /*
1da177e4
LT
1811 * If there is no room left in the current buffer in the
1812 * scatter-gather list, move onto the next one.
1813 */
1814
1815 if (!cmd->SCp.this_residual && cmd->SCp.buffers_residual) {
1816 ++cmd->SCp.buffer;
1817 --cmd->SCp.buffers_residual;
1818 cmd->SCp.this_residual = cmd->SCp.buffer->length;
45711f1a 1819 cmd->SCp.ptr = sg_virt(cmd->SCp.buffer);
b746545f
FT
1820 dsprintk(NDEBUG_INFORMATION, instance, "%d bytes and %d buffers left\n",
1821 cmd->SCp.this_residual,
1822 cmd->SCp.buffers_residual);
1da177e4 1823 }
0d2cf867 1824
1da177e4 1825 /*
aff0cf9a 1826 * The preferred transfer method is going to be
1da177e4
LT
1827 * PSEUDO-DMA for systems that are strictly PIO,
1828 * since we can let the hardware do the handshaking.
1829 *
1830 * For this to work, we need to know the transfersize
1831 * ahead of time, since the pseudo-DMA code will sit
1832 * in an unconditional loop.
1833 */
1834
ff3d4578 1835 transfersize = 0;
7e9ec8d9 1836 if (!cmd->device->borken)
ff3d4578
FT
1837 transfersize = NCR5380_dma_xfer_len(instance, cmd, phase);
1838
438af51c 1839 if (transfersize > 0) {
1da177e4 1840 len = transfersize;
0d2cf867
FT
1841 if (NCR5380_transfer_dma(instance, &phase,
1842 &len, (unsigned char **)&cmd->SCp.ptr)) {
1da177e4 1843 /*
0d2cf867
FT
1844 * If the watchdog timer fires, all future
1845 * accesses to this device will use the
1846 * polled-IO.
1da177e4 1847 */
017560fc 1848 scmd_printk(KERN_INFO, cmd,
0d2cf867 1849 "switching to slow handshake\n");
1da177e4 1850 cmd->device->borken = 1;
1da177e4
LT
1851 sink = 1;
1852 do_abort(instance);
1853 cmd->result = DID_ERROR << 16;
1da177e4 1854 /* XXX - need to source or sink data here, as appropriate */
8053b0ee 1855 }
f825e40b 1856 } else {
1678847e
FT
1857 /* Break up transfer into 3 ms chunks,
1858 * presuming 6 accesses per handshake.
1859 */
1860 transfersize = min((unsigned long)cmd->SCp.this_residual,
1861 hostdata->accesses_per_ms / 2);
1862 len = transfersize;
1863 NCR5380_transfer_pio(instance, &phase, &len,
3d07d22b 1864 (unsigned char **)&cmd->SCp.ptr);
1678847e 1865 cmd->SCp.this_residual -= transfersize - len;
11d2f63b 1866 }
e9db3198
FT
1867#ifdef CONFIG_SUN3
1868 if (sun3_dma_setup_done == cmd)
1869 sun3_dma_setup_done = NULL;
1870#endif
1678847e 1871 return;
1da177e4
LT
1872 case PHASE_MSGIN:
1873 len = 1;
1874 data = &tmp;
1875 NCR5380_transfer_pio(instance, &phase, &len, &data);
1876 cmd->SCp.Message = tmp;
1877
1878 switch (tmp) {
1da177e4
LT
1879 case ABORT:
1880 case COMMAND_COMPLETE:
1881 /* Accept message by clearing ACK */
1882 sink = 1;
1883 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
0d3d9a42
FT
1884 dsprintk(NDEBUG_QUEUES, instance,
1885 "COMMAND COMPLETE %p target %d lun %llu\n",
1886 cmd, scmd_id(cmd), cmd->device->lun);
1887
1da177e4 1888 hostdata->connected = NULL;
1da177e4 1889
f27db8eb
FT
1890 cmd->result &= ~0xffff;
1891 cmd->result |= cmd->SCp.Status;
1892 cmd->result |= cmd->SCp.Message << 8;
28424d3a 1893
f27db8eb 1894 if (cmd->cmnd[0] == REQUEST_SENSE)
677e0194 1895 complete_cmd(instance, cmd);
f27db8eb
FT
1896 else {
1897 if (cmd->SCp.Status == SAM_STAT_CHECK_CONDITION ||
1898 cmd->SCp.Status == SAM_STAT_COMMAND_TERMINATED) {
1899 dsprintk(NDEBUG_QUEUES, instance, "autosense: adding cmd %p to tail of autosense queue\n",
1900 cmd);
1901 list_add_tail(&ncmd->list,
1902 &hostdata->autosense);
1903 } else
1904 complete_cmd(instance, cmd);
1da177e4
LT
1905 }
1906
aff0cf9a
FT
1907 /*
1908 * Restore phase bits to 0 so an interrupted selection,
1da177e4
LT
1909 * arbitration can resume.
1910 */
1911 NCR5380_write(TARGET_COMMAND_REG, 0);
72064a78
FT
1912
1913 /* Enable reselect interrupts */
1914 NCR5380_write(SELECT_ENABLE_REG, hostdata->id_mask);
52d3e561
FT
1915
1916 maybe_release_dma_irq(instance);
1da177e4
LT
1917 return;
1918 case MESSAGE_REJECT:
1919 /* Accept message by clearing ACK */
1920 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
1921 switch (hostdata->last_message) {
1922 case HEAD_OF_QUEUE_TAG:
1923 case ORDERED_QUEUE_TAG:
1924 case SIMPLE_QUEUE_TAG:
1925 cmd->device->simple_tags = 0;
9cb78c16 1926 hostdata->busy[cmd->device->id] |= (1 << (cmd->device->lun & 0xFF));
1da177e4
LT
1927 break;
1928 default:
1929 break;
1930 }
340b9612 1931 break;
0d2cf867
FT
1932 case DISCONNECT:
1933 /* Accept message by clearing ACK */
1934 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
1935 hostdata->connected = NULL;
1936 list_add(&ncmd->list, &hostdata->disconnected);
1937 dsprintk(NDEBUG_INFORMATION | NDEBUG_QUEUES,
1938 instance, "connected command %p for target %d lun %llu moved to disconnected queue\n",
1939 cmd, scmd_id(cmd), cmd->device->lun);
0d3d9a42 1940
0d2cf867
FT
1941 /*
1942 * Restore phase bits to 0 so an interrupted selection,
1943 * arbitration can resume.
1944 */
1945 NCR5380_write(TARGET_COMMAND_REG, 0);
1da177e4 1946
0d2cf867
FT
1947 /* Enable reselect interrupts */
1948 NCR5380_write(SELECT_ENABLE_REG, hostdata->id_mask);
e9db3198
FT
1949#ifdef SUN3_SCSI_VME
1950 dregs->csr |= CSR_DMA_ENABLE;
1951#endif
0d2cf867 1952 return;
aff0cf9a 1953 /*
1da177e4 1954 * The SCSI data pointer is *IMPLICITLY* saved on a disconnect
aff0cf9a 1955 * operation, in violation of the SCSI spec so we can safely
1da177e4
LT
1956 * ignore SAVE/RESTORE pointers calls.
1957 *
aff0cf9a 1958 * Unfortunately, some disks violate the SCSI spec and
1da177e4 1959 * don't issue the required SAVE_POINTERS message before
aff0cf9a 1960 * disconnecting, and we have to break spec to remain
1da177e4
LT
1961 * compatible.
1962 */
1963 case SAVE_POINTERS:
1964 case RESTORE_POINTERS:
1965 /* Accept message by clearing ACK */
1966 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
1967 break;
1968 case EXTENDED_MESSAGE:
c16df32e
FT
1969 /*
1970 * Start the message buffer with the EXTENDED_MESSAGE
1971 * byte, since spi_print_msg() wants the whole thing.
1972 */
1da177e4
LT
1973 extended_msg[0] = EXTENDED_MESSAGE;
1974 /* Accept first byte by clearing ACK */
1975 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
11d2f63b
FT
1976
1977 spin_unlock_irq(&hostdata->lock);
1978
b746545f 1979 dsprintk(NDEBUG_EXTENDED, instance, "receiving extended message\n");
1da177e4
LT
1980
1981 len = 2;
1982 data = extended_msg + 1;
1983 phase = PHASE_MSGIN;
1984 NCR5380_transfer_pio(instance, &phase, &len, &data);
b746545f
FT
1985 dsprintk(NDEBUG_EXTENDED, instance, "length %d, code 0x%02x\n",
1986 (int)extended_msg[1],
1987 (int)extended_msg[2]);
1da177e4 1988
e0783ed3
FT
1989 if (!len && extended_msg[1] > 0 &&
1990 extended_msg[1] <= sizeof(extended_msg) - 2) {
1da177e4
LT
1991 /* Accept third byte by clearing ACK */
1992 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
1993 len = extended_msg[1] - 1;
1994 data = extended_msg + 3;
1995 phase = PHASE_MSGIN;
1996
1997 NCR5380_transfer_pio(instance, &phase, &len, &data);
b746545f
FT
1998 dsprintk(NDEBUG_EXTENDED, instance, "message received, residual %d\n",
1999 len);
1da177e4
LT
2000
2001 switch (extended_msg[2]) {
2002 case EXTENDED_SDTR:
2003 case EXTENDED_WDTR:
2004 case EXTENDED_MODIFY_DATA_POINTER:
2005 case EXTENDED_EXTENDED_IDENTIFY:
2006 tmp = 0;
2007 }
2008 } else if (len) {
6a6ff4ac 2009 shost_printk(KERN_ERR, instance, "error receiving extended message\n");
1da177e4
LT
2010 tmp = 0;
2011 } else {
6a6ff4ac
FT
2012 shost_printk(KERN_NOTICE, instance, "extended message code %02x length %d is too long\n",
2013 extended_msg[2], extended_msg[1]);
1da177e4
LT
2014 tmp = 0;
2015 }
11d2f63b
FT
2016
2017 spin_lock_irq(&hostdata->lock);
2018 if (!hostdata->connected)
2019 return;
2020
1da177e4
LT
2021 /* Fall through to reject message */
2022
aff0cf9a
FT
2023 /*
2024 * If we get something weird that we aren't expecting,
1da177e4
LT
2025 * reject it.
2026 */
2027 default:
2028 if (!tmp) {
6a6ff4ac 2029 shost_printk(KERN_ERR, instance, "rejecting message ");
1abfd370 2030 spi_print_msg(extended_msg);
1da177e4
LT
2031 printk("\n");
2032 } else if (tmp != EXTENDED_MESSAGE)
017560fc 2033 scmd_printk(KERN_INFO, cmd,
0d2cf867
FT
2034 "rejecting unknown message %02x\n",
2035 tmp);
1da177e4 2036 else
017560fc 2037 scmd_printk(KERN_INFO, cmd,
0d2cf867
FT
2038 "rejecting unknown extended message code %02x, length %d\n",
2039 extended_msg[1], extended_msg[0]);
1da177e4
LT
2040
2041 msgout = MESSAGE_REJECT;
2042 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_ATN);
2043 break;
0d2cf867 2044 } /* switch (tmp) */
1da177e4
LT
2045 break;
2046 case PHASE_MSGOUT:
2047 len = 1;
2048 data = &msgout;
2049 hostdata->last_message = msgout;
2050 NCR5380_transfer_pio(instance, &phase, &len, &data);
2051 if (msgout == ABORT) {
1da177e4
LT
2052 hostdata->connected = NULL;
2053 cmd->result = DID_ERROR << 16;
677e0194 2054 complete_cmd(instance, cmd);
52d3e561 2055 maybe_release_dma_irq(instance);
1da177e4
LT
2056 NCR5380_write(SELECT_ENABLE_REG, hostdata->id_mask);
2057 return;
2058 }
2059 msgout = NOP;
2060 break;
2061 case PHASE_CMDOUT:
2062 len = cmd->cmd_len;
2063 data = cmd->cmnd;
aff0cf9a
FT
2064 /*
2065 * XXX for performance reasons, on machines with a
2066 * PSEUDO-DMA architecture we should probably
2067 * use the dma transfer function.
1da177e4
LT
2068 */
2069 NCR5380_transfer_pio(instance, &phase, &len, &data);
1da177e4
LT
2070 break;
2071 case PHASE_STATIN:
2072 len = 1;
2073 data = &tmp;
2074 NCR5380_transfer_pio(instance, &phase, &len, &data);
2075 cmd->SCp.Status = tmp;
2076 break;
2077 default:
6a6ff4ac 2078 shost_printk(KERN_ERR, instance, "unknown phase\n");
4dde8f7d 2079 NCR5380_dprint(NDEBUG_ANY, instance);
0d2cf867 2080 } /* switch(phase) */
686f3990 2081 } else {
11d2f63b 2082 spin_unlock_irq(&hostdata->lock);
686f3990 2083 NCR5380_poll_politely(instance, STATUS_REG, SR_REQ, SR_REQ, HZ);
11d2f63b 2084 spin_lock_irq(&hostdata->lock);
1da177e4 2085 }
11d2f63b 2086 }
1da177e4
LT
2087}
2088
2089/*
2090 * Function : void NCR5380_reselect (struct Scsi_Host *instance)
2091 *
aff0cf9a 2092 * Purpose : does reselection, initializing the instance->connected
594d4ba3
FT
2093 * field to point to the scsi_cmnd for which the I_T_L or I_T_L_Q
2094 * nexus has been reestablished,
aff0cf9a 2095 *
1da177e4 2096 * Inputs : instance - this instance of the NCR5380.
1da177e4
LT
2097 */
2098
0d2cf867
FT
2099static void NCR5380_reselect(struct Scsi_Host *instance)
2100{
e8a60144 2101 struct NCR5380_hostdata *hostdata = shost_priv(instance);
1da177e4 2102 unsigned char target_mask;
e9db3198 2103 unsigned char lun;
1da177e4 2104 unsigned char msg[3];
32b26a10
FT
2105 struct NCR5380_cmd *ncmd;
2106 struct scsi_cmnd *tmp;
1da177e4
LT
2107
2108 /*
2109 * Disable arbitration, etc. since the host adapter obviously
2110 * lost, and tell an interrupted NCR5380_select() to restart.
2111 */
2112
2113 NCR5380_write(MODE_REG, MR_BASE);
1da177e4
LT
2114
2115 target_mask = NCR5380_read(CURRENT_SCSI_DATA_REG) & ~(hostdata->id_mask);
b746545f
FT
2116
2117 dsprintk(NDEBUG_RESELECTION, instance, "reselect\n");
1da177e4 2118
aff0cf9a 2119 /*
1da177e4
LT
2120 * At this point, we have detected that our SCSI ID is on the bus,
2121 * SEL is true and BSY was false for at least one bus settle delay
2122 * (400 ns).
2123 *
2124 * We must assert BSY ourselves, until the target drops the SEL
2125 * signal.
2126 */
2127
2128 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_BSY);
72064a78
FT
2129 if (NCR5380_poll_politely(instance,
2130 STATUS_REG, SR_SEL, 0, 2 * HZ) < 0) {
2131 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
2132 return;
2133 }
1da177e4
LT
2134 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
2135
2136 /*
2137 * Wait for target to go into MSGIN.
1da177e4
LT
2138 */
2139
1cc160e1 2140 if (NCR5380_poll_politely(instance,
72064a78
FT
2141 STATUS_REG, SR_REQ, SR_REQ, 2 * HZ) < 0) {
2142 do_abort(instance);
2143 return;
2144 }
1da177e4 2145
e9db3198
FT
2146#ifdef CONFIG_SUN3
2147 /* acknowledge toggle to MSGIN */
2148 NCR5380_write(TARGET_COMMAND_REG, PHASE_SR_TO_TCR(PHASE_MSGIN));
1da177e4 2149
e9db3198
FT
2150 /* peek at the byte without really hitting the bus */
2151 msg[0] = NCR5380_read(CURRENT_SCSI_DATA_REG);
2152#else
2153 {
2154 int len = 1;
2155 unsigned char *data = msg;
2156 unsigned char phase = PHASE_MSGIN;
2157
2158 NCR5380_transfer_pio(instance, &phase, &len, &data);
2159
2160 if (len) {
2161 do_abort(instance);
2162 return;
2163 }
72064a78 2164 }
e9db3198 2165#endif /* CONFIG_SUN3 */
72064a78 2166
1da177e4 2167 if (!(msg[0] & 0x80)) {
72064a78 2168 shost_printk(KERN_ERR, instance, "expecting IDENTIFY message, got ");
1abfd370 2169 spi_print_msg(msg);
72064a78
FT
2170 printk("\n");
2171 do_abort(instance);
2172 return;
2173 }
2174 lun = msg[0] & 0x07;
1da177e4 2175
72064a78
FT
2176 /*
2177 * We need to add code for SCSI-II to track which devices have
2178 * I_T_L_Q nexuses established, and which have simple I_T_L
2179 * nexuses so we can chose to do additional data transfer.
2180 */
1da177e4 2181
72064a78
FT
2182 /*
2183 * Find the command corresponding to the I_T_L or I_T_L_Q nexus we
2184 * just reestablished, and remove it from the disconnected queue.
2185 */
1da177e4 2186
32b26a10
FT
2187 tmp = NULL;
2188 list_for_each_entry(ncmd, &hostdata->disconnected, list) {
2189 struct scsi_cmnd *cmd = NCR5380_to_scmd(ncmd);
2190
2191 if (target_mask == (1 << scmd_id(cmd)) &&
2192 lun == (u8)cmd->device->lun) {
2193 list_del(&ncmd->list);
2194 tmp = cmd;
72064a78 2195 break;
1da177e4
LT
2196 }
2197 }
0d3d9a42
FT
2198
2199 if (tmp) {
2200 dsprintk(NDEBUG_RESELECTION | NDEBUG_QUEUES, instance,
2201 "reselect: removed %p from disconnected queue\n", tmp);
2202 } else {
72064a78
FT
2203 shost_printk(KERN_ERR, instance, "target bitmask 0x%02x lun %d not in disconnected queue.\n",
2204 target_mask, lun);
2205 /*
0d2cf867
FT
2206 * Since we have an established nexus that we can't do anything
2207 * with, we must abort it.
72064a78 2208 */
1da177e4 2209 do_abort(instance);
72064a78 2210 return;
1da177e4 2211 }
72064a78 2212
e9db3198
FT
2213#ifdef CONFIG_SUN3
2214 {
2215 void *d;
2216 unsigned long count;
2217
2218 if (!tmp->SCp.this_residual && tmp->SCp.buffers_residual) {
2219 count = tmp->SCp.buffer->length;
2220 d = sg_virt(tmp->SCp.buffer);
2221 } else {
2222 count = tmp->SCp.this_residual;
2223 d = tmp->SCp.ptr;
2224 }
2225
2226 if (sun3_dma_setup_done != tmp &&
2227 sun3scsi_dma_xfer_len(count, tmp) > 0) {
2228 sun3scsi_dma_setup(instance, d, count,
2229 rq_data_dir(tmp->request));
2230 sun3_dma_setup_done = tmp;
2231 }
2232 }
2233
2234 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE | ICR_ASSERT_ACK);
2235#endif /* CONFIG_SUN3 */
2236
72064a78
FT
2237 /* Accept message by clearing ACK */
2238 NCR5380_write(INITIATOR_COMMAND_REG, ICR_BASE);
2239
2240 hostdata->connected = tmp;
c4ec6f92
FT
2241 dsprintk(NDEBUG_RESELECTION, instance, "nexus established, target %d, lun %llu\n",
2242 scmd_id(tmp), tmp->device->lun);
1da177e4
LT
2243}
2244
8b00c3d5
FT
2245/**
2246 * list_find_cmd - test for presence of a command in a linked list
2247 * @haystack: list of commands
2248 * @needle: command to search for
2249 */
2250
2251static bool list_find_cmd(struct list_head *haystack,
2252 struct scsi_cmnd *needle)
2253{
2254 struct NCR5380_cmd *ncmd;
2255
2256 list_for_each_entry(ncmd, haystack, list)
2257 if (NCR5380_to_scmd(ncmd) == needle)
2258 return true;
2259 return false;
2260}
2261
2262/**
2263 * list_remove_cmd - remove a command from linked list
2264 * @haystack: list of commands
2265 * @needle: command to remove
2266 */
2267
2268static bool list_del_cmd(struct list_head *haystack,
2269 struct scsi_cmnd *needle)
2270{
2271 if (list_find_cmd(haystack, needle)) {
2272 struct NCR5380_cmd *ncmd = scsi_cmd_priv(needle);
2273
2274 list_del(&ncmd->list);
2275 return true;
2276 }
2277 return false;
2278}
2279
2280/**
2281 * NCR5380_abort - scsi host eh_abort_handler() method
2282 * @cmd: the command to be aborted
2283 *
2284 * Try to abort a given command by removing it from queues and/or sending
2285 * the target an abort message. This may not succeed in causing a target
2286 * to abort the command. Nonetheless, the low-level driver must forget about
2287 * the command because the mid-layer reclaims it and it may be re-issued.
2288 *
2289 * The normal path taken by a command is as follows. For EH we trace this
2290 * same path to locate and abort the command.
2291 *
2292 * unissued -> selecting -> [unissued -> selecting ->]... connected ->
2293 * [disconnected -> connected ->]...
2294 * [autosense -> connected ->] done
2295 *
8b00c3d5
FT
2296 * If cmd was not found at all then presumably it has already been completed,
2297 * in which case return SUCCESS to try to avoid further EH measures.
dc183965 2298 *
8b00c3d5 2299 * If the command has not completed yet, we must not fail to find it.
dc183965
FT
2300 * We have no option but to forget the aborted command (even if it still
2301 * lacks sense data). The mid-layer may re-issue a command that is in error
2302 * recovery (see scsi_send_eh_cmnd), but the logic and data structures in
2303 * this driver are such that a command can appear on one queue only.
71a00593
FT
2304 *
2305 * The lock protects driver data structures, but EH handlers also use it
2306 * to serialize their own execution and prevent their own re-entry.
1da177e4
LT
2307 */
2308
710ddd0d
FT
2309static int NCR5380_abort(struct scsi_cmnd *cmd)
2310{
1da177e4 2311 struct Scsi_Host *instance = cmd->device->host;
e8a60144 2312 struct NCR5380_hostdata *hostdata = shost_priv(instance);
11d2f63b 2313 unsigned long flags;
8b00c3d5 2314 int result = SUCCESS;
1fa6b5fb 2315
11d2f63b
FT
2316 spin_lock_irqsave(&hostdata->lock, flags);
2317
32b26a10 2318#if (NDEBUG & NDEBUG_ANY)
8b00c3d5 2319 scmd_printk(KERN_INFO, cmd, __func__);
32b26a10 2320#endif
e5c3fddf
FT
2321 NCR5380_dprint(NDEBUG_ANY, instance);
2322 NCR5380_dprint_phase(NDEBUG_ANY, instance);
1da177e4 2323
8b00c3d5
FT
2324 if (list_del_cmd(&hostdata->unissued, cmd)) {
2325 dsprintk(NDEBUG_ABORT, instance,
2326 "abort: removed %p from issue queue\n", cmd);
2327 cmd->result = DID_ABORT << 16;
2328 cmd->scsi_done(cmd); /* No tag or busy flag to worry about */
dc183965 2329 goto out;
8b00c3d5
FT
2330 }
2331
707d62b3
FT
2332 if (hostdata->selecting == cmd) {
2333 dsprintk(NDEBUG_ABORT, instance,
2334 "abort: cmd %p == selecting\n", cmd);
2335 hostdata->selecting = NULL;
2336 cmd->result = DID_ABORT << 16;
2337 complete_cmd(instance, cmd);
2338 goto out;
2339 }
2340
8b00c3d5
FT
2341 if (list_del_cmd(&hostdata->disconnected, cmd)) {
2342 dsprintk(NDEBUG_ABORT, instance,
2343 "abort: removed %p from disconnected list\n", cmd);
71a00593
FT
2344 /* Can't call NCR5380_select() and send ABORT because that
2345 * means releasing the lock. Need a bus reset.
2346 */
dc183965
FT
2347 set_host_byte(cmd, DID_ERROR);
2348 complete_cmd(instance, cmd);
71a00593
FT
2349 result = FAILED;
2350 goto out;
8b00c3d5
FT
2351 }
2352
2353 if (hostdata->connected == cmd) {
2354 dsprintk(NDEBUG_ABORT, instance, "abort: cmd %p is connected\n", cmd);
2355 hostdata->connected = NULL;
8b00c3d5 2356 hostdata->dma_len = 0;
8b00c3d5
FT
2357 if (do_abort(instance)) {
2358 set_host_byte(cmd, DID_ERROR);
2359 complete_cmd(instance, cmd);
2360 result = FAILED;
2361 goto out;
2362 }
2363 set_host_byte(cmd, DID_ABORT);
dc183965
FT
2364 complete_cmd(instance, cmd);
2365 goto out;
2366 }
2367
2368 if (list_del_cmd(&hostdata->autosense, cmd)) {
2369 dsprintk(NDEBUG_ABORT, instance,
2370 "abort: removed %p from sense queue\n", cmd);
2371 set_host_byte(cmd, DID_ERROR);
8b00c3d5
FT
2372 complete_cmd(instance, cmd);
2373 }
2374
2375out:
2376 if (result == FAILED)
2377 dsprintk(NDEBUG_ABORT, instance, "abort: failed to abort %p\n", cmd);
2378 else
2379 dsprintk(NDEBUG_ABORT, instance, "abort: successfully aborted %p\n", cmd);
2380
2381 queue_work(hostdata->work_q, &hostdata->main_task);
52d3e561 2382 maybe_release_dma_irq(instance);
11d2f63b 2383 spin_unlock_irqrestore(&hostdata->lock, flags);
32b26a10 2384
8b00c3d5 2385 return result;
1da177e4
LT
2386}
2387
2388
3be1b3ea
FT
2389/**
2390 * NCR5380_bus_reset - reset the SCSI bus
2391 * @cmd: SCSI command undergoing EH
1da177e4 2392 *
3be1b3ea 2393 * Returns SUCCESS
1da177e4
LT
2394 */
2395
710ddd0d 2396static int NCR5380_bus_reset(struct scsi_cmnd *cmd)
68b3aa7c
JG
2397{
2398 struct Scsi_Host *instance = cmd->device->host;
11d2f63b 2399 struct NCR5380_hostdata *hostdata = shost_priv(instance);
62717f53 2400 int i;
11d2f63b 2401 unsigned long flags;
62717f53 2402 struct NCR5380_cmd *ncmd;
68b3aa7c 2403
11d2f63b 2404 spin_lock_irqsave(&hostdata->lock, flags);
3be1b3ea
FT
2405
2406#if (NDEBUG & NDEBUG_ANY)
62717f53 2407 scmd_printk(KERN_INFO, cmd, __func__);
3be1b3ea 2408#endif
e5c3fddf
FT
2409 NCR5380_dprint(NDEBUG_ANY, instance);
2410 NCR5380_dprint_phase(NDEBUG_ANY, instance);
68b3aa7c 2411
68b3aa7c 2412 do_reset(instance);
3be1b3ea 2413
62717f53
FT
2414 /* reset NCR registers */
2415 NCR5380_write(MODE_REG, MR_BASE);
2416 NCR5380_write(TARGET_COMMAND_REG, 0);
2417 NCR5380_write(SELECT_ENABLE_REG, 0);
2418
2419 /* After the reset, there are no more connected or disconnected commands
2420 * and no busy units; so clear the low-level status here to avoid
2421 * conflicts when the mid-level code tries to wake up the affected
2422 * commands!
2423 */
2424
1884c283
FT
2425 if (list_del_cmd(&hostdata->unissued, cmd)) {
2426 cmd->result = DID_RESET << 16;
2427 cmd->scsi_done(cmd);
2428 }
2429
2430 if (hostdata->selecting) {
2431 hostdata->selecting->result = DID_RESET << 16;
2432 complete_cmd(instance, hostdata->selecting);
2433 hostdata->selecting = NULL;
2434 }
62717f53
FT
2435
2436 list_for_each_entry(ncmd, &hostdata->disconnected, list) {
2437 struct scsi_cmnd *cmd = NCR5380_to_scmd(ncmd);
2438
2439 set_host_byte(cmd, DID_RESET);
2440 cmd->scsi_done(cmd);
2441 }
1884c283 2442 INIT_LIST_HEAD(&hostdata->disconnected);
62717f53
FT
2443
2444 list_for_each_entry(ncmd, &hostdata->autosense, list) {
2445 struct scsi_cmnd *cmd = NCR5380_to_scmd(ncmd);
2446
2447 set_host_byte(cmd, DID_RESET);
2448 cmd->scsi_done(cmd);
2449 }
1884c283 2450 INIT_LIST_HEAD(&hostdata->autosense);
62717f53
FT
2451
2452 if (hostdata->connected) {
2453 set_host_byte(hostdata->connected, DID_RESET);
2454 complete_cmd(instance, hostdata->connected);
2455 hostdata->connected = NULL;
2456 }
2457
62717f53
FT
2458 for (i = 0; i < 8; ++i)
2459 hostdata->busy[i] = 0;
62717f53 2460 hostdata->dma_len = 0;
62717f53
FT
2461
2462 queue_work(hostdata->work_q, &hostdata->main_task);
52d3e561 2463 maybe_release_dma_irq(instance);
11d2f63b 2464 spin_unlock_irqrestore(&hostdata->lock, flags);
1da177e4 2465
1da177e4
LT
2466 return SUCCESS;
2467}
This page took 1.17544 seconds and 5 git commands to generate.