projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net
[deliverable/linux.git] / drivers / scsi / aic7xxx / aic79xx_osm.h
CommitLineData
1da177e4
LT		 1/*
2 * Adaptec AIC79xx device driver for Linux.
3 *
4 * Copyright (c) 2000-2001 Adaptec Inc.
5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions, and the following disclaimer,
12 * without modification.
13 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
14 * substantially similar to the "NO WARRANTY" disclaimer below
15 * ("Disclaimer") and any redistribution must be conditioned upon
16 * including a substantially similar Disclaimer requirement for further
17 * binary redistribution.
18 * 3. Neither the names of the above-listed copyright holders nor the names
19 * of any contributors may be used to endorse or promote products derived
20 * from this software without specific prior written permission.
21 *
22 * Alternatively, this software may be distributed under the terms of the
23 * GNU General Public License ("GPL") version 2 as published by the Free
24 * Software Foundation.
25 *
26 * NO WARRANTY
27 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
30 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
31 * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
32 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
33 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
34 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
35 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
36 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
37 * POSSIBILITY OF SUCH DAMAGES.
38 *
53467e63 39 * $Id: //depot/aic7xxx/linux/drivers/scsi/aic7xxx/aic79xx_osm.h#166 $
1da177e4
LT		 40 *
41 */
42#ifndef _AIC79XX_LINUX_H_
43#define _AIC79XX_LINUX_H_
44
45#include <linux/types.h>
46#include <linux/blkdev.h>
47#include <linux/delay.h>
48#include <linux/ioport.h>
49#include <linux/pci.h>
73a25462 50#include <linux/interrupt.h>
1da177e4 51#include <linux/module.h>
73a25462 52#include <linux/slab.h>
1da177e4
LT		 53#include <asm/byteorder.h>
54#include <asm/io.h>
55
73a25462
HR		 56#include <scsi/scsi.h>
57#include <scsi/scsi_cmnd.h>
58#include <scsi/scsi_eh.h>
59#include <scsi/scsi_device.h>
60#include <scsi/scsi_host.h>
61#include <scsi/scsi_tcq.h>
62#include <scsi/scsi_transport.h>
63#include <scsi/scsi_transport_spi.h>
1da177e4
LT		 64
65/* Core SCSI definitions */
66#define AIC_LIB_PREFIX ahd
1da177e4 67
1da177e4
LT		 68#include "cam.h"
69#include "queue.h"
70#include "scsi_message.h"
71#include "scsi_iu.h"
72#include "aiclib.h"
73
74/*********************************** Debugging ********************************/
75#ifdef CONFIG_AIC79XX_DEBUG_ENABLE
76#ifdef CONFIG_AIC79XX_DEBUG_MASK
77#define AHD_DEBUG 1
78#define AHD_DEBUG_OPTS CONFIG_AIC79XX_DEBUG_MASK
79#else
80/*
81 * Compile in debugging code, but do not enable any printfs.
82 */
83#define AHD_DEBUG 1
84#define AHD_DEBUG_OPTS 0
85#endif
86/* No debugging code. */
87#endif
88
89/********************************** Misc Macros *******************************/
1da177e4
LT		 90#define powerof2(x) ((((x)-1)&(x))==0)
91
92/************************* Forward Declarations *******************************/
93struct ahd_softc;
94typedef struct pci_dev *ahd_dev_softc_t;
73a25462 95typedef struct scsi_cmnd *ahd_io_ctx_t;
1da177e4
LT		 96
97/******************************* Byte Order ***********************************/
98#define ahd_htobe16(x) cpu_to_be16(x)
99#define ahd_htobe32(x) cpu_to_be32(x)
100#define ahd_htobe64(x) cpu_to_be64(x)
101#define ahd_htole16(x) cpu_to_le16(x)
102#define ahd_htole32(x) cpu_to_le32(x)
103#define ahd_htole64(x) cpu_to_le64(x)
104
105#define ahd_be16toh(x) be16_to_cpu(x)
106#define ahd_be32toh(x) be32_to_cpu(x)
107#define ahd_be64toh(x) be64_to_cpu(x)
108#define ahd_le16toh(x) le16_to_cpu(x)
109#define ahd_le32toh(x) le32_to_cpu(x)
110#define ahd_le64toh(x) le64_to_cpu(x)
111
1da177e4
LT		 112/************************* Configuration Data *********************************/
113extern uint32_t aic79xx_allow_memio;
73a25462 114extern struct scsi_host_template aic79xx_driver_template;
1da177e4
LT		 115
116/***************************** Bus Space/DMA **********************************/
117
118typedef uint32_t bus_size_t;
119
120typedef enum {
121 BUS_SPACE_MEMIO,
122 BUS_SPACE_PIO
123} bus_space_tag_t;
124
125typedef union {
126 u_long ioport;
127 volatile uint8_t __iomem *maddr;
128} bus_space_handle_t;
129
130typedef struct bus_dma_segment
131{
132 dma_addr_t ds_addr;
133 bus_size_t ds_len;
134} bus_dma_segment_t;
135
136struct ahd_linux_dma_tag
137{
138 bus_size_t alignment;
139 bus_size_t boundary;
140 bus_size_t maxsize;
141};
142typedef struct ahd_linux_dma_tag* bus_dma_tag_t;
143
73a25462 144typedef dma_addr_t bus_dmamap_t;
1da177e4
LT		 145
146typedef int bus_dma_filter_t(void*, dma_addr_t);
147typedef void bus_dmamap_callback_t(void *, bus_dma_segment_t *, int, int);
148
149#define BUS_DMA_WAITOK 0x0
150#define BUS_DMA_NOWAIT 0x1
151#define BUS_DMA_ALLOCNOW 0x2
152#define BUS_DMA_LOAD_SEGS 0x4 /*
153 * Argument is an S/G list not
154 * a single buffer.
155 */
156
157#define BUS_SPACE_MAXADDR 0xFFFFFFFF
158#define BUS_SPACE_MAXADDR_32BIT 0xFFFFFFFF
159#define BUS_SPACE_MAXSIZE_32BIT 0xFFFFFFFF
160
161int ahd_dma_tag_create(struct ahd_softc *, bus_dma_tag_t /*parent*/,
162 bus_size_t /*alignment*/, bus_size_t /*boundary*/,
163 dma_addr_t /*lowaddr*/, dma_addr_t /*highaddr*/,
164 bus_dma_filter_t*/*filter*/, void */*filterarg*/,
165 bus_size_t /*maxsize*/, int /*nsegments*/,
166 bus_size_t /*maxsegsz*/, int /*flags*/,
167 bus_dma_tag_t */*dma_tagp*/);
168
169void ahd_dma_tag_destroy(struct ahd_softc *, bus_dma_tag_t /*tag*/);
170
171int ahd_dmamem_alloc(struct ahd_softc *, bus_dma_tag_t /*dmat*/,
172 void** /*vaddr*/, int /*flags*/,
173 bus_dmamap_t* /*mapp*/);
174
175void ahd_dmamem_free(struct ahd_softc *, bus_dma_tag_t /*dmat*/,
176 void* /*vaddr*/, bus_dmamap_t /*map*/);
177
178void ahd_dmamap_destroy(struct ahd_softc *, bus_dma_tag_t /*tag*/,
179 bus_dmamap_t /*map*/);
180
181int ahd_dmamap_load(struct ahd_softc *ahd, bus_dma_tag_t /*dmat*/,
182 bus_dmamap_t /*map*/, void * /*buf*/,
183 bus_size_t /*buflen*/, bus_dmamap_callback_t *,
184 void */*callback_arg*/, int /*flags*/);
185
186int ahd_dmamap_unload(struct ahd_softc *, bus_dma_tag_t, bus_dmamap_t);
187
188/*
189 * Operations performed by ahd_dmamap_sync().
190 */
191#define BUS_DMASYNC_PREREAD 0x01 /* pre-read synchronization */
192#define BUS_DMASYNC_POSTREAD 0x02 /* post-read synchronization */
193#define BUS_DMASYNC_PREWRITE 0x04 /* pre-write synchronization */
194#define BUS_DMASYNC_POSTWRITE 0x08 /* post-write synchronization */
195
196/*
197 * XXX
198 * ahd_dmamap_sync is only used on buffers allocated with
199 * the pci_alloc_consistent() API. Although I'm not sure how
200 * this works on architectures with a write buffer, Linux does
201 * not have an API to sync "coherent" memory. Perhaps we need
202 * to do an mb()?
203 */
204#define ahd_dmamap_sync(ahd, dma_tag, dmamap, offset, len, op)
205
206/************************** Timer DataStructures ******************************/
207typedef struct timer_list ahd_timer_t;
208
209/********************************** Includes **********************************/
210#ifdef CONFIG_AIC79XX_REG_PRETTY_PRINT
211#define AIC_DEBUG_REGISTERS 1
212#else
213#define AIC_DEBUG_REGISTERS 0
214#endif
215#include "aic79xx.h"
216
217/***************************** Timer Facilities *******************************/
218#define ahd_timer_init init_timer
219#define ahd_timer_stop del_timer_sync
1da177e4 220
1da177e4
LT		 221/***************************** SMP support ************************************/
222#include <linux/spinlock.h>
223
cd2f1e69 224#define AIC79XX_DRIVER_VERSION "3.0"
1da177e4 225
1da177e4
LT		 226/*************************** Device Data Structures ***************************/
227/*
228 * A per probed device structure used to deal with some error recovery
229 * scenarios that the Linux mid-layer code just doesn't know how to
230 * handle. The structure allocated for a device only becomes persistent
231 * after a successfully completed inquiry command to the target when
232 * that inquiry data indicates a lun is present.
233 */
60a13213 234
1da177e4 235typedef enum {
1da177e4 236 AHD_DEV_FREEZE_TIL_EMPTY = 0x02, /* Freeze queue until active == 0 */
1da177e4
LT		 237 AHD_DEV_Q_BASIC = 0x10, /* Allow basic device queuing */
238 AHD_DEV_Q_TAGGED = 0x20, /* Allow full SCSI2 command queueing */
239 AHD_DEV_PERIODIC_OTAG = 0x40, /* Send OTAG to prevent starvation */
1da177e4
LT		 240} ahd_linux_dev_flags;
241
1da177e4
LT		 242struct ahd_linux_device {
243 TAILQ_ENTRY(ahd_linux_device) links;
1da177e4
LT		 244
245 /*
246 * The number of transactions currently
247 * queued to the device.
248 */
249 int active;
250
251 /*
252 * The currently allowed number of
253 * transactions that can be queued to
254 * the device. Must be signed for
255 * conversion from tagged to untagged
256 * mode where the device may have more
257 * than one outstanding active transaction.
258 */
259 int openings;
260
261 /*
262 * A positive count indicates that this
263 * device's queue is halted.
264 */
265 u_int qfrozen;
266
267 /*
268 * Cumulative command counter.
269 */
270 u_long commands_issued;
271
272 /*
273 * The number of tagged transactions when
274 * running at our current opening level
275 * that have been successfully received by
276 * this device since the last QUEUE FULL.
277 */
278 u_int tag_success_count;
279#define AHD_TAG_SUCCESS_INTERVAL 50
280
281 ahd_linux_dev_flags flags;
282
283 /*
284 * Per device timer.
285 */
286 struct timer_list timer;
287
288 /*
289 * The high limit for the tags variable.
290 */
291 u_int maxtags;
292
293 /*
294 * The computed number of tags outstanding
295 * at the time of the last QUEUE FULL event.
296 */
297 u_int tags_on_last_queuefull;
298
299 /*
300 * How many times we have seen a queue full
301 * with the same number of tags. This is used
302 * to stop our adaptive queue depth algorithm
303 * on devices with a fixed number of tags.
304 */
305 u_int last_queuefull_same_count;
306#define AHD_LOCK_TAGS_COUNT 50
307
308 /*
309 * How many transactions have been queued
310 * without the device going idle. We use
311 * this statistic to determine when to issue
312 * an ordered tag to prevent transaction
313 * starvation. This statistic is only updated
314 * if the AHD_DEV_PERIODIC_OTAG flag is set
315 * on this device.
316 */
317 u_int commands_since_idle_or_otag;
318#define AHD_OTAG_THRESH 500
1da177e4
LT		 319};
320
1da177e4
LT		 321/********************* Definitions Required by the Core ***********************/
322/*
323 * Number of SG segments we require. So long as the S/G segments for
324 * a particular transaction are allocated in a physically contiguous
325 * manner and are allocated below 4GB, the number of S/G segments is
326 * unrestricted.
327 */
1da177e4 328#define AHD_NSEG 128
1da177e4
LT		 329
330/*
331 * Per-SCB OSM storage.
332 */
1da177e4
LT		 333struct scb_platform_data {
334 struct ahd_linux_device *dev;
335 dma_addr_t buf_busaddr;
336 uint32_t xfer_len;
337 uint32_t sense_resid; /* Auto-Sense residual */
1da177e4
LT		 338};
339
340/*
341 * Define a structure used for each host adapter. All members are
342 * aligned on a boundary >= the size of the member to honor the
343 * alignment restrictions of the various platforms supported by
344 * this driver.
345 */
1da177e4
LT		 346struct ahd_platform_data {
347 /*
348 * Fields accessed from interrupt context.
349 */
73a25462 350 struct scsi_target *starget[AHD_NUM_TARGETS];
1da177e4
LT		 351
352 spinlock_t spin_lock;
7b22da38 353 struct completion *eh_done;
1da177e4
LT		 354 struct Scsi_Host *host; /* pointer to scsi host */
355#define AHD_LINUX_NOIRQ ((uint32_t)~0)
356 uint32_t irq; /* IRQ for this adapter */
357 uint32_t bios_address;
8911c9e3 358 resource_size_t mem_busaddr; /* Mem Base Addr */
1da177e4
LT		 359};
360
be0d6768 361void ahd_delay(long);
1da177e4
LT		 362
363/***************************** Low Level I/O **********************************/
be0d6768 364uint8_t ahd_inb(struct ahd_softc * ahd, long port);
be0d6768
DV		 365void ahd_outb(struct ahd_softc * ahd, long port, uint8_t val);
366void ahd_outw_atomic(struct ahd_softc * ahd,
1da177e4 367 long port, uint16_t val);
be0d6768 368void ahd_outsb(struct ahd_softc * ahd, long port,
1da177e4 369 uint8_t *, int count);
be0d6768 370void ahd_insb(struct ahd_softc * ahd, long port,
1da177e4
LT		 371 uint8_t *, int count);
372
1da177e4
LT		 373/**************************** Initialization **********************************/
374int ahd_linux_register_host(struct ahd_softc *,
73a25462 375 struct scsi_host_template *);
1da177e4 376
1da177e4 377/******************************** Locking *************************************/
1beb6fa8 378static inline void
1da177e4
LT		 379ahd_lockinit(struct ahd_softc *ahd)
380{
381 spin_lock_init(&ahd->platform_data->spin_lock);
382}
383
1beb6fa8 384static inline void
1da177e4
LT		 385ahd_lock(struct ahd_softc *ahd, unsigned long *flags)
386{
387 spin_lock_irqsave(&ahd->platform_data->spin_lock, *flags);
388}
389
1beb6fa8 390static inline void
1da177e4
LT		 391ahd_unlock(struct ahd_softc *ahd, unsigned long *flags)
392{
393 spin_unlock_irqrestore(&ahd->platform_data->spin_lock, *flags);
394}
395
1da177e4
LT		 396/******************************* PCI Definitions ******************************/
397/*
398 * PCIM_xxx: mask to locate subfield in register
399 * PCIR_xxx: config register offset
400 * PCIC_xxx: device class
401 * PCIS_xxx: device subclass
402 * PCIP_xxx: device programming interface
403 * PCIV_xxx: PCI vendor ID (only required to fixup ancient devices)
404 * PCID_xxx: device ID
405 */
406#define PCIR_DEVVENDOR 0x00
407#define PCIR_VENDOR 0x00
408#define PCIR_DEVICE 0x02
409#define PCIR_COMMAND 0x04
410#define PCIM_CMD_PORTEN 0x0001
411#define PCIM_CMD_MEMEN 0x0002
412#define PCIM_CMD_BUSMASTEREN 0x0004
413#define PCIM_CMD_MWRICEN 0x0010
414#define PCIM_CMD_PERRESPEN 0x0040
415#define PCIM_CMD_SERRESPEN 0x0100
416#define PCIR_STATUS 0x06
417#define PCIR_REVID 0x08
418#define PCIR_PROGIF 0x09
419#define PCIR_SUBCLASS 0x0a
420#define PCIR_CLASS 0x0b
421#define PCIR_CACHELNSZ 0x0c
422#define PCIR_LATTIMER 0x0d
423#define PCIR_HEADERTYPE 0x0e
424#define PCIM_MFDEV 0x80
425#define PCIR_BIST 0x0f
426#define PCIR_CAP_PTR 0x34
427
428/* config registers for header type 0 devices */
429#define PCIR_MAPS 0x10
430#define PCIR_SUBVEND_0 0x2c
431#define PCIR_SUBDEV_0 0x2e
432
433/****************************** PCI-X definitions *****************************/
434#define PCIXR_COMMAND 0x96
435#define PCIXR_DEVADDR 0x98
436#define PCIXM_DEVADDR_FNUM 0x0003 /* Function Number */
437#define PCIXM_DEVADDR_DNUM 0x00F8 /* Device Number */
438#define PCIXM_DEVADDR_BNUM 0xFF00 /* Bus Number */
439#define PCIXR_STATUS 0x9A
440#define PCIXM_STATUS_64BIT 0x0001 /* Active 64bit connection to device. */
441#define PCIXM_STATUS_133CAP 0x0002 /* Device is 133MHz capable */
442#define PCIXM_STATUS_SCDISC 0x0004 /* Split Completion Discarded */
443#define PCIXM_STATUS_UNEXPSC 0x0008 /* Unexpected Split Completion */
444#define PCIXM_STATUS_CMPLEXDEV 0x0010 /* Device Complexity (set == bridge) */
445#define PCIXM_STATUS_MAXMRDBC 0x0060 /* Maximum Burst Read Count */
446#define PCIXM_STATUS_MAXSPLITS 0x0380 /* Maximum Split Transactions */
447#define PCIXM_STATUS_MAXCRDS 0x1C00 /* Maximum Cumulative Read Size */
448#define PCIXM_STATUS_RCVDSCEM 0x2000 /* Received a Split Comp w/Error msg */
449
1da177e4
LT		 450typedef enum
451{
452 AHD_POWER_STATE_D0,
453 AHD_POWER_STATE_D1,
454 AHD_POWER_STATE_D2,
455 AHD_POWER_STATE_D3
456} ahd_power_state;
457
458void ahd_power_state_change(struct ahd_softc *ahd,
459 ahd_power_state new_state);
460
461/******************************* PCI Routines *********************************/
462int ahd_linux_pci_init(void);
463void ahd_linux_pci_exit(void);
464int ahd_pci_map_registers(struct ahd_softc *ahd);
465int ahd_pci_map_int(struct ahd_softc *ahd);
466
be0d6768 467uint32_t ahd_pci_read_config(ahd_dev_softc_t pci,
1da177e4 468 int reg, int width);
be0d6768 469void ahd_pci_write_config(ahd_dev_softc_t pci,
1da177e4
LT		 470 int reg, uint32_t value,
471 int width);
472
1beb6fa8
HH		 473static inline int ahd_get_pci_function(ahd_dev_softc_t);
474static inline int
1da177e4
LT		 475ahd_get_pci_function(ahd_dev_softc_t pci)
476{
477 return (PCI_FUNC(pci->devfn));
478}
479
1beb6fa8
HH		 480static inline int ahd_get_pci_slot(ahd_dev_softc_t);
481static inline int
1da177e4
LT		 482ahd_get_pci_slot(ahd_dev_softc_t pci)
483{
484 return (PCI_SLOT(pci->devfn));
485}
486
1beb6fa8
HH		 487static inline int ahd_get_pci_bus(ahd_dev_softc_t);
488static inline int
1da177e4
LT		 489ahd_get_pci_bus(ahd_dev_softc_t pci)
490{
491 return (pci->bus->number);
492}
493
1beb6fa8
HH		 494static inline void ahd_flush_device_writes(struct ahd_softc *);
495static inline void
1da177e4
LT		 496ahd_flush_device_writes(struct ahd_softc *ahd)
497{
498 /* XXX Is this sufficient for all architectures??? */
499 ahd_inb(ahd, INTSTAT);
500}
501
502/**************************** Proc FS Support *********************************/
f6f83a6c
AV		 503int ahd_proc_write_seeprom(struct Scsi_Host *, char *, int);
504int ahd_linux_show_info(struct seq_file *,struct Scsi_Host *);
1da177e4 505
1da177e4 506/*********************** Transaction Access Wrappers **************************/
1beb6fa8
HH		 507static inline void ahd_cmd_set_transaction_status(struct scsi_cmnd *, uint32_t);
508static inline void ahd_set_transaction_status(struct scb *, uint32_t);
509static inline void ahd_cmd_set_scsi_status(struct scsi_cmnd *, uint32_t);
510static inline void ahd_set_scsi_status(struct scb *, uint32_t);
511static inline uint32_t ahd_cmd_get_transaction_status(struct scsi_cmnd *cmd);
512static inline uint32_t ahd_get_transaction_status(struct scb *);
513static inline uint32_t ahd_cmd_get_scsi_status(struct scsi_cmnd *cmd);
514static inline uint32_t ahd_get_scsi_status(struct scb *);
515static inline void ahd_set_transaction_tag(struct scb *, int, u_int);
516static inline u_long ahd_get_transfer_length(struct scb *);
517static inline int ahd_get_transfer_dir(struct scb *);
518static inline void ahd_set_residual(struct scb *, u_long);
519static inline void ahd_set_sense_residual(struct scb *scb, u_long resid);
520static inline u_long ahd_get_residual(struct scb *);
521static inline u_long ahd_get_sense_residual(struct scb *);
522static inline int ahd_perform_autosense(struct scb *);
523static inline uint32_t ahd_get_sense_bufsize(struct ahd_softc *,
1da177e4 524 struct scb *);
1beb6fa8 525static inline void ahd_notify_xfer_settings_change(struct ahd_softc *,
1da177e4 526 struct ahd_devinfo *);
1beb6fa8 527static inline void ahd_platform_scb_free(struct ahd_softc *ahd,
1da177e4 528 struct scb *scb);
1beb6fa8 529static inline void ahd_freeze_scb(struct scb *scb);
1da177e4 530
1beb6fa8 531static inline
73a25462 532void ahd_cmd_set_transaction_status(struct scsi_cmnd *cmd, uint32_t status)
1da177e4
LT		 533{
534 cmd->result &= ~(CAM_STATUS_MASK << 16);
535 cmd->result |= status << 16;
536}
537
1beb6fa8 538static inline
1da177e4
LT		 539void ahd_set_transaction_status(struct scb *scb, uint32_t status)
540{
541 ahd_cmd_set_transaction_status(scb->io_ctx,status);
542}
543
1beb6fa8 544static inline
73a25462 545void ahd_cmd_set_scsi_status(struct scsi_cmnd *cmd, uint32_t status)
1da177e4
LT		 546{
547 cmd->result &= ~0xFFFF;
548 cmd->result |= status;
549}
550
1beb6fa8 551static inline
1da177e4
LT		 552void ahd_set_scsi_status(struct scb *scb, uint32_t status)
553{
554 ahd_cmd_set_scsi_status(scb->io_ctx, status);
555}
556
1beb6fa8 557static inline
73a25462 558uint32_t ahd_cmd_get_transaction_status(struct scsi_cmnd *cmd)
1da177e4
LT		 559{
560 return ((cmd->result >> 16) & CAM_STATUS_MASK);
561}
562
1beb6fa8 563static inline
1da177e4
LT		 564uint32_t ahd_get_transaction_status(struct scb *scb)
565{
566 return (ahd_cmd_get_transaction_status(scb->io_ctx));
567}
568
1beb6fa8 569static inline
73a25462 570uint32_t ahd_cmd_get_scsi_status(struct scsi_cmnd *cmd)
1da177e4
LT		 571{
572 return (cmd->result & 0xFFFF);
573}
574
1beb6fa8 575static inline
1da177e4
LT		 576uint32_t ahd_get_scsi_status(struct scb *scb)
577{
578 return (ahd_cmd_get_scsi_status(scb->io_ctx));
579}
580
1beb6fa8 581static inline
1da177e4
LT		 582void ahd_set_transaction_tag(struct scb *scb, int enabled, u_int type)
583{
584 /*
585 * Nothing to do for linux as the incoming transaction
586 * has no concept of tag/non tagged, etc.
587 */
588}
589
1beb6fa8 590static inline
1da177e4
LT		 591u_long ahd_get_transfer_length(struct scb *scb)
592{
593 return (scb->platform_data->xfer_len);
594}
595
1beb6fa8 596static inline
1da177e4
LT		 597int ahd_get_transfer_dir(struct scb *scb)
598{
599 return (scb->io_ctx->sc_data_direction);
600}
601
1beb6fa8 602static inline
1da177e4
LT		 603void ahd_set_residual(struct scb *scb, u_long resid)
604{
4c688fc7 605 scsi_set_resid(scb->io_ctx, resid);
1da177e4
LT		 606}
607
1beb6fa8 608static inline
1da177e4
LT		 609void ahd_set_sense_residual(struct scb *scb, u_long resid)
610{
611 scb->platform_data->sense_resid = resid;
612}
613
1beb6fa8 614static inline
1da177e4
LT		 615u_long ahd_get_residual(struct scb *scb)
616{
4c688fc7 617 return scsi_get_resid(scb->io_ctx);
1da177e4
LT		 618}
619
1beb6fa8 620static inline
1da177e4
LT		 621u_long ahd_get_sense_residual(struct scb *scb)
622{
623 return (scb->platform_data->sense_resid);
624}
625
1beb6fa8 626static inline
1da177e4
LT		 627int ahd_perform_autosense(struct scb *scb)
628{
629 /*
630 * We always perform autosense in Linux.
631 * On other platforms this is set on a
632 * per-transaction basis.
633 */
634 return (1);
635}
636
1beb6fa8 637static inline uint32_t
1da177e4
LT		 638ahd_get_sense_bufsize(struct ahd_softc *ahd, struct scb *scb)
639{
640 return (sizeof(struct scsi_sense_data));
641}
642
1beb6fa8 643static inline void
1da177e4
LT		 644ahd_notify_xfer_settings_change(struct ahd_softc *ahd,
645 struct ahd_devinfo *devinfo)
646{
647 /* Nothing to do here for linux */
648}
649
1beb6fa8 650static inline void
1da177e4
LT		 651ahd_platform_scb_free(struct ahd_softc *ahd, struct scb *scb)
652{
653 ahd->flags &= ~AHD_RESOURCE_SHORTAGE;
654}
655
656int ahd_platform_alloc(struct ahd_softc *ahd, void *platform_arg);
657void ahd_platform_free(struct ahd_softc *ahd);
658void ahd_platform_init(struct ahd_softc *ahd);
659void ahd_platform_freeze_devq(struct ahd_softc *ahd, struct scb *scb);
1da177e4 660
1beb6fa8 661static inline void
1da177e4
LT		 662ahd_freeze_scb(struct scb *scb)
663{
664 if ((scb->io_ctx->result & (CAM_DEV_QFRZN << 16)) == 0) {
665 scb->io_ctx->result |= CAM_DEV_QFRZN << 16;
666 scb->platform_data->dev->qfrozen++;
667 }
668}
669
f89d0a4e 670void ahd_platform_set_tags(struct ahd_softc *ahd, struct scsi_device *sdev,
1da177e4
LT		 671 struct ahd_devinfo *devinfo, ahd_queue_alg);
672int ahd_platform_abort_scbs(struct ahd_softc *ahd, int target,
673 char channel, int lun, u_int tag,
674 role_t role, uint32_t status);
675irqreturn_t
7d12e780 676 ahd_linux_isr(int irq, void *dev_id);
1da177e4
LT		 677void ahd_done(struct ahd_softc*, struct scb*);
678void ahd_send_async(struct ahd_softc *, char channel,
f89d0a4e 679 u_int target, u_int lun, ac_code);
1da177e4 680void ahd_print_path(struct ahd_softc *, struct scb *);
1da177e4
LT		 681
682#ifdef CONFIG_PCI
683#define AHD_PCI_CONFIG 1
684#else
685#define AHD_PCI_CONFIG 0
686#endif
687#define bootverbose aic79xx_verbose
688extern uint32_t aic79xx_verbose;
689
690#endif /* _AIC79XX_LINUX_H_ */
Linux kernel - Deliverables
This page took 0.953403 seconds and 5 git commands to generate.