Commit | Line | Data |
---|---|---|
edd16368 SC |
1 | /* |
2 | * Disk Array driver for HP Smart Array SAS controllers | |
3 | * Copyright 2000, 2009 Hewlett-Packard Development Company, L.P. | |
4 | * | |
5 | * This program is free software; you can redistribute it and/or modify | |
6 | * it under the terms of the GNU General Public License as published by | |
7 | * the Free Software Foundation; version 2 of the License. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, | |
10 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
11 | * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or | |
12 | * NON INFRINGEMENT. See the GNU General Public License for more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License | |
15 | * along with this program; if not, write to the Free Software | |
16 | * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
17 | * | |
18 | * Questions/Comments/Bugfixes to iss_storagedev@hp.com | |
19 | * | |
20 | */ | |
21 | #ifndef HPSA_CMD_H | |
22 | #define HPSA_CMD_H | |
23 | ||
24 | /* general boundary defintions */ | |
25 | #define SENSEINFOBYTES 32 /* may vary between hbas */ | |
d66ae08b | 26 | #define SG_ENTRIES_IN_CMD 32 /* Max SG entries excluding chain blocks */ |
33a2ffce | 27 | #define HPSA_SG_CHAIN 0x80000000 |
e1d9cbfa | 28 | #define HPSA_SG_LAST 0x40000000 |
edd16368 SC |
29 | #define MAXREPLYQS 256 |
30 | ||
31 | /* Command Status value */ | |
32 | #define CMD_SUCCESS 0x0000 | |
33 | #define CMD_TARGET_STATUS 0x0001 | |
34 | #define CMD_DATA_UNDERRUN 0x0002 | |
35 | #define CMD_DATA_OVERRUN 0x0003 | |
36 | #define CMD_INVALID 0x0004 | |
37 | #define CMD_PROTOCOL_ERR 0x0005 | |
38 | #define CMD_HARDWARE_ERR 0x0006 | |
39 | #define CMD_CONNECTION_LOST 0x0007 | |
40 | #define CMD_ABORTED 0x0008 | |
41 | #define CMD_ABORT_FAILED 0x0009 | |
42 | #define CMD_UNSOLICITED_ABORT 0x000A | |
43 | #define CMD_TIMEOUT 0x000B | |
44 | #define CMD_UNABORTABLE 0x000C | |
283b4a9b SC |
45 | #define CMD_IOACCEL_DISABLED 0x000E |
46 | ||
edd16368 SC |
47 | |
48 | /* Unit Attentions ASC's as defined for the MSA2012sa */ | |
49 | #define POWER_OR_RESET 0x29 | |
50 | #define STATE_CHANGED 0x2a | |
51 | #define UNIT_ATTENTION_CLEARED 0x2f | |
52 | #define LUN_FAILED 0x3e | |
53 | #define REPORT_LUNS_CHANGED 0x3f | |
54 | ||
55 | /* Unit Attentions ASCQ's as defined for the MSA2012sa */ | |
56 | ||
57 | /* These ASCQ's defined for ASC = POWER_OR_RESET */ | |
58 | #define POWER_ON_RESET 0x00 | |
59 | #define POWER_ON_REBOOT 0x01 | |
60 | #define SCSI_BUS_RESET 0x02 | |
61 | #define MSA_TARGET_RESET 0x03 | |
62 | #define CONTROLLER_FAILOVER 0x04 | |
63 | #define TRANSCEIVER_SE 0x05 | |
64 | #define TRANSCEIVER_LVD 0x06 | |
65 | ||
66 | /* These ASCQ's defined for ASC = STATE_CHANGED */ | |
67 | #define RESERVATION_PREEMPTED 0x03 | |
68 | #define ASYM_ACCESS_CHANGED 0x06 | |
69 | #define LUN_CAPACITY_CHANGED 0x09 | |
70 | ||
71 | /* transfer direction */ | |
72 | #define XFER_NONE 0x00 | |
73 | #define XFER_WRITE 0x01 | |
74 | #define XFER_READ 0x02 | |
75 | #define XFER_RSVD 0x03 | |
76 | ||
77 | /* task attribute */ | |
78 | #define ATTR_UNTAGGED 0x00 | |
79 | #define ATTR_SIMPLE 0x04 | |
80 | #define ATTR_HEADOFQUEUE 0x05 | |
81 | #define ATTR_ORDERED 0x06 | |
82 | #define ATTR_ACA 0x07 | |
83 | ||
84 | /* cdb type */ | |
85 | #define TYPE_CMD 0x00 | |
86 | #define TYPE_MSG 0x01 | |
87 | ||
75167d2c SC |
88 | /* Message Types */ |
89 | #define HPSA_TASK_MANAGEMENT 0x00 | |
90 | #define HPSA_RESET 0x01 | |
91 | #define HPSA_SCAN 0x02 | |
92 | #define HPSA_NOOP 0x03 | |
93 | ||
94 | #define HPSA_CTLR_RESET_TYPE 0x00 | |
95 | #define HPSA_BUS_RESET_TYPE 0x01 | |
96 | #define HPSA_TARGET_RESET_TYPE 0x03 | |
97 | #define HPSA_LUN_RESET_TYPE 0x04 | |
98 | #define HPSA_NEXUS_RESET_TYPE 0x05 | |
99 | ||
100 | /* Task Management Functions */ | |
101 | #define HPSA_TMF_ABORT_TASK 0x00 | |
102 | #define HPSA_TMF_ABORT_TASK_SET 0x01 | |
103 | #define HPSA_TMF_CLEAR_ACA 0x02 | |
104 | #define HPSA_TMF_CLEAR_TASK_SET 0x03 | |
105 | #define HPSA_TMF_QUERY_TASK 0x04 | |
106 | #define HPSA_TMF_QUERY_TASK_SET 0x05 | |
107 | #define HPSA_TMF_QUERY_ASYNCEVENT 0x06 | |
108 | ||
109 | ||
110 | ||
edd16368 SC |
111 | /* config space register offsets */ |
112 | #define CFG_VENDORID 0x00 | |
113 | #define CFG_DEVICEID 0x02 | |
114 | #define CFG_I2OBAR 0x10 | |
115 | #define CFG_MEM1BAR 0x14 | |
116 | ||
117 | /* i2o space register offsets */ | |
118 | #define I2O_IBDB_SET 0x20 | |
119 | #define I2O_IBDB_CLEAR 0x70 | |
120 | #define I2O_INT_STATUS 0x30 | |
121 | #define I2O_INT_MASK 0x34 | |
122 | #define I2O_IBPOST_Q 0x40 | |
123 | #define I2O_OBPOST_Q 0x44 | |
124 | #define I2O_DMA1_CFG 0x214 | |
125 | ||
126 | /* Configuration Table */ | |
127 | #define CFGTBL_ChangeReq 0x00000001l | |
128 | #define CFGTBL_AccCmds 0x00000001l | |
1df8552a | 129 | #define DOORBELL_CTLR_RESET 0x00000004l |
cf0b08d0 | 130 | #define DOORBELL_CTLR_RESET2 0x00000020l |
76438d08 | 131 | #define DOORBELL_CLEAR_EVENTS 0x00000040l |
edd16368 SC |
132 | |
133 | #define CFGTBL_Trans_Simple 0x00000002l | |
303932fd | 134 | #define CFGTBL_Trans_Performant 0x00000004l |
e1f7de0c | 135 | #define CFGTBL_Trans_io_accel1 0x00000080l |
1f7cee8c | 136 | #define CFGTBL_Trans_io_accel2 0x00000100l |
960a30e7 | 137 | #define CFGTBL_Trans_use_short_tags 0x20000000l |
254f796b | 138 | #define CFGTBL_Trans_enable_directed_msix (1 << 30) |
edd16368 SC |
139 | |
140 | #define CFGTBL_BusType_Ultra2 0x00000001l | |
141 | #define CFGTBL_BusType_Ultra3 0x00000002l | |
142 | #define CFGTBL_BusType_Fibre1G 0x00000100l | |
143 | #define CFGTBL_BusType_Fibre2G 0x00000200l | |
283b4a9b SC |
144 | |
145 | /* VPD Inquiry types */ | |
146 | #define HPSA_VPD_LV_DEVICE_GEOMETRY 0xC1 | |
147 | #define HPSA_VPD_LV_IOACCEL_STATUS 0xC2 | |
148 | ||
edd16368 | 149 | struct vals32 { |
01a02ffc SC |
150 | u32 lower; |
151 | u32 upper; | |
edd16368 SC |
152 | }; |
153 | ||
154 | union u64bit { | |
155 | struct vals32 val32; | |
01a02ffc | 156 | u64 val; |
edd16368 SC |
157 | }; |
158 | ||
159 | /* FIXME this is a per controller value (barf!) */ | |
b7ec021f | 160 | #define HPSA_MAX_LUN 1024 |
edd16368 | 161 | #define HPSA_MAX_PHYS_LUN 1024 |
aca4a520 | 162 | #define MAX_EXT_TARGETS 32 |
b7ec021f | 163 | #define HPSA_MAX_DEVICES (HPSA_MAX_PHYS_LUN + HPSA_MAX_LUN + \ |
aca4a520 | 164 | MAX_EXT_TARGETS + 1) /* + 1 is for the controller itself */ |
edd16368 SC |
165 | |
166 | /* SCSI-3 Commands */ | |
167 | #pragma pack(1) | |
168 | ||
169 | #define HPSA_INQUIRY 0x12 | |
170 | struct InquiryData { | |
01a02ffc | 171 | u8 data_byte[36]; |
edd16368 SC |
172 | }; |
173 | ||
174 | #define HPSA_REPORT_LOG 0xc2 /* Report Logical LUNs */ | |
175 | #define HPSA_REPORT_PHYS 0xc3 /* Report Physical LUNs */ | |
a93aa1fe | 176 | #define HPSA_REPORT_PHYS_EXTENDED 0x02 |
283b4a9b SC |
177 | #define HPSA_CISS_READ 0xc0 /* CISS Read */ |
178 | #define HPSA_GET_RAID_MAP 0xc8 /* CISS Get RAID Layout Map */ | |
179 | ||
180 | #define RAID_MAP_MAX_ENTRIES 256 | |
181 | ||
182 | struct raid_map_disk_data { | |
183 | u32 ioaccel_handle; /**< Handle to access this disk via the | |
184 | * I/O accelerator */ | |
185 | u8 xor_mult[2]; /**< XOR multipliers for this position, | |
186 | * valid for data disks only */ | |
187 | u8 reserved[2]; | |
188 | }; | |
189 | ||
190 | struct raid_map_data { | |
191 | u32 structure_size; /* Size of entire structure in bytes */ | |
192 | u32 volume_blk_size; /* bytes / block in the volume */ | |
193 | u64 volume_blk_cnt; /* logical blocks on the volume */ | |
194 | u8 phys_blk_shift; /* Shift factor to convert between | |
195 | * units of logical blocks and physical | |
196 | * disk blocks */ | |
197 | u8 parity_rotation_shift; /* Shift factor to convert between units | |
198 | * of logical stripes and physical | |
199 | * stripes */ | |
200 | u16 strip_size; /* blocks used on each disk / stripe */ | |
201 | u64 disk_starting_blk; /* First disk block used in volume */ | |
202 | u64 disk_blk_cnt; /* disk blocks used by volume / disk */ | |
203 | u16 data_disks_per_row; /* data disk entries / row in the map */ | |
204 | u16 metadata_disks_per_row; /* mirror/parity disk entries / row | |
205 | * in the map */ | |
206 | u16 row_cnt; /* rows in each layout map */ | |
207 | u16 layout_map_count; /* layout maps (1 map per mirror/parity | |
208 | * group) */ | |
209 | u8 reserved[20]; | |
210 | struct raid_map_disk_data data[RAID_MAP_MAX_ENTRIES]; | |
211 | }; | |
212 | ||
edd16368 | 213 | struct ReportLUNdata { |
01a02ffc | 214 | u8 LUNListLength[4]; |
283b4a9b SC |
215 | u8 extended_response_flag; |
216 | u8 reserved[3]; | |
01a02ffc | 217 | u8 LUN[HPSA_MAX_LUN][8]; |
edd16368 SC |
218 | }; |
219 | ||
220 | struct ReportExtendedLUNdata { | |
01a02ffc SC |
221 | u8 LUNListLength[4]; |
222 | u8 extended_response_flag; | |
223 | u8 reserved[3]; | |
224 | u8 LUN[HPSA_MAX_LUN][24]; | |
edd16368 SC |
225 | }; |
226 | ||
227 | struct SenseSubsystem_info { | |
01a02ffc SC |
228 | u8 reserved[36]; |
229 | u8 portname[8]; | |
230 | u8 reserved1[1108]; | |
edd16368 SC |
231 | }; |
232 | ||
edd16368 SC |
233 | /* BMIC commands */ |
234 | #define BMIC_READ 0x26 | |
235 | #define BMIC_WRITE 0x27 | |
236 | #define BMIC_CACHE_FLUSH 0xc2 | |
237 | #define HPSA_CACHE_FLUSH 0x01 /* C2 was already being used by HPSA */ | |
e85c5974 | 238 | #define BMIC_FLASH_FIRMWARE 0xF7 |
edd16368 SC |
239 | |
240 | /* Command List Structure */ | |
241 | union SCSI3Addr { | |
242 | struct { | |
01a02ffc SC |
243 | u8 Dev; |
244 | u8 Bus:6; | |
245 | u8 Mode:2; /* b00 */ | |
edd16368 SC |
246 | } PeripDev; |
247 | struct { | |
01a02ffc SC |
248 | u8 DevLSB; |
249 | u8 DevMSB:6; | |
250 | u8 Mode:2; /* b01 */ | |
edd16368 SC |
251 | } LogDev; |
252 | struct { | |
01a02ffc SC |
253 | u8 Dev:5; |
254 | u8 Bus:3; | |
255 | u8 Targ:6; | |
256 | u8 Mode:2; /* b10 */ | |
edd16368 SC |
257 | } LogUnit; |
258 | }; | |
259 | ||
260 | struct PhysDevAddr { | |
01a02ffc SC |
261 | u32 TargetId:24; |
262 | u32 Bus:6; | |
263 | u32 Mode:2; | |
edd16368 SC |
264 | /* 2 level target device addr */ |
265 | union SCSI3Addr Target[2]; | |
266 | }; | |
267 | ||
268 | struct LogDevAddr { | |
01a02ffc SC |
269 | u32 VolId:30; |
270 | u32 Mode:2; | |
271 | u8 reserved[4]; | |
edd16368 SC |
272 | }; |
273 | ||
274 | union LUNAddr { | |
01a02ffc | 275 | u8 LunAddrBytes[8]; |
edd16368 SC |
276 | union SCSI3Addr SCSI3Lun[4]; |
277 | struct PhysDevAddr PhysDev; | |
278 | struct LogDevAddr LogDev; | |
279 | }; | |
280 | ||
281 | struct CommandListHeader { | |
01a02ffc SC |
282 | u8 ReplyQueue; |
283 | u8 SGList; | |
284 | u16 SGTotal; | |
edd16368 SC |
285 | struct vals32 Tag; |
286 | union LUNAddr LUN; | |
287 | }; | |
288 | ||
289 | struct RequestBlock { | |
01a02ffc | 290 | u8 CDBLen; |
edd16368 | 291 | struct { |
01a02ffc SC |
292 | u8 Type:3; |
293 | u8 Attribute:3; | |
294 | u8 Direction:2; | |
edd16368 | 295 | } Type; |
01a02ffc SC |
296 | u16 Timeout; |
297 | u8 CDB[16]; | |
edd16368 SC |
298 | }; |
299 | ||
300 | struct ErrDescriptor { | |
301 | struct vals32 Addr; | |
01a02ffc | 302 | u32 Len; |
edd16368 SC |
303 | }; |
304 | ||
305 | struct SGDescriptor { | |
306 | struct vals32 Addr; | |
01a02ffc SC |
307 | u32 Len; |
308 | u32 Ext; | |
edd16368 SC |
309 | }; |
310 | ||
311 | union MoreErrInfo { | |
312 | struct { | |
01a02ffc SC |
313 | u8 Reserved[3]; |
314 | u8 Type; | |
315 | u32 ErrorInfo; | |
edd16368 SC |
316 | } Common_Info; |
317 | struct { | |
01a02ffc SC |
318 | u8 Reserved[2]; |
319 | u8 offense_size; /* size of offending entry */ | |
320 | u8 offense_num; /* byte # of offense 0-base */ | |
321 | u32 offense_value; | |
edd16368 SC |
322 | } Invalid_Cmd; |
323 | }; | |
324 | struct ErrorInfo { | |
01a02ffc SC |
325 | u8 ScsiStatus; |
326 | u8 SenseLen; | |
327 | u16 CommandStatus; | |
328 | u32 ResidualCnt; | |
edd16368 | 329 | union MoreErrInfo MoreErrInfo; |
01a02ffc | 330 | u8 SenseInfo[SENSEINFOBYTES]; |
edd16368 SC |
331 | }; |
332 | /* Command types */ | |
333 | #define CMD_IOCTL_PEND 0x01 | |
334 | #define CMD_SCSI 0x03 | |
e1f7de0c | 335 | #define CMD_IOACCEL1 0x04 |
b66cc250 | 336 | #define CMD_IOACCEL2 0x05 |
edd16368 | 337 | |
303932fd DB |
338 | #define DIRECT_LOOKUP_SHIFT 5 |
339 | #define DIRECT_LOOKUP_BIT 0x10 | |
d896f3f3 | 340 | #define DIRECT_LOOKUP_MASK (~((1 << DIRECT_LOOKUP_SHIFT) - 1)) |
303932fd DB |
341 | |
342 | #define HPSA_ERROR_BIT 0x02 | |
edd16368 | 343 | struct ctlr_info; /* defined in hpsa.h */ |
303932fd DB |
344 | /* The size of this structure needs to be divisible by 32 |
345 | * on all architectures because low 5 bits of the addresses | |
346 | * are used as follows: | |
347 | * | |
348 | * bit 0: to device, used to indicate "performant mode" command | |
349 | * from device, indidcates error status. | |
350 | * bit 1-3: to device, indicates block fetch table entry for | |
351 | * reducing DMA in fetching commands from host memory. | |
352 | * bit 4: used to indicate whether tag is "direct lookup" (index), | |
353 | * or a bus address. | |
edd16368 | 354 | */ |
303932fd | 355 | |
edd16368 SC |
356 | struct CommandList { |
357 | struct CommandListHeader Header; | |
358 | struct RequestBlock Request; | |
359 | struct ErrDescriptor ErrDesc; | |
d66ae08b | 360 | struct SGDescriptor SG[SG_ENTRIES_IN_CMD]; |
edd16368 | 361 | /* information associated with the command */ |
01a02ffc | 362 | u32 busaddr; /* physical addr of this record */ |
edd16368 SC |
363 | struct ErrorInfo *err_info; /* pointer to the allocated mem */ |
364 | struct ctlr_info *h; | |
365 | int cmd_type; | |
366 | long cmdindex; | |
9e0fc764 | 367 | struct list_head list; |
edd16368 SC |
368 | struct request *rq; |
369 | struct completion *waiting; | |
edd16368 | 370 | void *scsi_cmd; |
303932fd DB |
371 | |
372 | /* on 64 bit architectures, to get this to be 32-byte-aligned | |
db61bfcf SC |
373 | * it so happens we need PAD_64 bytes of padding, on 32 bit systems, |
374 | * we need PAD_32 bytes of padding (see below). This does that. | |
375 | * If it happens that 64 bit and 32 bit systems need different | |
376 | * padding, PAD_32 and PAD_64 can be set independently, and. | |
377 | * the code below will do the right thing. | |
303932fd | 378 | */ |
db61bfcf SC |
379 | #define IS_32_BIT ((8 - sizeof(long))/4) |
380 | #define IS_64_BIT (!IS_32_BIT) | |
283b4a9b | 381 | #define PAD_32 (36) |
43aebfa1 | 382 | #define PAD_64 (4) |
db61bfcf | 383 | #define COMMANDLIST_PAD (IS_32_BIT * PAD_32 + IS_64_BIT * PAD_64) |
303932fd | 384 | u8 pad[COMMANDLIST_PAD]; |
edd16368 SC |
385 | }; |
386 | ||
e1f7de0c MG |
387 | /* Max S/G elements in I/O accelerator command */ |
388 | #define IOACCEL1_MAXSGENTRIES 24 | |
b66cc250 | 389 | #define IOACCEL2_MAXSGENTRIES 28 |
e1f7de0c MG |
390 | |
391 | /* | |
392 | * Structure for I/O accelerator (mode 1) commands. | |
393 | * Note that this structure must be 128-byte aligned in size. | |
394 | */ | |
395 | struct io_accel1_cmd { | |
396 | u16 dev_handle; /* 0x00 - 0x01 */ | |
397 | u8 reserved1; /* 0x02 */ | |
398 | u8 function; /* 0x03 */ | |
399 | u8 reserved2[8]; /* 0x04 - 0x0B */ | |
400 | u32 err_info; /* 0x0C - 0x0F */ | |
401 | u8 reserved3[2]; /* 0x10 - 0x11 */ | |
402 | u8 err_info_len; /* 0x12 */ | |
403 | u8 reserved4; /* 0x13 */ | |
404 | u8 sgl_offset; /* 0x14 */ | |
405 | u8 reserved5[7]; /* 0x15 - 0x1B */ | |
406 | u32 transfer_len; /* 0x1C - 0x1F */ | |
407 | u8 reserved6[4]; /* 0x20 - 0x23 */ | |
408 | u16 io_flags; /* 0x24 - 0x25 */ | |
409 | u8 reserved7[14]; /* 0x26 - 0x33 */ | |
410 | u8 LUN[8]; /* 0x34 - 0x3B */ | |
411 | u32 control; /* 0x3C - 0x3F */ | |
412 | u8 CDB[16]; /* 0x40 - 0x4F */ | |
413 | u8 reserved8[16]; /* 0x50 - 0x5F */ | |
414 | u16 host_context_flags; /* 0x60 - 0x61 */ | |
415 | u16 timeout_sec; /* 0x62 - 0x63 */ | |
416 | u8 ReplyQueue; /* 0x64 */ | |
417 | u8 reserved9[3]; /* 0x65 - 0x67 */ | |
418 | struct vals32 Tag; /* 0x68 - 0x6F */ | |
419 | struct vals32 host_addr; /* 0x70 - 0x77 */ | |
420 | u8 CISS_LUN[8]; /* 0x78 - 0x7F */ | |
421 | struct SGDescriptor SG[IOACCEL1_MAXSGENTRIES]; | |
283b4a9b SC |
422 | #define IOACCEL1_PAD_64 0 |
423 | #define IOACCEL1_PAD_32 0 | |
424 | #define IOACCEL1_PAD (IS_32_BIT * IOACCEL1_PAD_32 + \ | |
425 | IS_64_BIT * IOACCEL1_PAD_64) | |
426 | u8 pad[IOACCEL1_PAD]; | |
e1f7de0c MG |
427 | }; |
428 | ||
429 | #define IOACCEL1_FUNCTION_SCSIIO 0x00 | |
430 | #define IOACCEL1_SGLOFFSET 32 | |
431 | ||
432 | #define IOACCEL1_IOFLAGS_IO_REQ 0x4000 | |
433 | #define IOACCEL1_IOFLAGS_CDBLEN_MASK 0x001F | |
434 | #define IOACCEL1_IOFLAGS_CDBLEN_MAX 16 | |
435 | ||
436 | #define IOACCEL1_CONTROL_NODATAXFER 0x00000000 | |
437 | #define IOACCEL1_CONTROL_DATA_OUT 0x01000000 | |
438 | #define IOACCEL1_CONTROL_DATA_IN 0x02000000 | |
439 | #define IOACCEL1_CONTROL_TASKPRIO_MASK 0x00007800 | |
440 | #define IOACCEL1_CONTROL_TASKPRIO_SHIFT 11 | |
441 | #define IOACCEL1_CONTROL_SIMPLEQUEUE 0x00000000 | |
442 | #define IOACCEL1_CONTROL_HEADOFQUEUE 0x00000100 | |
443 | #define IOACCEL1_CONTROL_ORDEREDQUEUE 0x00000200 | |
444 | #define IOACCEL1_CONTROL_ACA 0x00000400 | |
445 | ||
446 | #define IOACCEL1_HCFLAGS_CISS_FORMAT 0x0013 | |
447 | ||
448 | #define IOACCEL1_BUSADDR_CMDTYPE 0x00000060 | |
449 | ||
b66cc250 MM |
450 | struct ioaccel2_sg_element { |
451 | u64 address; | |
452 | u32 length; | |
453 | u8 reserved[3]; | |
454 | u8 chain_indicator; | |
455 | #define IOACCEL2_CHAIN 0x80 | |
456 | }; | |
457 | ||
458 | /* | |
459 | * SCSI Response Format structure for IO Accelerator Mode 2 | |
460 | */ | |
461 | struct io_accel2_scsi_response { | |
462 | u8 IU_type; | |
463 | #define IOACCEL2_IU_TYPE_SRF 0x60 | |
464 | u8 reserved1[3]; | |
465 | u8 req_id[4]; /* request identifier */ | |
466 | u8 reserved2[4]; | |
467 | u8 serv_response; /* service response */ | |
468 | #define IOACCEL2_SERV_RESPONSE_COMPLETE 0x000 | |
469 | #define IOACCEL2_SERV_RESPONSE_FAILURE 0x001 | |
470 | #define IOACCEL2_SERV_RESPONSE_TMF_COMPLETE 0x002 | |
471 | #define IOACCEL2_SERV_RESPONSE_TMF_SUCCESS 0x003 | |
472 | #define IOACCEL2_SERV_RESPONSE_TMF_REJECTED 0x004 | |
473 | #define IOACCEL2_SERV_RESPONSE_TMF_WRONG_LUN 0x005 | |
474 | u8 status; /* status */ | |
475 | #define IOACCEL2_STATUS_SR_TASK_COMP_GOOD 0x00 | |
476 | #define IOACCEL2_STATUS_SR_TASK_COMP_CHK_COND 0x02 | |
477 | #define IOACCEL2_STATUS_SR_TASK_COMP_BUSY 0x08 | |
478 | #define IOACCEL2_STATUS_SR_TASK_COMP_RES_CON 0x18 | |
479 | #define IOACCEL2_STATUS_SR_TASK_COMP_SET_FULL 0x28 | |
480 | #define IOACCEL2_STATUS_SR_TASK_COMP_ABORTED 0x40 | |
c349775e | 481 | #define IOACCEL2_STATUS_SR_IOACCEL_DISABLED 0x0E |
b66cc250 MM |
482 | u8 data_present; /* low 2 bits */ |
483 | #define IOACCEL2_NO_DATAPRESENT 0x000 | |
484 | #define IOACCEL2_RESPONSE_DATAPRESENT 0x001 | |
485 | #define IOACCEL2_SENSE_DATA_PRESENT 0x002 | |
486 | #define IOACCEL2_RESERVED 0x003 | |
487 | u8 sense_data_len; /* sense/response data length */ | |
488 | u8 resid_cnt[4]; /* residual count */ | |
489 | u8 sense_data_buff[32]; /* sense/response data buffer */ | |
490 | }; | |
491 | ||
492 | #define IOACCEL2_64_PAD 76 | |
493 | #define IOACCEL2_32_PAD 76 | |
494 | #define IOACCEL2_PAD (IS_32_BIT * IOACCEL2_32_PAD + \ | |
495 | IS_64_BIT * IOACCEL2_64_PAD) | |
496 | /* | |
497 | * Structure for I/O accelerator (mode 2 or m2) commands. | |
498 | * Note that this structure must be 128-byte aligned in size. | |
499 | */ | |
500 | struct io_accel2_cmd { | |
501 | u8 IU_type; /* IU Type */ | |
502 | u8 direction; /* Transfer direction, 2 bits */ | |
503 | u8 reply_queue; /* Reply Queue ID */ | |
504 | u8 reserved1; /* Reserved */ | |
505 | u32 scsi_nexus; /* Device Handle */ | |
506 | struct vals32 Tag; /* cciss tag */ | |
507 | u8 cdb[16]; /* SCSI Command Descriptor Block */ | |
508 | u8 cciss_lun[8]; /* 8 byte SCSI address */ | |
509 | u32 data_len; /* Total bytes to transfer */ | |
510 | u8 cmd_priority_task_attr; /* priority and task attrs */ | |
511 | #define IOACCEL2_PRIORITY_MASK 0x78 | |
512 | #define IOACCEL2_ATTR_MASK 0x07 | |
513 | u8 sg_count; /* Number of sg elements */ | |
514 | u8 reserved3[2]; /* Reserved */ | |
515 | u64 err_ptr; /* Error Pointer */ | |
516 | u32 err_len; /* Error Length*/ | |
517 | u8 reserved4[4]; /* Reserved */ | |
518 | struct ioaccel2_sg_element sg[IOACCEL2_MAXSGENTRIES]; | |
519 | struct io_accel2_scsi_response error_data; | |
520 | u8 pad[IOACCEL2_PAD]; | |
521 | }; | |
522 | ||
523 | /* | |
524 | * defines for Mode 2 command struct | |
525 | * FIXME: this can't be all I need mfm | |
526 | */ | |
527 | #define IOACCEL2_IU_TYPE 0x40 | |
528 | #define IU_TYPE_TMF 0x41 | |
529 | #define IOACCEL2_DIR_NO_DATA 0x00 | |
530 | #define IOACCEL2_DIR_DATA_IN 0x01 | |
531 | #define IOACCEL2_DIR_DATA_OUT 0x02 | |
532 | /* | |
533 | * SCSI Task Management Request format for Accelerator Mode 2 | |
534 | */ | |
535 | struct hpsa_tmf_struct { | |
536 | u8 iu_type; /* Information Unit Type */ | |
537 | u8 reply_queue; /* Reply Queue ID */ | |
538 | u8 tmf; /* Task Management Function */ | |
539 | u8 reserved1; /* byte 3 Reserved */ | |
540 | u32 it_nexus; /* SCSI I-T Nexus */ | |
541 | u8 lun_id[8]; /* LUN ID for TMF request */ | |
542 | struct vals32 Tag; /* cciss tag associated w/ request */ | |
543 | struct vals32 abort_tag;/* cciss tag of SCSI cmd or task to abort */ | |
544 | u64 error_ptr; /* Error Pointer */ | |
545 | u32 error_len; /* Error Length */ | |
546 | }; | |
547 | ||
edd16368 SC |
548 | /* Configuration Table Structure */ |
549 | struct HostWrite { | |
01a02ffc | 550 | u32 TransportRequest; |
b9af4937 | 551 | u32 command_pool_addr_hi; |
01a02ffc SC |
552 | u32 CoalIntDelay; |
553 | u32 CoalIntCount; | |
edd16368 SC |
554 | }; |
555 | ||
303932fd DB |
556 | #define SIMPLE_MODE 0x02 |
557 | #define PERFORMANT_MODE 0x04 | |
558 | #define MEMQ_MODE 0x08 | |
e1f7de0c | 559 | #define IOACCEL_MODE_1 0x80 |
303932fd | 560 | |
283b4a9b SC |
561 | #define DRIVER_SUPPORT_UA_ENABLE 0x00000001 |
562 | ||
edd16368 | 563 | struct CfgTable { |
303932fd DB |
564 | u8 Signature[4]; |
565 | u32 SpecValence; | |
566 | u32 TransportSupport; | |
567 | u32 TransportActive; | |
568 | struct HostWrite HostWrite; | |
569 | u32 CmdsOutMax; | |
570 | u32 BusTypes; | |
571 | u32 TransMethodOffset; | |
572 | u8 ServerName[16]; | |
573 | u32 HeartBeat; | |
97a5e98c SC |
574 | u32 driver_support; |
575 | #define ENABLE_SCSI_PREFETCH 0x100 | |
28e13446 | 576 | #define ENABLE_UNIT_ATTN 0x01 |
303932fd DB |
577 | u32 MaxScatterGatherElements; |
578 | u32 MaxLogicalUnits; | |
579 | u32 MaxPhysicalDevices; | |
580 | u32 MaxPhysicalDrivesPerLogicalUnit; | |
581 | u32 MaxPerformantModeCommands; | |
75167d2c SC |
582 | u32 MaxBlockFetch; |
583 | u32 PowerConservationSupport; | |
584 | u32 PowerConservationEnable; | |
585 | u32 TMFSupportFlags; | |
586 | u8 TMFTagMask[8]; | |
587 | u8 reserved[0x78 - 0x70]; | |
1df8552a SC |
588 | u32 misc_fw_support; /* offset 0x78 */ |
589 | #define MISC_FW_DOORBELL_RESET (0x02) | |
cf0b08d0 | 590 | #define MISC_FW_DOORBELL_RESET2 (0x010) |
283b4a9b SC |
591 | #define MISC_FW_RAID_OFFLOAD_BASIC (0x020) |
592 | #define MISC_FW_EVENT_NOTIFY (0x080) | |
580ada3c | 593 | u8 driver_version[32]; |
283b4a9b SC |
594 | u32 max_cached_write_size; |
595 | u8 driver_scratchpad[16]; | |
596 | u32 max_error_info_length; | |
597 | u32 io_accel_max_embedded_sg_count; | |
598 | u32 io_accel_request_size_offset; | |
599 | u32 event_notify; | |
76438d08 SC |
600 | #define HPSA_EVENT_NOTIFY_ACCEL_IO_PATH_STATE_CHANGE (1 << 30) |
601 | #define HPSA_EVENT_NOTIFY_ACCEL_IO_PATH_CONFIG_CHANGE (1 << 31) | |
283b4a9b | 602 | u32 clear_event_notify; |
303932fd DB |
603 | }; |
604 | ||
605 | #define NUM_BLOCKFETCH_ENTRIES 8 | |
606 | struct TransTable_struct { | |
607 | u32 BlockFetch[NUM_BLOCKFETCH_ENTRIES]; | |
608 | u32 RepQSize; | |
609 | u32 RepQCount; | |
610 | u32 RepQCtrAddrLow32; | |
611 | u32 RepQCtrAddrHigh32; | |
254f796b MG |
612 | #define MAX_REPLY_QUEUES 8 |
613 | struct vals32 RepQAddr[MAX_REPLY_QUEUES]; | |
edd16368 SC |
614 | }; |
615 | ||
616 | struct hpsa_pci_info { | |
617 | unsigned char bus; | |
618 | unsigned char dev_fn; | |
619 | unsigned short domain; | |
01a02ffc | 620 | u32 board_id; |
edd16368 SC |
621 | }; |
622 | ||
623 | #pragma pack() | |
624 | #endif /* HPSA_CMD_H */ |