projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[SCSI] lpfc 8.1.12 : Add support for async scanning
[deliverable/linux.git] / drivers / scsi / lpfc / lpfc_init.c
CommitLineData
dea3101e 1/*******************************************************************
2 * This file is part of the Emulex Linux Device Driver for *
c44ce173 3 * Fibre Channel Host Bus Adapters. *
41415862 4 * Copyright (C) 2004-2006 Emulex. All rights reserved. *
c44ce173 5 * EMULEX and SLI are trademarks of Emulex. *
dea3101e 6 * www.emulex.com *
c44ce173 7 * Portions Copyright (C) 2004-2005 Christoph Hellwig *
dea3101e 8 * *
9 * This program is free software; you can redistribute it and/or *
c44ce173
JSEC		 10 * modify it under the terms of version 2 of the GNU General *
11 * Public License as published by the Free Software Foundation. *
12 * This program is distributed in the hope that it will be useful. *
13 * ALL EXPRESS OR IMPLIED CONDITIONS, REPRESENTATIONS AND *
14 * WARRANTIES, INCLUDING ANY IMPLIED WARRANTY OF MERCHANTABILITY, *
15 * FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT, ARE *
16 * DISCLAIMED, EXCEPT TO THE EXTENT THAT SUCH DISCLAIMERS ARE HELD *
17 * TO BE LEGALLY INVALID. See the GNU General Public License for *
18 * more details, a copy of which can be found in the file COPYING *
19 * included with this package. *
dea3101e 20 *******************************************************************/
21
dea3101e 22#include <linux/blkdev.h>
23#include <linux/delay.h>
24#include <linux/dma-mapping.h>
25#include <linux/idr.h>
26#include <linux/interrupt.h>
27#include <linux/kthread.h>
28#include <linux/pci.h>
29#include <linux/spinlock.h>
30
91886523 31#include <scsi/scsi.h>
dea3101e 32#include <scsi/scsi_device.h>
33#include <scsi/scsi_host.h>
34#include <scsi/scsi_transport_fc.h>
35
36#include "lpfc_hw.h"
37#include "lpfc_sli.h"
38#include "lpfc_disc.h"
39#include "lpfc_scsi.h"
40#include "lpfc.h"
41#include "lpfc_logmsg.h"
42#include "lpfc_crtn.h"
43#include "lpfc_version.h"
44
74b72a59 45static int lpfc_parse_vpd(struct lpfc_hba *, uint8_t *, int);
dea3101e 46static void lpfc_get_hba_model_desc(struct lpfc_hba *, uint8_t *, uint8_t *);
47static int lpfc_post_rcv_buf(struct lpfc_hba *);
48
49static struct scsi_transport_template *lpfc_transport_template = NULL;
50static DEFINE_IDR(lpfc_hba_index);
51
52/************************************************************************/
53/* */
54/* lpfc_config_port_prep */
55/* This routine will do LPFC initialization prior to the */
56/* CONFIG_PORT mailbox command. This will be initialized */
57/* as a SLI layer callback routine. */
58/* This routine returns 0 on success or -ERESTART if it wants */
59/* the SLI layer to reset the HBA and try again. Any */
60/* other return value indicates an error. */
61/* */
62/************************************************************************/
63int
64lpfc_config_port_prep(struct lpfc_hba * phba)
65{
66 lpfc_vpd_t *vp = &phba->vpd;
67 int i = 0, rc;
68 LPFC_MBOXQ_t *pmb;
69 MAILBOX_t *mb;
70 char *lpfc_vpd_data = NULL;
71 uint16_t offset = 0;
72 static char licensed[56] =
73 "key unlock for use with gnu public licensed code only\0";
65a29c16 74 static int init_key = 1;
dea3101e 75
76 pmb = mempool_alloc(phba->mbox_mem_pool, GFP_KERNEL);
77 if (!pmb) {
78 phba->hba_state = LPFC_HBA_ERROR;
79 return -ENOMEM;
80 }
81
82 mb = &pmb->mb;
83 phba->hba_state = LPFC_INIT_MBX_CMDS;
84
85 if (lpfc_is_LC_HBA(phba->pcidev->device)) {
65a29c16
JS		 86 if (init_key) {
87 uint32_t *ptext = (uint32_t *) licensed;
dea3101e 88
65a29c16
JS		 89 for (i = 0; i < 56; i += sizeof (uint32_t), ptext++)
90 *ptext = cpu_to_be32(*ptext);
91 init_key = 0;
92 }
dea3101e 93
94 lpfc_read_nv(phba, pmb);
95 memset((char*)mb->un.varRDnvp.rsvd3, 0,
96 sizeof (mb->un.varRDnvp.rsvd3));
97 memcpy((char*)mb->un.varRDnvp.rsvd3, licensed,
98 sizeof (licensed));
99
100 rc = lpfc_sli_issue_mbox(phba, pmb, MBX_POLL);
101
102 if (rc != MBX_SUCCESS) {
103 lpfc_printf_log(phba,
104 KERN_ERR,
105 LOG_MBOX,
106 "%d:0324 Config Port initialization "
107 "error, mbxCmd x%x READ_NVPARM, "
108 "mbxStatus x%x\n",
109 phba->brd_no,
110 mb->mbxCommand, mb->mbxStatus);
111 mempool_free(pmb, phba->mbox_mem_pool);
112 return -ERESTART;
113 }
114 memcpy(phba->wwnn, (char *)mb->un.varRDnvp.nodename,
115 sizeof (mb->un.varRDnvp.nodename));
116 }
117
118 /* Setup and issue mailbox READ REV command */
119 lpfc_read_rev(phba, pmb);
120 rc = lpfc_sli_issue_mbox(phba, pmb, MBX_POLL);
121 if (rc != MBX_SUCCESS) {
122 lpfc_printf_log(phba,
123 KERN_ERR,
124 LOG_INIT,
125 "%d:0439 Adapter failed to init, mbxCmd x%x "
126 "READ_REV, mbxStatus x%x\n",
127 phba->brd_no,
128 mb->mbxCommand, mb->mbxStatus);
129 mempool_free( pmb, phba->mbox_mem_pool);
130 return -ERESTART;
131 }
132
1de933f3
JSEC		 133 /*
134 * The value of rr must be 1 since the driver set the cv field to 1.
135 * This setting requires the FW to set all revision fields.
dea3101e 136 */
1de933f3 137 if (mb->un.varRdRev.rr == 0) {
dea3101e 138 vp->rev.rBit = 0;
1de933f3
JSEC		 139 lpfc_printf_log(phba, KERN_ERR, LOG_INIT,
140 "%d:0440 Adapter failed to init, READ_REV has "
141 "missing revision information.\n",
142 phba->brd_no);
dea3101e 143 mempool_free(pmb, phba->mbox_mem_pool);
144 return -ERESTART;
dea3101e 145 }
146
147 /* Save information as VPD data */
1de933f3
JSEC		 148 vp->rev.rBit = 1;
149 vp->rev.sli1FwRev = mb->un.varRdRev.sli1FwRev;
150 memcpy(vp->rev.sli1FwName, (char*) mb->un.varRdRev.sli1FwName, 16);
151 vp->rev.sli2FwRev = mb->un.varRdRev.sli2FwRev;
152 memcpy(vp->rev.sli2FwName, (char *) mb->un.varRdRev.sli2FwName, 16);
dea3101e 153 vp->rev.biuRev = mb->un.varRdRev.biuRev;
154 vp->rev.smRev = mb->un.varRdRev.smRev;
155 vp->rev.smFwRev = mb->un.varRdRev.un.smFwRev;
156 vp->rev.endecRev = mb->un.varRdRev.endecRev;
157 vp->rev.fcphHigh = mb->un.varRdRev.fcphHigh;
158 vp->rev.fcphLow = mb->un.varRdRev.fcphLow;
159 vp->rev.feaLevelHigh = mb->un.varRdRev.feaLevelHigh;
160 vp->rev.feaLevelLow = mb->un.varRdRev.feaLevelLow;
161 vp->rev.postKernRev = mb->un.varRdRev.postKernRev;
162 vp->rev.opFwRev = mb->un.varRdRev.opFwRev;
163
164 if (lpfc_is_LC_HBA(phba->pcidev->device))
165 memcpy(phba->RandomData, (char *)&mb->un.varWords[24],
166 sizeof (phba->RandomData));
167
dea3101e 168 /* Get adapter VPD information */
169 pmb->context2 = kmalloc(DMP_RSP_SIZE, GFP_KERNEL);
170 if (!pmb->context2)
171 goto out_free_mbox;
172 lpfc_vpd_data = kmalloc(DMP_VPD_SIZE, GFP_KERNEL);
173 if (!lpfc_vpd_data)
174 goto out_free_context2;
175
176 do {
177 lpfc_dump_mem(phba, pmb, offset);
178 rc = lpfc_sli_issue_mbox(phba, pmb, MBX_POLL);
179
180 if (rc != MBX_SUCCESS) {
181 lpfc_printf_log(phba, KERN_INFO, LOG_INIT,
182 "%d:0441 VPD not present on adapter, "
183 "mbxCmd x%x DUMP VPD, mbxStatus x%x\n",
184 phba->brd_no,
185 mb->mbxCommand, mb->mbxStatus);
74b72a59 186 mb->un.varDmp.word_cnt = 0;
dea3101e 187 }
74b72a59
JW		 188 if (mb->un.varDmp.word_cnt > DMP_VPD_SIZE - offset)
189 mb->un.varDmp.word_cnt = DMP_VPD_SIZE - offset;
dea3101e 190 lpfc_sli_pcimem_bcopy(pmb->context2, lpfc_vpd_data + offset,
191 mb->un.varDmp.word_cnt);
192 offset += mb->un.varDmp.word_cnt;
74b72a59
JW		 193 } while (mb->un.varDmp.word_cnt && offset < DMP_VPD_SIZE);
194 lpfc_parse_vpd(phba, lpfc_vpd_data, offset);
dea3101e 195
196 kfree(lpfc_vpd_data);
197out_free_context2:
198 kfree(pmb->context2);
199out_free_mbox:
200 mempool_free(pmb, phba->mbox_mem_pool);
201 return 0;
202}
203
204/************************************************************************/
205/* */
206/* lpfc_config_port_post */
207/* This routine will do LPFC initialization after the */
208/* CONFIG_PORT mailbox command. This will be initialized */
209/* as a SLI layer callback routine. */
210/* This routine returns 0 on success. Any other return value */
211/* indicates an error. */
212/* */
213/************************************************************************/
214int
215lpfc_config_port_post(struct lpfc_hba * phba)
216{
217 LPFC_MBOXQ_t *pmb;
218 MAILBOX_t *mb;
219 struct lpfc_dmabuf *mp;
220 struct lpfc_sli *psli = &phba->sli;
221 uint32_t status, timeout;
222 int i, j, rc;
223
224 pmb = mempool_alloc(phba->mbox_mem_pool, GFP_KERNEL);
225 if (!pmb) {
226 phba->hba_state = LPFC_HBA_ERROR;
227 return -ENOMEM;
228 }
229 mb = &pmb->mb;
230
231 lpfc_config_link(phba, pmb);
232 rc = lpfc_sli_issue_mbox(phba, pmb, MBX_POLL);
233 if (rc != MBX_SUCCESS) {
234 lpfc_printf_log(phba,
235 KERN_ERR,
236 LOG_INIT,
237 "%d:0447 Adapter failed init, mbxCmd x%x "
238 "CONFIG_LINK mbxStatus x%x\n",
239 phba->brd_no,
240 mb->mbxCommand, mb->mbxStatus);
241 phba->hba_state = LPFC_HBA_ERROR;
242 mempool_free( pmb, phba->mbox_mem_pool);
243 return -EIO;
244 }
245
246 /* Get login parameters for NID. */
247 lpfc_read_sparam(phba, pmb);
248 if (lpfc_sli_issue_mbox(phba, pmb, MBX_POLL) != MBX_SUCCESS) {
249 lpfc_printf_log(phba,
250 KERN_ERR,
251 LOG_INIT,
252 "%d:0448 Adapter failed init, mbxCmd x%x "
253 "READ_SPARM mbxStatus x%x\n",
254 phba->brd_no,
255 mb->mbxCommand, mb->mbxStatus);
256 phba->hba_state = LPFC_HBA_ERROR;
257 mp = (struct lpfc_dmabuf *) pmb->context1;
258 mempool_free( pmb, phba->mbox_mem_pool);
259 lpfc_mbuf_free(phba, mp->virt, mp->phys);
260 kfree(mp);
261 return -EIO;
262 }
263
264 mp = (struct lpfc_dmabuf *) pmb->context1;
265
266 memcpy(&phba->fc_sparam, mp->virt, sizeof (struct serv_parm));
267 lpfc_mbuf_free(phba, mp->virt, mp->phys);
268 kfree(mp);
269 pmb->context1 = NULL;
270
a12e07bc
JS		 271 if (phba->cfg_soft_wwnn)
272 u64_to_wwn(phba->cfg_soft_wwnn, phba->fc_sparam.nodeName.u.wwn);
c3f28afa
JS		 273 if (phba->cfg_soft_wwpn)
274 u64_to_wwn(phba->cfg_soft_wwpn, phba->fc_sparam.portName.u.wwn);
dea3101e 275 memcpy(&phba->fc_nodename, &phba->fc_sparam.nodeName,
276 sizeof (struct lpfc_name));
277 memcpy(&phba->fc_portname, &phba->fc_sparam.portName,
278 sizeof (struct lpfc_name));
279 /* If no serial number in VPD data, use low 6 bytes of WWNN */
280 /* This should be consolidated into parse_vpd ? - mr */
281 if (phba->SerialNumber[0] == 0) {
282 uint8_t *outptr;
283
68ce1eb5 284 outptr = &phba->fc_nodename.u.s.IEEE[0];
dea3101e 285 for (i = 0; i < 12; i++) {
286 status = *outptr++;
287 j = ((status & 0xf0) >> 4);
288 if (j <= 9)
289 phba->SerialNumber[i] =
290 (char)((uint8_t) 0x30 + (uint8_t) j);
291 else
292 phba->SerialNumber[i] =
293 (char)((uint8_t) 0x61 + (uint8_t) (j - 10));
294 i++;
295 j = (status & 0xf);
296 if (j <= 9)
297 phba->SerialNumber[i] =
298 (char)((uint8_t) 0x30 + (uint8_t) j);
299 else
300 phba->SerialNumber[i] =
301 (char)((uint8_t) 0x61 + (uint8_t) (j - 10));
302 }
303 }
304
dea3101e 305 lpfc_read_config(phba, pmb);
306 if (lpfc_sli_issue_mbox(phba, pmb, MBX_POLL) != MBX_SUCCESS) {
307 lpfc_printf_log(phba,
308 KERN_ERR,
309 LOG_INIT,
310 "%d:0453 Adapter failed to init, mbxCmd x%x "
311 "READ_CONFIG, mbxStatus x%x\n",
312 phba->brd_no,
313 mb->mbxCommand, mb->mbxStatus);
314 phba->hba_state = LPFC_HBA_ERROR;
315 mempool_free( pmb, phba->mbox_mem_pool);
316 return -EIO;
317 }
318
319 /* Reset the DFT_HBA_Q_DEPTH to the max xri */
320 if (phba->cfg_hba_queue_depth > (mb->un.varRdConfig.max_xri+1))
321 phba->cfg_hba_queue_depth =
322 mb->un.varRdConfig.max_xri + 1;
323
324 phba->lmt = mb->un.varRdConfig.lmt;
74b72a59
JW		 325
326 /* Get the default values for Model Name and Description */
327 lpfc_get_hba_model_desc(phba, phba->ModelName, phba->ModelDesc);
328
329 if ((phba->cfg_link_speed > LINK_SPEED_10G)
330 || ((phba->cfg_link_speed == LINK_SPEED_1G)
331 && !(phba->lmt & LMT_1Gb))
332 || ((phba->cfg_link_speed == LINK_SPEED_2G)
333 && !(phba->lmt & LMT_2Gb))
334 || ((phba->cfg_link_speed == LINK_SPEED_4G)
335 && !(phba->lmt & LMT_4Gb))
336 || ((phba->cfg_link_speed == LINK_SPEED_8G)
337 && !(phba->lmt & LMT_8Gb))
338 || ((phba->cfg_link_speed == LINK_SPEED_10G)
339 && !(phba->lmt & LMT_10Gb))) {
340 /* Reset link speed to auto */
dea3101e 341 lpfc_printf_log(phba,
342 KERN_WARNING,
343 LOG_LINK_EVENT,
344 "%d:1302 Invalid speed for this board: "
345 "Reset link speed to auto: x%x\n",
346 phba->brd_no,
347 phba->cfg_link_speed);
348 phba->cfg_link_speed = LINK_SPEED_AUTO;
349 }
350
351 phba->hba_state = LPFC_LINK_DOWN;
352
353 /* Only process IOCBs on ring 0 till hba_state is READY */
a4bc3379
JS		 354 if (psli->ring[psli->extra_ring].cmdringaddr)
355 psli->ring[psli->extra_ring].flag |= LPFC_STOP_IOCB_EVENT;
dea3101e 356 if (psli->ring[psli->fcp_ring].cmdringaddr)
357 psli->ring[psli->fcp_ring].flag |= LPFC_STOP_IOCB_EVENT;
358 if (psli->ring[psli->next_ring].cmdringaddr)
359 psli->ring[psli->next_ring].flag |= LPFC_STOP_IOCB_EVENT;
360
361 /* Post receive buffers for desired rings */
362 lpfc_post_rcv_buf(phba);
363
364 /* Enable appropriate host interrupts */
365 spin_lock_irq(phba->host->host_lock);
366 status = readl(phba->HCregaddr);
367 status |= HC_MBINT_ENA | HC_ERINT_ENA | HC_LAINT_ENA;
368 if (psli->num_rings > 0)
369 status |= HC_R0INT_ENA;
370 if (psli->num_rings > 1)
371 status |= HC_R1INT_ENA;
372 if (psli->num_rings > 2)
373 status |= HC_R2INT_ENA;
374 if (psli->num_rings > 3)
375 status |= HC_R3INT_ENA;
376
875fbdfe
JSEC		 377 if ((phba->cfg_poll & ENABLE_FCP_RING_POLLING) &&
378 (phba->cfg_poll & DISABLE_FCP_RING_INT))
379 status &= ~(HC_R0INT_ENA << LPFC_FCP_RING);
380
dea3101e 381 writel(status, phba->HCregaddr);
382 readl(phba->HCregaddr); /* flush */
383 spin_unlock_irq(phba->host->host_lock);
384
385 /*
386 * Setup the ring 0 (els) timeout handler
387 */
388 timeout = phba->fc_ratov << 1;
1dcb58e5 389 mod_timer(&phba->els_tmofunc, jiffies + HZ * timeout);
dea3101e 390
391 lpfc_init_link(phba, pmb, phba->cfg_topology, phba->cfg_link_speed);
392 pmb->mbox_cmpl = lpfc_sli_def_mbox_cmpl;
8aee918a 393 rc = lpfc_sli_issue_mbox(phba, pmb, MBX_NOWAIT);
5b8bd0c9 394 lpfc_set_loopback_flag(phba);
8aee918a 395 if (rc != MBX_SUCCESS) {
dea3101e 396 lpfc_printf_log(phba,
397 KERN_ERR,
398 LOG_INIT,
399 "%d:0454 Adapter failed to init, mbxCmd x%x "
400 "INIT_LINK, mbxStatus x%x\n",
401 phba->brd_no,
402 mb->mbxCommand, mb->mbxStatus);
403
404 /* Clear all interrupt enable conditions */
405 writel(0, phba->HCregaddr);
406 readl(phba->HCregaddr); /* flush */
407 /* Clear all pending interrupts */
408 writel(0xffffffff, phba->HAregaddr);
409 readl(phba->HAregaddr); /* flush */
410
411 phba->hba_state = LPFC_HBA_ERROR;
8aee918a
JS		 412 if (rc != MBX_BUSY)
413 mempool_free(pmb, phba->mbox_mem_pool);
dea3101e 414 return -EIO;
415 }
416 /* MBOX buffer will be freed in mbox compl */
417
ce8b3ce5
JS		 418 return (0);
419}
420
dea3101e 421/************************************************************************/
422/* */
423/* lpfc_hba_down_prep */
424/* This routine will do LPFC uninitialization before the */
425/* HBA is reset when bringing down the SLI Layer. This will be */
426/* initialized as a SLI layer callback routine. */
427/* This routine returns 0 on success. Any other return value */
428/* indicates an error. */
429/* */
430/************************************************************************/
431int
432lpfc_hba_down_prep(struct lpfc_hba * phba)
433{
434 /* Disable interrupts */
435 writel(0, phba->HCregaddr);
436 readl(phba->HCregaddr); /* flush */
437
438 /* Cleanup potential discovery resources */
439 lpfc_els_flush_rscn(phba);
440 lpfc_els_flush_cmd(phba);
441 lpfc_disc_flush_list(phba);
442
443 return (0);
444}
445
41415862
JW		 446/************************************************************************/
447/* */
448/* lpfc_hba_down_post */
449/* This routine will do uninitialization after the HBA is reset */
450/* when bringing down the SLI Layer. */
451/* This routine returns 0 on success. Any other return value */
452/* indicates an error. */
453/* */
454/************************************************************************/
455int
456lpfc_hba_down_post(struct lpfc_hba * phba)
457{
458 struct lpfc_sli *psli = &phba->sli;
459 struct lpfc_sli_ring *pring;
460 struct lpfc_dmabuf *mp, *next_mp;
461 int i;
462
463 /* Cleanup preposted buffers on the ELS ring */
464 pring = &psli->ring[LPFC_ELS_RING];
465 list_for_each_entry_safe(mp, next_mp, &pring->postbufq, list) {
466 list_del(&mp->list);
467 pring->postbufq_cnt--;
468 lpfc_mbuf_free(phba, mp->virt, mp->phys);
469 kfree(mp);
470 }
471
472 for (i = 0; i < psli->num_rings; i++) {
473 pring = &psli->ring[i];
474 lpfc_sli_abort_iocb_ring(phba, pring);
475 }
476
477 return 0;
478}
479
dea3101e 480/************************************************************************/
481/* */
482/* lpfc_handle_eratt */
483/* This routine will handle processing a Host Attention */
484/* Error Status event. This will be initialized */
485/* as a SLI layer callback routine. */
486/* */
487/************************************************************************/
488void
489lpfc_handle_eratt(struct lpfc_hba * phba)
490{
491 struct lpfc_sli *psli = &phba->sli;
492 struct lpfc_sli_ring *pring;
d2873e4c 493 uint32_t event_data;
8d63f375
LV		 494 /* If the pci channel is offline, ignore possible errors,
495 * since we cannot communicate with the pci card anyway. */
496 if (pci_channel_offline(phba->pcidev))
497 return;
dea3101e 498
f5603511
JS		 499 if (phba->work_hs & HS_FFER6 ||
500 phba->work_hs & HS_FFER5) {
dea3101e 501 /* Re-establishing Link */
502 lpfc_printf_log(phba, KERN_INFO, LOG_LINK_EVENT,
503 "%d:1301 Re-establishing Link "
504 "Data: x%x x%x x%x\n",
505 phba->brd_no, phba->work_hs,
506 phba->work_status[0], phba->work_status[1]);
507 spin_lock_irq(phba->host->host_lock);
508 phba->fc_flag |= FC_ESTABLISH_LINK;
9290831f 509 psli->sli_flag &= ~LPFC_SLI2_ACTIVE;
dea3101e 510 spin_unlock_irq(phba->host->host_lock);
511
512 /*
513 * Firmware stops when it triggled erratt with HS_FFER6.
514 * That could cause the I/Os dropped by the firmware.
515 * Error iocb (I/O) on txcmplq and let the SCSI layer
516 * retry it after re-establishing link.
517 */
518 pring = &psli->ring[psli->fcp_ring];
519 lpfc_sli_abort_iocb_ring(phba, pring);
520
521
522 /*
523 * There was a firmware error. Take the hba offline and then
524 * attempt to restart it.
525 */
46fa311e 526 lpfc_offline_prep(phba);
dea3101e 527 lpfc_offline(phba);
41415862 528 lpfc_sli_brdrestart(phba);
dea3101e 529 if (lpfc_online(phba) == 0) { /* Initialize the HBA */
530 mod_timer(&phba->fc_estabtmo, jiffies + HZ * 60);
46fa311e 531 lpfc_unblock_mgmt_io(phba);
dea3101e 532 return;
533 }
46fa311e 534 lpfc_unblock_mgmt_io(phba);
dea3101e 535 } else {
536 /* The if clause above forces this code path when the status
537 * failure is a value other than FFER6. Do not call the offline
538 * twice. This is the adapter hardware error path.
539 */
540 lpfc_printf_log(phba, KERN_ERR, LOG_INIT,
541 "%d:0457 Adapter Hardware Error "
542 "Data: x%x x%x x%x\n",
543 phba->brd_no, phba->work_hs,
544 phba->work_status[0], phba->work_status[1]);
545
d2873e4c
JS		 546 event_data = FC_REG_DUMP_EVENT;
547 fc_host_post_vendor_event(phba->host, fc_get_event_number(),
548 sizeof(event_data), (char *) &event_data,
549 SCSI_NL_VID_TYPE_PCI | PCI_VENDOR_ID_EMULEX);
550
9290831f 551 psli->sli_flag &= ~LPFC_SLI2_ACTIVE;
46fa311e 552 lpfc_offline_prep(phba);
dea3101e 553 lpfc_offline(phba);
46fa311e 554 lpfc_unblock_mgmt_io(phba);
41415862
JW		 555 phba->hba_state = LPFC_HBA_ERROR;
556 lpfc_hba_down_post(phba);
dea3101e 557 }
558}
559
560/************************************************************************/
561/* */
562/* lpfc_handle_latt */
563/* This routine will handle processing a Host Attention */
564/* Link Status event. This will be initialized */
565/* as a SLI layer callback routine. */
566/* */
567/************************************************************************/
568void
569lpfc_handle_latt(struct lpfc_hba * phba)
570{
571 struct lpfc_sli *psli = &phba->sli;
572 LPFC_MBOXQ_t *pmb;
573 volatile uint32_t control;
574 struct lpfc_dmabuf *mp;
575 int rc = -ENOMEM;
576
577 pmb = (LPFC_MBOXQ_t *)mempool_alloc(phba->mbox_mem_pool, GFP_KERNEL);
578 if (!pmb)
579 goto lpfc_handle_latt_err_exit;
580
581 mp = kmalloc(sizeof(struct lpfc_dmabuf), GFP_KERNEL);
582 if (!mp)
583 goto lpfc_handle_latt_free_pmb;
584
585 mp->virt = lpfc_mbuf_alloc(phba, 0, &mp->phys);
586 if (!mp->virt)
587 goto lpfc_handle_latt_free_mp;
588
589 rc = -EIO;
590
6281bfe0
JSEC		 591 /* Cleanup any outstanding ELS commands */
592 lpfc_els_flush_cmd(phba);
dea3101e 593
594 psli->slistat.link_event++;
595 lpfc_read_la(phba, pmb, mp);
596 pmb->mbox_cmpl = lpfc_mbx_cmpl_read_la;
597 rc = lpfc_sli_issue_mbox (phba, pmb, (MBX_NOWAIT | MBX_STOP_IOCB));
598 if (rc == MBX_NOT_FINISHED)
14691150 599 goto lpfc_handle_latt_free_mbuf;
dea3101e 600
601 /* Clear Link Attention in HA REG */
602 spin_lock_irq(phba->host->host_lock);
603 writel(HA_LATT, phba->HAregaddr);
604 readl(phba->HAregaddr); /* flush */
605 spin_unlock_irq(phba->host->host_lock);
606
607 return;
608
14691150
JS		 609lpfc_handle_latt_free_mbuf:
610 lpfc_mbuf_free(phba, mp->virt, mp->phys);
dea3101e 611lpfc_handle_latt_free_mp:
612 kfree(mp);
613lpfc_handle_latt_free_pmb:
1dcb58e5 614 mempool_free(pmb, phba->mbox_mem_pool);
dea3101e 615lpfc_handle_latt_err_exit:
616 /* Enable Link attention interrupts */
617 spin_lock_irq(phba->host->host_lock);
618 psli->sli_flag |= LPFC_PROCESS_LA;
619 control = readl(phba->HCregaddr);
620 control |= HC_LAINT_ENA;
621 writel(control, phba->HCregaddr);
622 readl(phba->HCregaddr); /* flush */
623
624 /* Clear Link Attention in HA REG */
625 writel(HA_LATT, phba->HAregaddr);
626 readl(phba->HAregaddr); /* flush */
627 spin_unlock_irq(phba->host->host_lock);
628 lpfc_linkdown(phba);
629 phba->hba_state = LPFC_HBA_ERROR;
630
631 /* The other case is an error from issue_mbox */
632 if (rc == -ENOMEM)
633 lpfc_printf_log(phba,
634 KERN_WARNING,
635 LOG_MBOX,
636 "%d:0300 READ_LA: no buffers\n",
637 phba->brd_no);
638
639 return;
640}
641
642/************************************************************************/
643/* */
644/* lpfc_parse_vpd */
645/* This routine will parse the VPD data */
646/* */
647/************************************************************************/
648static int
74b72a59 649lpfc_parse_vpd(struct lpfc_hba * phba, uint8_t * vpd, int len)
dea3101e 650{
651 uint8_t lenlo, lenhi;
07da60c1 652 int Length;
dea3101e 653 int i, j;
654 int finished = 0;
655 int index = 0;
656
657 if (!vpd)
658 return 0;
659
660 /* Vital Product */
661 lpfc_printf_log(phba,
662 KERN_INFO,
663 LOG_INIT,
664 "%d:0455 Vital Product Data: x%x x%x x%x x%x\n",
665 phba->brd_no,
666 (uint32_t) vpd[0], (uint32_t) vpd[1], (uint32_t) vpd[2],
667 (uint32_t) vpd[3]);
74b72a59 668 while (!finished && (index < (len - 4))) {
dea3101e 669 switch (vpd[index]) {
670 case 0x82:
74b72a59 671 case 0x91:
dea3101e 672 index += 1;
673 lenlo = vpd[index];
674 index += 1;
675 lenhi = vpd[index];
676 index += 1;
677 i = ((((unsigned short)lenhi) << 8) + lenlo);
678 index += i;
679 break;
680 case 0x90:
681 index += 1;
682 lenlo = vpd[index];
683 index += 1;
684 lenhi = vpd[index];
685 index += 1;
686 Length = ((((unsigned short)lenhi) << 8) + lenlo);
74b72a59
JW		 687 if (Length > len - index)
688 Length = len - index;
dea3101e 689 while (Length > 0) {
690 /* Look for Serial Number */
691 if ((vpd[index] == 'S') && (vpd[index+1] == 'N')) {
692 index += 2;
693 i = vpd[index];
694 index += 1;
695 j = 0;
696 Length -= (3+i);
697 while(i--) {
698 phba->SerialNumber[j++] = vpd[index++];
699 if (j == 31)
700 break;
701 }
702 phba->SerialNumber[j] = 0;
703 continue;
704 }
705 else if ((vpd[index] == 'V') && (vpd[index+1] == '1')) {
706 phba->vpd_flag |= VPD_MODEL_DESC;
707 index += 2;
708 i = vpd[index];
709 index += 1;
710 j = 0;
711 Length -= (3+i);
712 while(i--) {
713 phba->ModelDesc[j++] = vpd[index++];
714 if (j == 255)
715 break;
716 }
717 phba->ModelDesc[j] = 0;
718 continue;
719 }
720 else if ((vpd[index] == 'V') && (vpd[index+1] == '2')) {
721 phba->vpd_flag |= VPD_MODEL_NAME;
722 index += 2;
723 i = vpd[index];
724 index += 1;
725 j = 0;
726 Length -= (3+i);
727 while(i--) {
728 phba->ModelName[j++] = vpd[index++];
729 if (j == 79)
730 break;
731 }
732 phba->ModelName[j] = 0;
733 continue;
734 }
735 else if ((vpd[index] == 'V') && (vpd[index+1] == '3')) {
736 phba->vpd_flag |= VPD_PROGRAM_TYPE;
737 index += 2;
738 i = vpd[index];
739 index += 1;
740 j = 0;
741 Length -= (3+i);
742 while(i--) {
743 phba->ProgramType[j++] = vpd[index++];
744 if (j == 255)
745 break;
746 }
747 phba->ProgramType[j] = 0;
748 continue;
749 }
750 else if ((vpd[index] == 'V') && (vpd[index+1] == '4')) {
751 phba->vpd_flag |= VPD_PORT;
752 index += 2;
753 i = vpd[index];
754 index += 1;
755 j = 0;
756 Length -= (3+i);
757 while(i--) {
758 phba->Port[j++] = vpd[index++];
759 if (j == 19)
760 break;
761 }
762 phba->Port[j] = 0;
763 continue;
764 }
765 else {
766 index += 2;
767 i = vpd[index];
768 index += 1;
769 index += i;
770 Length -= (3 + i);
771 }
772 }
773 finished = 0;
774 break;
775 case 0x78:
776 finished = 1;
777 break;
778 default:
779 index ++;
780 break;
781 }
74b72a59 782 }
dea3101e 783
784 return(1);
785}
786
787static void
788lpfc_get_hba_model_desc(struct lpfc_hba * phba, uint8_t * mdp, uint8_t * descp)
789{
790 lpfc_vpd_t *vp;
fefcb2b6 791 uint16_t dev_id = phba->pcidev->device;
74b72a59 792 int max_speed;
74b72a59
JW		 793 struct {
794 char * name;
795 int max_speed;
74b72a59 796 char * bus;
18a3b596 797 } m = {"<Unknown>", 0, ""};
74b72a59
JW		 798
799 if (mdp && mdp[0] != '\0'
800 && descp && descp[0] != '\0')
801 return;
802
803 if (phba->lmt & LMT_10Gb)
804 max_speed = 10;
805 else if (phba->lmt & LMT_8Gb)
806 max_speed = 8;
807 else if (phba->lmt & LMT_4Gb)
808 max_speed = 4;
809 else if (phba->lmt & LMT_2Gb)
810 max_speed = 2;
811 else
812 max_speed = 1;
dea3101e 813
814 vp = &phba->vpd;
dea3101e 815
e4adb204 816 switch (dev_id) {
06325e74 817 case PCI_DEVICE_ID_FIREFLY:
18a3b596 818 m = (typeof(m)){"LP6000", max_speed, "PCI"};
06325e74 819 break;
dea3101e 820 case PCI_DEVICE_ID_SUPERFLY:
821 if (vp->rev.biuRev >= 1 && vp->rev.biuRev <= 3)
18a3b596 822 m = (typeof(m)){"LP7000", max_speed, "PCI"};
dea3101e 823 else
18a3b596 824 m = (typeof(m)){"LP7000E", max_speed, "PCI"};
dea3101e 825 break;
826 case PCI_DEVICE_ID_DRAGONFLY:
18a3b596 827 m = (typeof(m)){"LP8000", max_speed, "PCI"};
dea3101e 828 break;
829 case PCI_DEVICE_ID_CENTAUR:
830 if (FC_JEDEC_ID(vp->rev.biuRev) == CENTAUR_2G_JEDEC_ID)
18a3b596 831 m = (typeof(m)){"LP9002", max_speed, "PCI"};
dea3101e 832 else
18a3b596 833 m = (typeof(m)){"LP9000", max_speed, "PCI"};
dea3101e 834 break;
835 case PCI_DEVICE_ID_RFLY:
18a3b596 836 m = (typeof(m)){"LP952", max_speed, "PCI"};
dea3101e 837 break;
838 case PCI_DEVICE_ID_PEGASUS:
18a3b596 839 m = (typeof(m)){"LP9802", max_speed, "PCI-X"};
dea3101e 840 break;
841 case PCI_DEVICE_ID_THOR:
18a3b596 842 m = (typeof(m)){"LP10000", max_speed, "PCI-X"};
dea3101e 843 break;
844 case PCI_DEVICE_ID_VIPER:
18a3b596 845 m = (typeof(m)){"LPX1000", max_speed, "PCI-X"};
dea3101e 846 break;
847 case PCI_DEVICE_ID_PFLY:
18a3b596 848 m = (typeof(m)){"LP982", max_speed, "PCI-X"};
dea3101e 849 break;
850 case PCI_DEVICE_ID_TFLY:
18a3b596 851 m = (typeof(m)){"LP1050", max_speed, "PCI-X"};
dea3101e 852 break;
853 case PCI_DEVICE_ID_HELIOS:
18a3b596 854 m = (typeof(m)){"LP11000", max_speed, "PCI-X2"};
dea3101e 855 break;
e4adb204 856 case PCI_DEVICE_ID_HELIOS_SCSP:
18a3b596 857 m = (typeof(m)){"LP11000-SP", max_speed, "PCI-X2"};
e4adb204
JSEC		 858 break;
859 case PCI_DEVICE_ID_HELIOS_DCSP:
18a3b596 860 m = (typeof(m)){"LP11002-SP", max_speed, "PCI-X2"};
e4adb204
JSEC		 861 break;
862 case PCI_DEVICE_ID_NEPTUNE:
18a3b596 863 m = (typeof(m)){"LPe1000", max_speed, "PCIe"};
e4adb204
JSEC		 864 break;
865 case PCI_DEVICE_ID_NEPTUNE_SCSP:
18a3b596 866 m = (typeof(m)){"LPe1000-SP", max_speed, "PCIe"};
e4adb204
JSEC		 867 break;
868 case PCI_DEVICE_ID_NEPTUNE_DCSP:
18a3b596 869 m = (typeof(m)){"LPe1002-SP", max_speed, "PCIe"};
e4adb204 870 break;
dea3101e 871 case PCI_DEVICE_ID_BMID:
18a3b596 872 m = (typeof(m)){"LP1150", max_speed, "PCI-X2"};
dea3101e 873 break;
874 case PCI_DEVICE_ID_BSMB:
18a3b596 875 m = (typeof(m)){"LP111", max_speed, "PCI-X2"};
dea3101e 876 break;
877 case PCI_DEVICE_ID_ZEPHYR:
18a3b596 878 m = (typeof(m)){"LPe11000", max_speed, "PCIe"};
dea3101e 879 break;
e4adb204 880 case PCI_DEVICE_ID_ZEPHYR_SCSP:
18a3b596 881 m = (typeof(m)){"LPe11000", max_speed, "PCIe"};
e4adb204
JSEC		 882 break;
883 case PCI_DEVICE_ID_ZEPHYR_DCSP:
18a3b596 884 m = (typeof(m)){"LPe11002-SP", max_speed, "PCIe"};
e4adb204 885 break;
dea3101e 886 case PCI_DEVICE_ID_ZMID:
18a3b596 887 m = (typeof(m)){"LPe1150", max_speed, "PCIe"};
dea3101e 888 break;
889 case PCI_DEVICE_ID_ZSMB:
18a3b596 890 m = (typeof(m)){"LPe111", max_speed, "PCIe"};
dea3101e 891 break;
892 case PCI_DEVICE_ID_LP101:
18a3b596 893 m = (typeof(m)){"LP101", max_speed, "PCI-X"};
dea3101e 894 break;
895 case PCI_DEVICE_ID_LP10000S:
18a3b596 896 m = (typeof(m)){"LP10000-S", max_speed, "PCI"};
06325e74 897 break;
e4adb204 898 case PCI_DEVICE_ID_LP11000S:
18a3b596
JS		 899 m = (typeof(m)){"LP11000-S", max_speed,
900 "PCI-X2"};
901 break;
e4adb204 902 case PCI_DEVICE_ID_LPE11000S:
18a3b596
JS		 903 m = (typeof(m)){"LPe11000-S", max_speed,
904 "PCIe"};
5cc36b3c
JSEC		 905 break;
906 default:
041976fb 907 m = (typeof(m)){ NULL };
e4adb204 908 break;
dea3101e 909 }
74b72a59
JW		 910
911 if (mdp && mdp[0] == '\0')
912 snprintf(mdp, 79,"%s", m.name);
913 if (descp && descp[0] == '\0')
914 snprintf(descp, 255,
18a3b596
JS		 915 "Emulex %s %dGb %s Fibre Channel Adapter",
916 m.name, m.max_speed, m.bus);
dea3101e 917}
918
919/**************************************************/
920/* lpfc_post_buffer */
921/* */
922/* This routine will post count buffers to the */
923/* ring with the QUE_RING_BUF_CN command. This */
924/* allows 3 buffers / command to be posted. */
925/* Returns the number of buffers NOT posted. */
926/**************************************************/
927int
928lpfc_post_buffer(struct lpfc_hba * phba, struct lpfc_sli_ring * pring, int cnt,
929 int type)
930{
931 IOCB_t *icmd;
0bd4ca25 932 struct lpfc_iocbq *iocb;
dea3101e 933 struct lpfc_dmabuf *mp1, *mp2;
934
935 cnt += pring->missbufcnt;
936
937 /* While there are buffers to post */
938 while (cnt > 0) {
939 /* Allocate buffer for command iocb */
940 spin_lock_irq(phba->host->host_lock);
0bd4ca25 941 iocb = lpfc_sli_get_iocbq(phba);
dea3101e 942 spin_unlock_irq(phba->host->host_lock);
943 if (iocb == NULL) {
944 pring->missbufcnt = cnt;
945 return cnt;
946 }
dea3101e 947 icmd = &iocb->iocb;
948
949 /* 2 buffers can be posted per command */
950 /* Allocate buffer to post */
951 mp1 = kmalloc(sizeof (struct lpfc_dmabuf), GFP_KERNEL);
952 if (mp1)
953 mp1->virt = lpfc_mbuf_alloc(phba, MEM_PRI,
954 &mp1->phys);
955 if (mp1 == 0 || mp1->virt == 0) {
c9475cb0 956 kfree(mp1);
dea3101e 957 spin_lock_irq(phba->host->host_lock);
604a3e30 958 lpfc_sli_release_iocbq(phba, iocb);
dea3101e 959 spin_unlock_irq(phba->host->host_lock);
960 pring->missbufcnt = cnt;
961 return cnt;
962 }
963
964 INIT_LIST_HEAD(&mp1->list);
965 /* Allocate buffer to post */
966 if (cnt > 1) {
967 mp2 = kmalloc(sizeof (struct lpfc_dmabuf), GFP_KERNEL);
968 if (mp2)
969 mp2->virt = lpfc_mbuf_alloc(phba, MEM_PRI,
970 &mp2->phys);
971 if (mp2 == 0 || mp2->virt == 0) {
c9475cb0 972 kfree(mp2);
dea3101e 973 lpfc_mbuf_free(phba, mp1->virt, mp1->phys);
974 kfree(mp1);
975 spin_lock_irq(phba->host->host_lock);
604a3e30 976 lpfc_sli_release_iocbq(phba, iocb);
dea3101e 977 spin_unlock_irq(phba->host->host_lock);
978 pring->missbufcnt = cnt;
979 return cnt;
980 }
981
982 INIT_LIST_HEAD(&mp2->list);
983 } else {
984 mp2 = NULL;
985 }
986
987 icmd->un.cont64[0].addrHigh = putPaddrHigh(mp1->phys);
988 icmd->un.cont64[0].addrLow = putPaddrLow(mp1->phys);
989 icmd->un.cont64[0].tus.f.bdeSize = FCELSSIZE;
990 icmd->ulpBdeCount = 1;
991 cnt--;
992 if (mp2) {
993 icmd->un.cont64[1].addrHigh = putPaddrHigh(mp2->phys);
994 icmd->un.cont64[1].addrLow = putPaddrLow(mp2->phys);
995 icmd->un.cont64[1].tus.f.bdeSize = FCELSSIZE;
996 cnt--;
997 icmd->ulpBdeCount = 2;
998 }
999
1000 icmd->ulpCommand = CMD_QUE_RING_BUF64_CN;
1001 icmd->ulpLe = 1;
1002
1003 spin_lock_irq(phba->host->host_lock);
1004 if (lpfc_sli_issue_iocb(phba, pring, iocb, 0) == IOCB_ERROR) {
1005 lpfc_mbuf_free(phba, mp1->virt, mp1->phys);
1006 kfree(mp1);
1007 cnt++;
1008 if (mp2) {
1009 lpfc_mbuf_free(phba, mp2->virt, mp2->phys);
1010 kfree(mp2);
1011 cnt++;
1012 }
604a3e30 1013 lpfc_sli_release_iocbq(phba, iocb);
dea3101e 1014 pring->missbufcnt = cnt;
1015 spin_unlock_irq(phba->host->host_lock);
1016 return cnt;
1017 }
1018 spin_unlock_irq(phba->host->host_lock);
1019 lpfc_sli_ringpostbuf_put(phba, pring, mp1);
1020 if (mp2) {
1021 lpfc_sli_ringpostbuf_put(phba, pring, mp2);
1022 }
1023 }
1024 pring->missbufcnt = 0;
1025 return 0;
1026}
1027
1028/************************************************************************/
1029/* */
1030/* lpfc_post_rcv_buf */
1031/* This routine post initial rcv buffers to the configured rings */
1032/* */
1033/************************************************************************/
1034static int
1035lpfc_post_rcv_buf(struct lpfc_hba * phba)
1036{
1037 struct lpfc_sli *psli = &phba->sli;
1038
1039 /* Ring 0, ELS / CT buffers */
1040 lpfc_post_buffer(phba, &psli->ring[LPFC_ELS_RING], LPFC_BUF_RING0, 1);
1041 /* Ring 2 - FCP no buffers needed */
1042
1043 return 0;
1044}
1045
1046#define S(N,V) (((V)<<(N))|((V)>>(32-(N))))
1047
1048/************************************************************************/
1049/* */
1050/* lpfc_sha_init */
1051/* */
1052/************************************************************************/
1053static void
1054lpfc_sha_init(uint32_t * HashResultPointer)
1055{
1056 HashResultPointer[0] = 0x67452301;
1057 HashResultPointer[1] = 0xEFCDAB89;
1058 HashResultPointer[2] = 0x98BADCFE;
1059 HashResultPointer[3] = 0x10325476;
1060 HashResultPointer[4] = 0xC3D2E1F0;
1061}
1062
1063/************************************************************************/
1064/* */
1065/* lpfc_sha_iterate */
1066/* */
1067/************************************************************************/
1068static void
1069lpfc_sha_iterate(uint32_t * HashResultPointer, uint32_t * HashWorkingPointer)
1070{
1071 int t;
1072 uint32_t TEMP;
1073 uint32_t A, B, C, D, E;
1074 t = 16;
1075 do {
1076 HashWorkingPointer[t] =
1077 S(1,
1078 HashWorkingPointer[t - 3] ^ HashWorkingPointer[t -
1079 8] ^
1080 HashWorkingPointer[t - 14] ^ HashWorkingPointer[t - 16]);
1081 } while (++t <= 79);
1082 t = 0;
1083 A = HashResultPointer[0];
1084 B = HashResultPointer[1];
1085 C = HashResultPointer[2];
1086 D = HashResultPointer[3];
1087 E = HashResultPointer[4];
1088
1089 do {
1090 if (t < 20) {
1091 TEMP = ((B & C) | ((~B) & D)) + 0x5A827999;
1092 } else if (t < 40) {
1093 TEMP = (B ^ C ^ D) + 0x6ED9EBA1;
1094 } else if (t < 60) {
1095 TEMP = ((B & C) | (B & D) | (C & D)) + 0x8F1BBCDC;
1096 } else {
1097 TEMP = (B ^ C ^ D) + 0xCA62C1D6;
1098 }
1099 TEMP += S(5, A) + E + HashWorkingPointer[t];
1100 E = D;
1101 D = C;
1102 C = S(30, B);
1103 B = A;
1104 A = TEMP;
1105 } while (++t <= 79);
1106
1107 HashResultPointer[0] += A;
1108 HashResultPointer[1] += B;
1109 HashResultPointer[2] += C;
1110 HashResultPointer[3] += D;
1111 HashResultPointer[4] += E;
1112
1113}
1114
1115/************************************************************************/
1116/* */
1117/* lpfc_challenge_key */
1118/* */
1119/************************************************************************/
1120static void
1121lpfc_challenge_key(uint32_t * RandomChallenge, uint32_t * HashWorking)
1122{
1123 *HashWorking = (*RandomChallenge ^ *HashWorking);
1124}
1125
1126/************************************************************************/
1127/* */
1128/* lpfc_hba_init */
1129/* */
1130/************************************************************************/
1131void
1132lpfc_hba_init(struct lpfc_hba *phba, uint32_t *hbainit)
1133{
1134 int t;
1135 uint32_t *HashWorking;
1136 uint32_t *pwwnn = phba->wwnn;
1137
1138 HashWorking = kmalloc(80 * sizeof(uint32_t), GFP_KERNEL);
1139 if (!HashWorking)
1140 return;
1141
1142 memset(HashWorking, 0, (80 * sizeof(uint32_t)));
1143 HashWorking[0] = HashWorking[78] = *pwwnn++;
1144 HashWorking[1] = HashWorking[79] = *pwwnn;
1145
1146 for (t = 0; t < 7; t++)
1147 lpfc_challenge_key(phba->RandomData + t, HashWorking + t);
1148
1149 lpfc_sha_init(hbainit);
1150 lpfc_sha_iterate(hbainit, HashWorking);
1151 kfree(HashWorking);
1152}
1153
1154static void
1dcb58e5 1155lpfc_cleanup(struct lpfc_hba * phba)
dea3101e 1156{
1157 struct lpfc_nodelist *ndlp, *next_ndlp;
1158
1159 /* clean up phba - lpfc specific */
1160 lpfc_can_disctmo(phba);
685f0bf7 1161 list_for_each_entry_safe(ndlp, next_ndlp, &phba->fc_nodes, nlp_listp)
329f9bc7 1162 lpfc_nlp_put(ndlp);
dea3101e 1163
685f0bf7 1164 INIT_LIST_HEAD(&phba->fc_nodes);
dea3101e 1165
dea3101e 1166 return;
1167}
1168
1169static void
1170lpfc_establish_link_tmo(unsigned long ptr)
1171{
1172 struct lpfc_hba *phba = (struct lpfc_hba *)ptr;
1173 unsigned long iflag;
1174
1175
1176 /* Re-establishing Link, timer expired */
1177 lpfc_printf_log(phba, KERN_ERR, LOG_LINK_EVENT,
1178 "%d:1300 Re-establishing Link, timer expired "
1179 "Data: x%x x%x\n",
1180 phba->brd_no, phba->fc_flag, phba->hba_state);
1181 spin_lock_irqsave(phba->host->host_lock, iflag);
1182 phba->fc_flag &= ~FC_ESTABLISH_LINK;
1183 spin_unlock_irqrestore(phba->host->host_lock, iflag);
1184}
1185
1186static int
1187lpfc_stop_timer(struct lpfc_hba * phba)
1188{
1189 struct lpfc_sli *psli = &phba->sli;
1190
875fbdfe 1191 del_timer_sync(&phba->fcp_poll_timer);
dea3101e 1192 del_timer_sync(&phba->fc_estabtmo);
1193 del_timer_sync(&phba->fc_disctmo);
1194 del_timer_sync(&phba->fc_fdmitmo);
1195 del_timer_sync(&phba->els_tmofunc);
1196 psli = &phba->sli;
1197 del_timer_sync(&psli->mbox_tmo);
1198 return(1);
1199}
1200
1201int
1202lpfc_online(struct lpfc_hba * phba)
1203{
1204 if (!phba)
1205 return 0;
1206
1207 if (!(phba->fc_flag & FC_OFFLINE_MODE))
1208 return 0;
1209
1210 lpfc_printf_log(phba,
1211 KERN_WARNING,
1212 LOG_INIT,
1213 "%d:0458 Bring Adapter online\n",
1214 phba->brd_no);
1215
46fa311e
JS		 1216 lpfc_block_mgmt_io(phba);
1217
1218 if (!lpfc_sli_queue_setup(phba)) {
1219 lpfc_unblock_mgmt_io(phba);
dea3101e 1220 return 1;
46fa311e 1221 }
dea3101e 1222
46fa311e
JS		 1223 if (lpfc_sli_hba_setup(phba)) { /* Initialize the HBA */
1224 lpfc_unblock_mgmt_io(phba);
dea3101e 1225 return 1;
46fa311e 1226 }
dea3101e 1227
1228 spin_lock_irq(phba->host->host_lock);
1229 phba->fc_flag &= ~FC_OFFLINE_MODE;
1230 spin_unlock_irq(phba->host->host_lock);
1231
46fa311e 1232 lpfc_unblock_mgmt_io(phba);
dea3101e 1233 return 0;
1234}
1235
46fa311e
JS		 1236void
1237lpfc_block_mgmt_io(struct lpfc_hba * phba)
dea3101e 1238{
dea3101e 1239 unsigned long iflag;
dea3101e 1240
46fa311e
JS		 1241 spin_lock_irqsave(phba->host->host_lock, iflag);
1242 phba->fc_flag |= FC_BLOCK_MGMT_IO;
1243 spin_unlock_irqrestore(phba->host->host_lock, iflag);
1244}
1245
1246void
1247lpfc_unblock_mgmt_io(struct lpfc_hba * phba)
1248{
1249 unsigned long iflag;
1250
1251 spin_lock_irqsave(phba->host->host_lock, iflag);
1252 phba->fc_flag &= ~FC_BLOCK_MGMT_IO;
1253 spin_unlock_irqrestore(phba->host->host_lock, iflag);
1254}
1255
1256void
1257lpfc_offline_prep(struct lpfc_hba * phba)
1258{
1259 struct lpfc_nodelist *ndlp, *next_ndlp;
dea3101e 1260
1261 if (phba->fc_flag & FC_OFFLINE_MODE)
46fa311e 1262 return;
dea3101e 1263
46fa311e 1264 lpfc_block_mgmt_io(phba);
dea3101e 1265
1266 lpfc_linkdown(phba);
1267
46fa311e 1268 /* Issue an unreg_login to all nodes */
685f0bf7
JS		 1269 list_for_each_entry_safe(ndlp, next_ndlp, &phba->fc_nodes, nlp_listp)
1270 if (ndlp->nlp_state != NLP_STE_UNUSED_NODE)
46fa311e 1271 lpfc_unreg_rpi(phba, ndlp);
dea3101e 1272
46fa311e
JS		 1273 lpfc_sli_flush_mbox_queue(phba);
1274}
1275
1276void
1277lpfc_offline(struct lpfc_hba * phba)
1278{
1279 unsigned long iflag;
1280
1281 if (phba->fc_flag & FC_OFFLINE_MODE)
1282 return;
688a8863 1283
dea3101e 1284 /* stop all timers associated with this hba */
1285 lpfc_stop_timer(phba);
dea3101e 1286
1287 lpfc_printf_log(phba,
1288 KERN_WARNING,
1289 LOG_INIT,
1290 "%d:0460 Bring Adapter offline\n",
1291 phba->brd_no);
1292
1293 /* Bring down the SLI Layer and cleanup. The HBA is offline
1294 now. */
1295 lpfc_sli_hba_down(phba);
1dcb58e5 1296 lpfc_cleanup(phba);
dea3101e 1297 spin_lock_irqsave(phba->host->host_lock, iflag);
7054a606
JS		 1298 phba->work_hba_events = 0;
1299 phba->work_ha = 0;
dea3101e 1300 phba->fc_flag |= FC_OFFLINE_MODE;
1301 spin_unlock_irqrestore(phba->host->host_lock, iflag);
dea3101e 1302}
1303
1304/******************************************************************************
1305* Function name: lpfc_scsi_free
1306*
1307* Description: Called from lpfc_pci_remove_one free internal driver resources
1308*
1309******************************************************************************/
1310static int
1311lpfc_scsi_free(struct lpfc_hba * phba)
1312{
1313 struct lpfc_scsi_buf *sb, *sb_next;
1314 struct lpfc_iocbq *io, *io_next;
1315
1316 spin_lock_irq(phba->host->host_lock);
1317 /* Release all the lpfc_scsi_bufs maintained by this host. */
1318 list_for_each_entry_safe(sb, sb_next, &phba->lpfc_scsi_buf_list, list) {
1319 list_del(&sb->list);
1320 pci_pool_free(phba->lpfc_scsi_dma_buf_pool, sb->data,
1321 sb->dma_handle);
1322 kfree(sb);
1323 phba->total_scsi_bufs--;
1324 }
1325
1326 /* Release all the lpfc_iocbq entries maintained by this host. */
1327 list_for_each_entry_safe(io, io_next, &phba->lpfc_iocb_list, list) {
1328 list_del(&io->list);
1329 kfree(io);
1330 phba->total_iocbq_bufs--;
1331 }
1332
1333 spin_unlock_irq(phba->host->host_lock);
1334
1335 return 0;
1336}
1337
47a8617c
JS		 1338void lpfc_remove_device(struct lpfc_hba *phba)
1339{
1340 unsigned long iflag;
1341
1342 lpfc_free_sysfs_attr(phba);
1343
1344 spin_lock_irqsave(phba->host->host_lock, iflag);
1345 phba->fc_flag |= FC_UNLOADING;
1346
1347 spin_unlock_irqrestore(phba->host->host_lock, iflag);
1348
1349 fc_remove_host(phba->host);
1350 scsi_remove_host(phba->host);
1351
1352 kthread_stop(phba->worker_thread);
1353
1354 /*
1355 * Bring down the SLI Layer. This step disable all interrupts,
1356 * clears the rings, discards all mailbox commands, and resets
1357 * the HBA.
1358 */
1359 lpfc_sli_hba_down(phba);
1360 lpfc_sli_brdrestart(phba);
1361
1362 /* Release the irq reservation */
1363 free_irq(phba->pcidev->irq, phba);
1364 pci_disable_msi(phba->pcidev);
1365
1366 lpfc_cleanup(phba);
1367 lpfc_stop_timer(phba);
1368 phba->work_hba_events = 0;
1369
1370 /*
1371 * Call scsi_free before mem_free since scsi bufs are released to their
1372 * corresponding pools here.
1373 */
1374 lpfc_scsi_free(phba);
1375 lpfc_mem_free(phba);
1376
1377 /* Free resources associated with SLI2 interface */
1378 dma_free_coherent(&phba->pcidev->dev, SLI2_SLIM_SIZE,
1379 phba->slim2p, phba->slim2p_mapping);
1380
1381 /* unmap adapter SLIM and Control Registers */
1382 iounmap(phba->ctrl_regs_memmap_p);
1383 iounmap(phba->slim_memmap_p);
1384
1385 pci_release_regions(phba->pcidev);
1386 pci_disable_device(phba->pcidev);
1387
1388 idr_remove(&lpfc_hba_index, phba->brd_no);
1389 scsi_host_put(phba->host);
1390}
1391
1392void lpfc_scan_start(struct Scsi_Host *host)
1393{
1394 struct lpfc_hba *phba = (struct lpfc_hba*)host->hostdata;
1395
1396 if (lpfc_alloc_sysfs_attr(phba))
1397 goto error;
1398
1399 phba->MBslimaddr = phba->slim_memmap_p;
1400 phba->HAregaddr = phba->ctrl_regs_memmap_p + HA_REG_OFFSET;
1401 phba->CAregaddr = phba->ctrl_regs_memmap_p + CA_REG_OFFSET;
1402 phba->HSregaddr = phba->ctrl_regs_memmap_p + HS_REG_OFFSET;
1403 phba->HCregaddr = phba->ctrl_regs_memmap_p + HC_REG_OFFSET;
1404
1405 if (lpfc_sli_hba_setup(phba))
1406 goto error;
1407
1408 /*
1409 * hba setup may have changed the hba_queue_depth so we need to adjust
1410 * the value of can_queue.
1411 */
1412 host->can_queue = phba->cfg_hba_queue_depth - 10;
1413 return;
1414
1415error:
1416 lpfc_remove_device(phba);
1417}
1418
1419int lpfc_scan_finished(struct Scsi_Host *shost, unsigned long time)
1420{
1421 struct lpfc_hba *phba = (struct lpfc_hba *)shost->hostdata;
1422
1423 if (!phba->host)
1424 return 1;
1425 if (time >= 30 * HZ)
1426 goto finished;
1427
1428 if (phba->hba_state != LPFC_HBA_READY)
1429 return 0;
1430 if (phba->num_disc_nodes || phba->fc_prli_sent)
1431 return 0;
1432 if ((phba->fc_map_cnt == 0) && (time < 2 * HZ))
1433 return 0;
1434 if (phba->sli.sli_flag & LPFC_SLI_MBOX_ACTIVE)
1435 return 0;
1436 if ((phba->hba_state > LPFC_LINK_DOWN) || (time < 15 * HZ))
1437 return 0;
1438
1439finished:
1440 if (phba->cfg_poll & DISABLE_FCP_RING_INT) {
1441 spin_lock_irq(shost->host_lock);
1442 lpfc_poll_start_timer(phba);
1443 spin_unlock_irq(shost->host_lock);
1444 }
1445
1446 /*
1447 * set fixed host attributes
1448 * Must done after lpfc_sli_hba_setup()
1449 */
1450
1451 fc_host_node_name(shost) = wwn_to_u64(phba->fc_nodename.u.wwn);
1452 fc_host_port_name(shost) = wwn_to_u64(phba->fc_portname.u.wwn);
1453 fc_host_supported_classes(shost) = FC_COS_CLASS3;
1454
1455 memset(fc_host_supported_fc4s(shost), 0,
1456 sizeof(fc_host_supported_fc4s(shost)));
1457 fc_host_supported_fc4s(shost)[2] = 1;
1458 fc_host_supported_fc4s(shost)[7] = 1;
1459
1460 lpfc_get_hba_sym_node_name(phba, fc_host_symbolic_name(shost));
1461
1462 fc_host_supported_speeds(shost) = 0;
1463 if (phba->lmt & LMT_10Gb)
1464 fc_host_supported_speeds(shost) |= FC_PORTSPEED_10GBIT;
1465 if (phba->lmt & LMT_4Gb)
1466 fc_host_supported_speeds(shost) |= FC_PORTSPEED_4GBIT;
1467 if (phba->lmt & LMT_2Gb)
1468 fc_host_supported_speeds(shost) |= FC_PORTSPEED_2GBIT;
1469 if (phba->lmt & LMT_1Gb)
1470 fc_host_supported_speeds(shost) |= FC_PORTSPEED_1GBIT;
1471
1472 fc_host_maxframe_size(shost) =
1473 ((((uint32_t) phba->fc_sparam.cmn.bbRcvSizeMsb & 0x0F) << 8) |
1474 (uint32_t) phba->fc_sparam.cmn.bbRcvSizeLsb);
1475
1476 /* This value is also unchanging */
1477 memset(fc_host_active_fc4s(shost), 0,
1478 sizeof(fc_host_active_fc4s(shost)));
1479 fc_host_active_fc4s(shost)[2] = 1;
1480 fc_host_active_fc4s(shost)[7] = 1;
1481
1482 spin_lock_irq(shost->host_lock);
1483 phba->fc_flag &= ~FC_LOADING;
1484 spin_unlock_irq(shost->host_lock);
1485
1486 return 1;
1487}
dea3101e 1488
1489static int __devinit
1490lpfc_pci_probe_one(struct pci_dev *pdev, const struct pci_device_id *pid)
1491{
1492 struct Scsi_Host *host;
1493 struct lpfc_hba *phba;
1494 struct lpfc_sli *psli;
1495 struct lpfc_iocbq *iocbq_entry = NULL, *iocbq_next = NULL;
1496 unsigned long bar0map_len, bar2map_len;
1497 int error = -ENODEV, retval;
1498 int i;
604a3e30 1499 uint16_t iotag;
dea3101e 1500
1501 if (pci_enable_device(pdev))
1502 goto out;
1503 if (pci_request_regions(pdev, LPFC_DRIVER_NAME))
1504 goto out_disable_device;
1505
f888ba3c 1506 host = scsi_host_alloc(&lpfc_template, sizeof (struct lpfc_hba));
dea3101e 1507 if (!host)
1508 goto out_release_regions;
1509
1510 phba = (struct lpfc_hba*)host->hostdata;
1511 memset(phba, 0, sizeof (struct lpfc_hba));
dea3101e 1512 phba->host = host;
1513
1514 phba->fc_flag |= FC_LOADING;
1515 phba->pcidev = pdev;
1516
1517 /* Assign an unused board number */
1518 if (!idr_pre_get(&lpfc_hba_index, GFP_KERNEL))
1519 goto out_put_host;
1520
1521 error = idr_get_new(&lpfc_hba_index, NULL, &phba->brd_no);
1522 if (error)
1523 goto out_put_host;
1524
1525 host->unique_id = phba->brd_no;
dea3101e 1526
1527 /* Initialize timers used by driver */
1528 init_timer(&phba->fc_estabtmo);
1529 phba->fc_estabtmo.function = lpfc_establish_link_tmo;
1530 phba->fc_estabtmo.data = (unsigned long)phba;
1531 init_timer(&phba->fc_disctmo);
1532 phba->fc_disctmo.function = lpfc_disc_timeout;
1533 phba->fc_disctmo.data = (unsigned long)phba;
1534
1535 init_timer(&phba->fc_fdmitmo);
1536 phba->fc_fdmitmo.function = lpfc_fdmi_tmo;
1537 phba->fc_fdmitmo.data = (unsigned long)phba;
1538 init_timer(&phba->els_tmofunc);
1539 phba->els_tmofunc.function = lpfc_els_timeout;
1540 phba->els_tmofunc.data = (unsigned long)phba;
1541 psli = &phba->sli;
1542 init_timer(&psli->mbox_tmo);
1543 psli->mbox_tmo.function = lpfc_mbox_timeout;
1544 psli->mbox_tmo.data = (unsigned long)phba;
1545
875fbdfe
JSEC		 1546 init_timer(&phba->fcp_poll_timer);
1547 phba->fcp_poll_timer.function = lpfc_poll_timeout;
1548 phba->fcp_poll_timer.data = (unsigned long)phba;
1549
dea3101e 1550 /*
1551 * Get all the module params for configuring this host and then
1552 * establish the host parameters.
1553 */
1554 lpfc_get_cfgparam(phba);
1555
1556 host->max_id = LPFC_MAX_TARGET;
1557 host->max_lun = phba->cfg_max_luns;
1558 host->this_id = -1;
1559
685f0bf7 1560 INIT_LIST_HEAD(&phba->fc_nodes);
dea3101e 1561
dea3101e 1562 pci_set_master(pdev);
1563 retval = pci_set_mwi(pdev);
1564 if (retval)
1565 dev_printk(KERN_WARNING, &pdev->dev,
1566 "Warning: pci_set_mwi returned %d\n", retval);
1567
1568 if (pci_set_dma_mask(phba->pcidev, DMA_64BIT_MASK) != 0)
1569 if (pci_set_dma_mask(phba->pcidev, DMA_32BIT_MASK) != 0)
1570 goto out_idr_remove;
1571
1572 /*
1573 * Get the bus address of Bar0 and Bar2 and the number of bytes
1574 * required by each mapping.
1575 */
1576 phba->pci_bar0_map = pci_resource_start(phba->pcidev, 0);
1577 bar0map_len = pci_resource_len(phba->pcidev, 0);
1578
1579 phba->pci_bar2_map = pci_resource_start(phba->pcidev, 2);
1580 bar2map_len = pci_resource_len(phba->pcidev, 2);
1581
901a920f 1582 /* Map HBA SLIM to a kernel virtual address. */
dea3101e 1583 phba->slim_memmap_p = ioremap(phba->pci_bar0_map, bar0map_len);
901a920f
JW		 1584 if (!phba->slim_memmap_p) {
1585 error = -ENODEV;
1586 dev_printk(KERN_ERR, &pdev->dev,
1587 "ioremap failed for SLIM memory.\n");
1588 goto out_idr_remove;
1589 }
1590
1591 /* Map HBA Control Registers to a kernel virtual address. */
dea3101e 1592 phba->ctrl_regs_memmap_p = ioremap(phba->pci_bar2_map, bar2map_len);
901a920f
JW		 1593 if (!phba->ctrl_regs_memmap_p) {
1594 error = -ENODEV;
1595 dev_printk(KERN_ERR, &pdev->dev,
1596 "ioremap failed for HBA control registers.\n");
1597 goto out_iounmap_slim;
1598 }
dea3101e 1599
1600 /* Allocate memory for SLI-2 structures */
1601 phba->slim2p = dma_alloc_coherent(&phba->pcidev->dev, SLI2_SLIM_SIZE,
1602 &phba->slim2p_mapping, GFP_KERNEL);
1603 if (!phba->slim2p)
1604 goto out_iounmap;
1605
f91b392c 1606 memset(phba->slim2p, 0, SLI2_SLIM_SIZE);
dea3101e 1607
1608 /* Initialize the SLI Layer to run with lpfc HBAs. */
1609 lpfc_sli_setup(phba);
1610 lpfc_sli_queue_setup(phba);
1611
1612 error = lpfc_mem_alloc(phba);
1613 if (error)
1614 goto out_free_slim;
1615
1616 /* Initialize and populate the iocb list per host. */
1617 INIT_LIST_HEAD(&phba->lpfc_iocb_list);
1618 for (i = 0; i < LPFC_IOCB_LIST_CNT; i++) {
1619 iocbq_entry = kmalloc(sizeof(struct lpfc_iocbq), GFP_KERNEL);
1620 if (iocbq_entry == NULL) {
1621 printk(KERN_ERR "%s: only allocated %d iocbs of "
1622 "expected %d count. Unloading driver.\n",
1623 __FUNCTION__, i, LPFC_IOCB_LIST_CNT);
1624 error = -ENOMEM;
1625 goto out_free_iocbq;
1626 }
1627
1628 memset(iocbq_entry, 0, sizeof(struct lpfc_iocbq));
604a3e30
JB		 1629 iotag = lpfc_sli_next_iotag(phba, iocbq_entry);
1630 if (iotag == 0) {
1631 kfree (iocbq_entry);
1632 printk(KERN_ERR "%s: failed to allocate IOTAG. "
1633 "Unloading driver.\n",
1634 __FUNCTION__);
1635 error = -ENOMEM;
1636 goto out_free_iocbq;
1637 }
dea3101e 1638 spin_lock_irq(phba->host->host_lock);
1639 list_add(&iocbq_entry->list, &phba->lpfc_iocb_list);
1640 phba->total_iocbq_bufs++;
1641 spin_unlock_irq(phba->host->host_lock);
1642 }
1643
1644 /* Initialize HBA structure */
1645 phba->fc_edtov = FF_DEF_EDTOV;
1646 phba->fc_ratov = FF_DEF_RATOV;
1647 phba->fc_altov = FF_DEF_ALTOV;
1648 phba->fc_arbtov = FF_DEF_ARBTOV;
1649
1650 INIT_LIST_HEAD(&phba->work_list);
1651 phba->work_ha_mask = (HA_ERATT|HA_MBATT|HA_LATT);
1652 phba->work_ha_mask |= (HA_RXMASK << (LPFC_ELS_RING * 4));
1653
1654 /* Startup the kernel thread for this host adapter. */
1655 phba->worker_thread = kthread_run(lpfc_do_work, phba,
1656 "lpfc_worker_%d", phba->brd_no);
1657 if (IS_ERR(phba->worker_thread)) {
1658 error = PTR_ERR(phba->worker_thread);
1659 goto out_free_iocbq;
1660 }
1661
8f6d98d2
JS		 1662 /*
1663 * Set initial can_queue value since 0 is no longer supported and
1664 * scsi_add_host will fail. This will be adjusted later based on the
1665 * max xri value determined in hba setup.
1666 */
dea3101e 1667 host->can_queue = phba->cfg_hba_queue_depth - 10;
1668
1669 /* Tell the midlayer we support 16 byte commands */
1670 host->max_cmd_len = 16;
1671
1672 /* Initialize the list of scsi buffers used by driver for scsi IO. */
875fbdfe 1673 spin_lock_init(&phba->scsi_buf_list_lock);
dea3101e 1674 INIT_LIST_HEAD(&phba->lpfc_scsi_buf_list);
1675
1676 host->transportt = lpfc_transport_template;
dea3101e 1677 pci_set_drvdata(pdev, host);
dea3101e 1678
4ff43246
JS		 1679 if (phba->cfg_use_msi) {
1680 error = pci_enable_msi(phba->pcidev);
1681 if (error)
1682 lpfc_printf_log(phba, KERN_INFO, LOG_INIT, "%d:0452 "
1683 "Enable MSI failed, continuing with "
1684 "IRQ\n", phba->brd_no);
1685 }
1686
1d6f359a 1687 error = request_irq(phba->pcidev->irq, lpfc_intr_handler, IRQF_SHARED,
dea3101e 1688 LPFC_DRIVER_NAME, phba);
1689 if (error) {
1690 lpfc_printf_log(phba, KERN_ERR, LOG_INIT,
1691 "%d:0451 Enable interrupt handler failed\n",
1692 phba->brd_no);
47a8617c 1693 goto out_kthread_stop;
dea3101e 1694 }
dea3101e 1695
47a8617c
JS		 1696 error = scsi_add_host(host, &pdev->dev);
1697 if (error)
dea3101e 1698 goto out_free_irq;
875fbdfe 1699
47a8617c 1700 scsi_scan_host(host);
dea3101e 1701
dea3101e 1702 return 0;
1703
1704out_free_irq:
1705 lpfc_stop_timer(phba);
1706 phba->work_hba_events = 0;
1707 free_irq(phba->pcidev->irq, phba);
4ff43246 1708 pci_disable_msi(phba->pcidev);
dea3101e 1709out_kthread_stop:
1710 kthread_stop(phba->worker_thread);
1711out_free_iocbq:
1712 list_for_each_entry_safe(iocbq_entry, iocbq_next,
1713 &phba->lpfc_iocb_list, list) {
1714 spin_lock_irq(phba->host->host_lock);
1715 kfree(iocbq_entry);
1716 phba->total_iocbq_bufs--;
1717 spin_unlock_irq(phba->host->host_lock);
1718 }
1719 lpfc_mem_free(phba);
1720out_free_slim:
1721 dma_free_coherent(&pdev->dev, SLI2_SLIM_SIZE, phba->slim2p,
1722 phba->slim2p_mapping);
1723out_iounmap:
1724 iounmap(phba->ctrl_regs_memmap_p);
901a920f 1725out_iounmap_slim:
dea3101e 1726 iounmap(phba->slim_memmap_p);
1727out_idr_remove:
1728 idr_remove(&lpfc_hba_index, phba->brd_no);
1729out_put_host:
defbcf11 1730 phba->host = NULL;
dea3101e 1731 scsi_host_put(host);
1732out_release_regions:
1733 pci_release_regions(pdev);
1734out_disable_device:
1735 pci_disable_device(pdev);
1736out:
defbcf11 1737 pci_set_drvdata(pdev, NULL);
dea3101e 1738 return error;
1739}
1740
1741static void __devexit
1742lpfc_pci_remove_one(struct pci_dev *pdev)
1743{
1744 struct Scsi_Host *host = pci_get_drvdata(pdev);
7f0b5b19 1745 struct lpfc_hba *phba = (struct lpfc_hba *)host->hostdata;
dea3101e 1746
47a8617c 1747 lpfc_remove_device(phba);
dea3101e 1748
1749 pci_set_drvdata(pdev, NULL);
1750}
1751
8d63f375
LV		 1752/**
1753 * lpfc_io_error_detected - called when PCI error is detected
1754 * @pdev: Pointer to PCI device
1755 * @state: The current pci conneection state
1756 *
1757 * This function is called after a PCI bus error affecting
1758 * this device has been detected.
1759 */
1760static pci_ers_result_t lpfc_io_error_detected(struct pci_dev *pdev,
1761 pci_channel_state_t state)
1762{
1763 struct Scsi_Host *host = pci_get_drvdata(pdev);
1764 struct lpfc_hba *phba = (struct lpfc_hba *)host->hostdata;
1765 struct lpfc_sli *psli = &phba->sli;
1766 struct lpfc_sli_ring *pring;
1767
5daa49ef 1768 if (state == pci_channel_io_perm_failure)
8d63f375 1769 return PCI_ERS_RESULT_DISCONNECT;
5daa49ef 1770
8d63f375
LV		 1771 pci_disable_device(pdev);
1772 /*
1773 * There may be I/Os dropped by the firmware.
1774 * Error iocb (I/O) on txcmplq and let the SCSI layer
1775 * retry it after re-establishing link.
1776 */
1777 pring = &psli->ring[psli->fcp_ring];
1778 lpfc_sli_abort_iocb_ring(phba, pring);
1779
1780 /* Request a slot reset. */
1781 return PCI_ERS_RESULT_NEED_RESET;
1782}
1783
1784/**
1785 * lpfc_io_slot_reset - called after the pci bus has been reset.
1786 * @pdev: Pointer to PCI device
1787 *
1788 * Restart the card from scratch, as if from a cold-boot.
1789 */
1790static pci_ers_result_t lpfc_io_slot_reset(struct pci_dev *pdev)
1791{
1792 struct Scsi_Host *host = pci_get_drvdata(pdev);
1793 struct lpfc_hba *phba = (struct lpfc_hba *)host->hostdata;
1794 struct lpfc_sli *psli = &phba->sli;
1795 int bars = pci_select_bars(pdev, IORESOURCE_MEM);
1796
1797 dev_printk(KERN_INFO, &pdev->dev, "recovering from a slot reset.\n");
1798 if (pci_enable_device_bars(pdev, bars)) {
1799 printk(KERN_ERR "lpfc: Cannot re-enable "
1800 "PCI device after reset.\n");
1801 return PCI_ERS_RESULT_DISCONNECT;
1802 }
1803
1804 pci_set_master(pdev);
1805
1806 /* Re-establishing Link */
1807 spin_lock_irq(phba->host->host_lock);
1808 phba->fc_flag |= FC_ESTABLISH_LINK;
1809 psli->sli_flag &= ~LPFC_SLI2_ACTIVE;
1810 spin_unlock_irq(phba->host->host_lock);
1811
1812
1813 /* Take device offline; this will perform cleanup */
1814 lpfc_offline(phba);
1815 lpfc_sli_brdrestart(phba);
1816
1817 return PCI_ERS_RESULT_RECOVERED;
1818}
1819
1820/**
1821 * lpfc_io_resume - called when traffic can start flowing again.
1822 * @pdev: Pointer to PCI device
1823 *
1824 * This callback is called when the error recovery driver tells us that
1825 * its OK to resume normal operation.
1826 */
1827static void lpfc_io_resume(struct pci_dev *pdev)
1828{
1829 struct Scsi_Host *host = pci_get_drvdata(pdev);
1830 struct lpfc_hba *phba = (struct lpfc_hba *)host->hostdata;
1831
1832 if (lpfc_online(phba) == 0) {
1833 mod_timer(&phba->fc_estabtmo, jiffies + HZ * 60);
1834 }
1835}
1836
dea3101e 1837static struct pci_device_id lpfc_id_table[] = {
1838 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_VIPER,
1839 PCI_ANY_ID, PCI_ANY_ID, },
06325e74
JSEC		 1840 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_FIREFLY,
1841 PCI_ANY_ID, PCI_ANY_ID, },
dea3101e 1842 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_THOR,
1843 PCI_ANY_ID, PCI_ANY_ID, },
1844 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_PEGASUS,
1845 PCI_ANY_ID, PCI_ANY_ID, },
1846 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_CENTAUR,
1847 PCI_ANY_ID, PCI_ANY_ID, },
1848 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_DRAGONFLY,
1849 PCI_ANY_ID, PCI_ANY_ID, },
1850 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_SUPERFLY,
1851 PCI_ANY_ID, PCI_ANY_ID, },
1852 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_RFLY,
1853 PCI_ANY_ID, PCI_ANY_ID, },
1854 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_PFLY,
1855 PCI_ANY_ID, PCI_ANY_ID, },
e4adb204
JSEC		 1856 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_NEPTUNE,
1857 PCI_ANY_ID, PCI_ANY_ID, },
1858 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_NEPTUNE_SCSP,
1859 PCI_ANY_ID, PCI_ANY_ID, },
1860 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_NEPTUNE_DCSP,
1861 PCI_ANY_ID, PCI_ANY_ID, },
dea3101e 1862 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_HELIOS,
1863 PCI_ANY_ID, PCI_ANY_ID, },
e4adb204
JSEC		 1864 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_HELIOS_SCSP,
1865 PCI_ANY_ID, PCI_ANY_ID, },
1866 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_HELIOS_DCSP,
1867 PCI_ANY_ID, PCI_ANY_ID, },
dea3101e 1868 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_BMID,
1869 PCI_ANY_ID, PCI_ANY_ID, },
1870 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_BSMB,
1871 PCI_ANY_ID, PCI_ANY_ID, },
1872 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_ZEPHYR,
1873 PCI_ANY_ID, PCI_ANY_ID, },
e4adb204
JSEC		 1874 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_ZEPHYR_SCSP,
1875 PCI_ANY_ID, PCI_ANY_ID, },
1876 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_ZEPHYR_DCSP,
1877 PCI_ANY_ID, PCI_ANY_ID, },
dea3101e 1878 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_ZMID,
1879 PCI_ANY_ID, PCI_ANY_ID, },
1880 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_ZSMB,
1881 PCI_ANY_ID, PCI_ANY_ID, },
1882 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_TFLY,
1883 PCI_ANY_ID, PCI_ANY_ID, },
1884 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_LP101,
1885 PCI_ANY_ID, PCI_ANY_ID, },
1886 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_LP10000S,
1887 PCI_ANY_ID, PCI_ANY_ID, },
e4adb204
JSEC		 1888 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_LP11000S,
1889 PCI_ANY_ID, PCI_ANY_ID, },
1890 {PCI_VENDOR_ID_EMULEX, PCI_DEVICE_ID_LPE11000S,
1891 PCI_ANY_ID, PCI_ANY_ID, },
dea3101e 1892 { 0 }
1893};
1894
1895MODULE_DEVICE_TABLE(pci, lpfc_id_table);
1896
8d63f375
LV		 1897static struct pci_error_handlers lpfc_err_handler = {
1898 .error_detected = lpfc_io_error_detected,
1899 .slot_reset = lpfc_io_slot_reset,
1900 .resume = lpfc_io_resume,
1901};
1902
dea3101e 1903static struct pci_driver lpfc_driver = {
1904 .name = LPFC_DRIVER_NAME,
1905 .id_table = lpfc_id_table,
1906 .probe = lpfc_pci_probe_one,
1907 .remove = __devexit_p(lpfc_pci_remove_one),
8d63f375 1908 .err_handler = &lpfc_err_handler,
dea3101e 1909};
1910
1911static int __init
1912lpfc_init(void)
1913{
1914 int error = 0;
1915
1916 printk(LPFC_MODULE_DESC "\n");
c44ce173 1917 printk(LPFC_COPYRIGHT "\n");
dea3101e 1918
1919 lpfc_transport_template =
1920 fc_attach_transport(&lpfc_transport_functions);
1921 if (!lpfc_transport_template)
1922 return -ENOMEM;
1923 error = pci_register_driver(&lpfc_driver);
1924 if (error)
1925 fc_release_transport(lpfc_transport_template);
1926
1927 return error;
1928}
1929
1930static void __exit
1931lpfc_exit(void)
1932{
1933 pci_unregister_driver(&lpfc_driver);
1934 fc_release_transport(lpfc_transport_template);
1935}
1936
1937module_init(lpfc_init);
1938module_exit(lpfc_exit);
1939MODULE_LICENSE("GPL");
1940MODULE_DESCRIPTION(LPFC_MODULE_DESC);
1941MODULE_AUTHOR("Emulex Corporation - tech.support@emulex.com");
1942MODULE_VERSION("0:" LPFC_DRIVER_VERSION);
Linux kernel - Deliverables
This page took 0.303138 seconds and 5 git commands to generate.