projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
libsas: remove task_collector mode
[deliverable/linux.git] / drivers / scsi / pm8001 / pm8001_init.c
CommitLineData
dbf9bfe6 1/*
e5742101 2 * PMC-Sierra PM8001/8081/8088/8089 SAS/SATA based host adapters driver
dbf9bfe6 3 *
4 * Copyright (c) 2008-2009 USI Co., Ltd.
5 * All rights reserved.
6 *
7 * Redistribution and use in source and binary forms, with or without
8 * modification, are permitted provided that the following conditions
9 * are met:
10 * 1. Redistributions of source code must retain the above copyright
11 * notice, this list of conditions, and the following disclaimer,
12 * without modification.
13 * 2. Redistributions in binary form must reproduce at minimum a disclaimer
14 * substantially similar to the "NO WARRANTY" disclaimer below
15 * ("Disclaimer") and any redistribution must be conditioned upon
16 * including a substantially similar Disclaimer requirement for further
17 * binary redistribution.
18 * 3. Neither the names of the above-listed copyright holders nor the names
19 * of any contributors may be used to endorse or promote products derived
20 * from this software without specific prior written permission.
21 *
22 * Alternatively, this software may be distributed under the terms of the
23 * GNU General Public License ("GPL") version 2 as published by the Free
24 * Software Foundation.
25 *
26 * NO WARRANTY
27 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
28 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
29 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR
30 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
31 * HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
32 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
33 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
34 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
35 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
36 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
37 * POSSIBILITY OF SUCH DAMAGES.
38 *
39 */
40
5a0e3ad6 41#include <linux/slab.h>
dbf9bfe6 42#include "pm8001_sas.h"
43#include "pm8001_chips.h"
44
45static struct scsi_transport_template *pm8001_stt;
46
e5742101
S		 47/**
48 * chip info structure to identify chip key functionality as
49 * encryption available/not, no of ports, hw specific function ref
50 */
dbf9bfe6 51static const struct pm8001_chip_info pm8001_chips[] = {
e5742101 52 [chip_8001] = {0, 8, &pm8001_8001_dispatch,},
f5860992
S		 53 [chip_8008] = {0, 8, &pm8001_80xx_dispatch,},
54 [chip_8009] = {1, 8, &pm8001_80xx_dispatch,},
55 [chip_8018] = {0, 16, &pm8001_80xx_dispatch,},
56 [chip_8019] = {1, 16, &pm8001_80xx_dispatch,},
a9a923e5
AKS		 57 [chip_8074] = {0, 8, &pm8001_80xx_dispatch,},
58 [chip_8076] = {0, 16, &pm8001_80xx_dispatch,},
59 [chip_8077] = {0, 16, &pm8001_80xx_dispatch,},
dbf9bfe6 60};
61static int pm8001_id;
62
63LIST_HEAD(hba_list);
64
429305e4
TH		 65struct workqueue_struct *pm8001_wq;
66
dbf9bfe6 67/**
68 * The main structure which LLDD must register for scsi core.
69 */
70static struct scsi_host_template pm8001_sht = {
71 .module = THIS_MODULE,
72 .name = DRV_NAME,
73 .queuecommand = sas_queuecommand,
74 .target_alloc = sas_target_alloc,
11e16364 75 .slave_configure = sas_slave_configure,
dbf9bfe6 76 .scan_finished = pm8001_scan_finished,
77 .scan_start = pm8001_scan_start,
78 .change_queue_depth = sas_change_queue_depth,
79 .change_queue_type = sas_change_queue_type,
80 .bios_param = sas_bios_param,
81 .can_queue = 1,
82 .cmd_per_lun = 1,
83 .this_id = -1,
84 .sg_tablesize = SG_ALL,
85 .max_sectors = SCSI_DEFAULT_MAX_SECTORS,
86 .use_clustering = ENABLE_CLUSTERING,
87 .eh_device_reset_handler = sas_eh_device_reset_handler,
88 .eh_bus_reset_handler = sas_eh_bus_reset_handler,
dbf9bfe6 89 .target_destroy = sas_target_destroy,
90 .ioctl = sas_ioctl,
91 .shost_attrs = pm8001_host_attrs,
2ecb204d 92 .use_blk_tags = 1,
c40ecc12 93 .track_queue_depth = 1,
dbf9bfe6 94};
95
96/**
97 * Sas layer call this function to execute specific task.
98 */
99static struct sas_domain_function_template pm8001_transport_ops = {
100 .lldd_dev_found = pm8001_dev_found,
101 .lldd_dev_gone = pm8001_dev_gone,
102
103 .lldd_execute_task = pm8001_queue_command,
104 .lldd_control_phy = pm8001_phy_control,
105
106 .lldd_abort_task = pm8001_abort_task,
107 .lldd_abort_task_set = pm8001_abort_task_set,
108 .lldd_clear_aca = pm8001_clear_aca,
109 .lldd_clear_task_set = pm8001_clear_task_set,
110 .lldd_I_T_nexus_reset = pm8001_I_T_nexus_reset,
111 .lldd_lu_reset = pm8001_lu_reset,
112 .lldd_query_task = pm8001_query_task,
113};
114
115/**
116 *pm8001_phy_init - initiate our adapter phys
117 *@pm8001_ha: our hba structure.
118 *@phy_id: phy id.
119 */
6f039790 120static void pm8001_phy_init(struct pm8001_hba_info *pm8001_ha, int phy_id)
dbf9bfe6 121{
122 struct pm8001_phy *phy = &pm8001_ha->phy[phy_id];
123 struct asd_sas_phy *sas_phy = &phy->sas_phy;
124 phy->phy_state = 0;
125 phy->pm8001_ha = pm8001_ha;
126 sas_phy->enabled = (phy_id < pm8001_ha->chip->n_phy) ? 1 : 0;
127 sas_phy->class = SAS;
128 sas_phy->iproto = SAS_PROTOCOL_ALL;
129 sas_phy->tproto = 0;
130 sas_phy->type = PHY_TYPE_PHYSICAL;
131 sas_phy->role = PHY_ROLE_INITIATOR;
132 sas_phy->oob_mode = OOB_NOT_CONNECTED;
133 sas_phy->linkrate = SAS_LINK_RATE_UNKNOWN;
134 sas_phy->id = phy_id;
135 sas_phy->sas_addr = &pm8001_ha->sas_addr[0];
136 sas_phy->frame_rcvd = &phy->frame_rcvd[0];
137 sas_phy->ha = (struct sas_ha_struct *)pm8001_ha->shost->hostdata;
138 sas_phy->lldd_phy = phy;
139}
140
141/**
142 *pm8001_free - free hba
143 *@pm8001_ha: our hba structure.
144 *
145 */
146static void pm8001_free(struct pm8001_hba_info *pm8001_ha)
147{
148 int i;
dbf9bfe6 149
150 if (!pm8001_ha)
151 return;
152
153 for (i = 0; i < USI_MAX_MEMCNT; i++) {
154 if (pm8001_ha->memoryMap.region[i].virt_ptr != NULL) {
155 pci_free_consistent(pm8001_ha->pdev,
bfb4809f
S		 156 (pm8001_ha->memoryMap.region[i].total_len +
157 pm8001_ha->memoryMap.region[i].alignment),
dbf9bfe6 158 pm8001_ha->memoryMap.region[i].virt_ptr,
159 pm8001_ha->memoryMap.region[i].phys_addr);
160 }
161 }
162 PM8001_CHIP_DISP->chip_iounmap(pm8001_ha);
163 if (pm8001_ha->shost)
164 scsi_host_put(pm8001_ha->shost);
429305e4 165 flush_workqueue(pm8001_wq);
dbf9bfe6 166 kfree(pm8001_ha->tags);
167 kfree(pm8001_ha);
168}
169
170#ifdef PM8001_USE_TASKLET
1245ee59
S		 171
172/**
173 * tasklet for 64 msi-x interrupt handler
174 * @opaque: the passed general host adapter struct
175 * Note: pm8001_tasklet is common for pm8001 & pm80xx
176 */
dbf9bfe6 177static void pm8001_tasklet(unsigned long opaque)
178{
179 struct pm8001_hba_info *pm8001_ha;
6cd60b37
NG		 180 struct isr_param *irq_vector;
181
182 irq_vector = (struct isr_param *)opaque;
183 pm8001_ha = irq_vector->drv_inst;
dbf9bfe6 184 if (unlikely(!pm8001_ha))
185 BUG_ON(1);
6cd60b37 186 PM8001_CHIP_DISP->isr(pm8001_ha, irq_vector->irq_id);
1245ee59
S		 187}
188#endif
189
1245ee59
S		 190/**
191 * pm8001_interrupt_handler_msix - main MSIX interrupt handler.
192 * It obtains the vector number and calls the equivalent bottom
193 * half or services directly.
194 * @opaque: the passed outbound queue/vector. Host structure is
195 * retrieved from the same.
196 */
197static irqreturn_t pm8001_interrupt_handler_msix(int irq, void *opaque)
198{
6cd60b37
NG		 199 struct isr_param *irq_vector;
200 struct pm8001_hba_info *pm8001_ha;
1245ee59 201 irqreturn_t ret = IRQ_HANDLED;
6cd60b37
NG		 202 irq_vector = (struct isr_param *)opaque;
203 pm8001_ha = irq_vector->drv_inst;
204
1245ee59
S		 205 if (unlikely(!pm8001_ha))
206 return IRQ_NONE;
207 if (!PM8001_CHIP_DISP->is_our_interupt(pm8001_ha))
208 return IRQ_NONE;
1245ee59 209#ifdef PM8001_USE_TASKLET
6cd60b37 210 tasklet_schedule(&pm8001_ha->tasklet[irq_vector->irq_id]);
1245ee59 211#else
6cd60b37 212 ret = PM8001_CHIP_DISP->isr(pm8001_ha, irq_vector->irq_id);
dbf9bfe6 213#endif
1245ee59
S		 214 return ret;
215}
dbf9bfe6 216
1245ee59
S		 217/**
218 * pm8001_interrupt_handler_intx - main INTx interrupt handler.
219 * @dev_id: sas_ha structure. The HBA is retrieved from sas_has structure.
220 */
dbf9bfe6 221
1245ee59 222static irqreturn_t pm8001_interrupt_handler_intx(int irq, void *dev_id)
dbf9bfe6 223{
224 struct pm8001_hba_info *pm8001_ha;
225 irqreturn_t ret = IRQ_HANDLED;
1245ee59 226 struct sas_ha_struct *sha = dev_id;
dbf9bfe6 227 pm8001_ha = sha->lldd_ha;
228 if (unlikely(!pm8001_ha))
229 return IRQ_NONE;
230 if (!PM8001_CHIP_DISP->is_our_interupt(pm8001_ha))
231 return IRQ_NONE;
1245ee59 232
dbf9bfe6 233#ifdef PM8001_USE_TASKLET
6cd60b37 234 tasklet_schedule(&pm8001_ha->tasklet[0]);
dbf9bfe6 235#else
f74cf271 236 ret = PM8001_CHIP_DISP->isr(pm8001_ha, 0);
dbf9bfe6 237#endif
238 return ret;
239}
240
241/**
242 * pm8001_alloc - initiate our hba structure and 6 DMAs area.
243 * @pm8001_ha:our hba structure.
244 *
245 */
e590adfd
S		 246static int pm8001_alloc(struct pm8001_hba_info *pm8001_ha,
247 const struct pci_device_id *ent)
dbf9bfe6 248{
249 int i;
250 spin_lock_init(&pm8001_ha->lock);
646cdf00 251 spin_lock_init(&pm8001_ha->bitmap_lock);
e590adfd
S		 252 PM8001_INIT_DBG(pm8001_ha,
253 pm8001_printk("pm8001_alloc: PHY:%x\n",
254 pm8001_ha->chip->n_phy));
1cc943ae 255 for (i = 0; i < pm8001_ha->chip->n_phy; i++) {
dbf9bfe6 256 pm8001_phy_init(pm8001_ha, i);
1cc943ae 257 pm8001_ha->port[i].wide_port_phymap = 0;
258 pm8001_ha->port[i].port_attached = 0;
259 pm8001_ha->port[i].port_state = 0;
260 INIT_LIST_HEAD(&pm8001_ha->port[i].list);
261 }
dbf9bfe6 262
97ee2088 263 pm8001_ha->tags = kzalloc(PM8001_MAX_CCB, GFP_KERNEL);
264 if (!pm8001_ha->tags)
265 goto err_out;
dbf9bfe6 266 /* MPI Memory region 1 for AAP Event Log for fw */
267 pm8001_ha->memoryMap.region[AAP1].num_elements = 1;
268 pm8001_ha->memoryMap.region[AAP1].element_size = PM8001_EVENT_LOG_SIZE;
269 pm8001_ha->memoryMap.region[AAP1].total_len = PM8001_EVENT_LOG_SIZE;
270 pm8001_ha->memoryMap.region[AAP1].alignment = 32;
271
272 /* MPI Memory region 2 for IOP Event Log for fw */
273 pm8001_ha->memoryMap.region[IOP].num_elements = 1;
274 pm8001_ha->memoryMap.region[IOP].element_size = PM8001_EVENT_LOG_SIZE;
275 pm8001_ha->memoryMap.region[IOP].total_len = PM8001_EVENT_LOG_SIZE;
276 pm8001_ha->memoryMap.region[IOP].alignment = 32;
277
e590adfd
S		 278 for (i = 0; i < PM8001_MAX_SPCV_INB_NUM; i++) {
279 /* MPI Memory region 3 for consumer Index of inbound queues */
280 pm8001_ha->memoryMap.region[CI+i].num_elements = 1;
281 pm8001_ha->memoryMap.region[CI+i].element_size = 4;
282 pm8001_ha->memoryMap.region[CI+i].total_len = 4;
283 pm8001_ha->memoryMap.region[CI+i].alignment = 4;
284
285 if ((ent->driver_data) != chip_8001) {
286 /* MPI Memory region 5 inbound queues */
287 pm8001_ha->memoryMap.region[IB+i].num_elements =
288 PM8001_MPI_QUEUE;
289 pm8001_ha->memoryMap.region[IB+i].element_size = 128;
290 pm8001_ha->memoryMap.region[IB+i].total_len =
291 PM8001_MPI_QUEUE * 128;
292 pm8001_ha->memoryMap.region[IB+i].alignment = 128;
293 } else {
294 pm8001_ha->memoryMap.region[IB+i].num_elements =
295 PM8001_MPI_QUEUE;
296 pm8001_ha->memoryMap.region[IB+i].element_size = 64;
297 pm8001_ha->memoryMap.region[IB+i].total_len =
298 PM8001_MPI_QUEUE * 64;
299 pm8001_ha->memoryMap.region[IB+i].alignment = 64;
300 }
301 }
302
303 for (i = 0; i < PM8001_MAX_SPCV_OUTB_NUM; i++) {
304 /* MPI Memory region 4 for producer Index of outbound queues */
305 pm8001_ha->memoryMap.region[PI+i].num_elements = 1;
306 pm8001_ha->memoryMap.region[PI+i].element_size = 4;
307 pm8001_ha->memoryMap.region[PI+i].total_len = 4;
308 pm8001_ha->memoryMap.region[PI+i].alignment = 4;
309
310 if (ent->driver_data != chip_8001) {
311 /* MPI Memory region 6 Outbound queues */
312 pm8001_ha->memoryMap.region[OB+i].num_elements =
313 PM8001_MPI_QUEUE;
314 pm8001_ha->memoryMap.region[OB+i].element_size = 128;
315 pm8001_ha->memoryMap.region[OB+i].total_len =
316 PM8001_MPI_QUEUE * 128;
317 pm8001_ha->memoryMap.region[OB+i].alignment = 128;
318 } else {
319 /* MPI Memory region 6 Outbound queues */
320 pm8001_ha->memoryMap.region[OB+i].num_elements =
321 PM8001_MPI_QUEUE;
322 pm8001_ha->memoryMap.region[OB+i].element_size = 64;
323 pm8001_ha->memoryMap.region[OB+i].total_len =
324 PM8001_MPI_QUEUE * 64;
325 pm8001_ha->memoryMap.region[OB+i].alignment = 64;
326 }
dbf9bfe6 327
e590adfd 328 }
dbf9bfe6 329 /* Memory region write DMA*/
330 pm8001_ha->memoryMap.region[NVMD].num_elements = 1;
331 pm8001_ha->memoryMap.region[NVMD].element_size = 4096;
332 pm8001_ha->memoryMap.region[NVMD].total_len = 4096;
333 /* Memory region for devices*/
334 pm8001_ha->memoryMap.region[DEV_MEM].num_elements = 1;
335 pm8001_ha->memoryMap.region[DEV_MEM].element_size = PM8001_MAX_DEVICES *
336 sizeof(struct pm8001_device);
337 pm8001_ha->memoryMap.region[DEV_MEM].total_len = PM8001_MAX_DEVICES *
338 sizeof(struct pm8001_device);
339
340 /* Memory region for ccb_info*/
341 pm8001_ha->memoryMap.region[CCB_MEM].num_elements = 1;
342 pm8001_ha->memoryMap.region[CCB_MEM].element_size = PM8001_MAX_CCB *
343 sizeof(struct pm8001_ccb_info);
344 pm8001_ha->memoryMap.region[CCB_MEM].total_len = PM8001_MAX_CCB *
345 sizeof(struct pm8001_ccb_info);
346
1c75a679
S		 347 /* Memory region for fw flash */
348 pm8001_ha->memoryMap.region[FW_FLASH].total_len = 4096;
349
d078b511
AKS		 350 pm8001_ha->memoryMap.region[FORENSIC_MEM].num_elements = 1;
351 pm8001_ha->memoryMap.region[FORENSIC_MEM].total_len = 0x10000;
352 pm8001_ha->memoryMap.region[FORENSIC_MEM].element_size = 0x10000;
353 pm8001_ha->memoryMap.region[FORENSIC_MEM].alignment = 0x10000;
dbf9bfe6 354 for (i = 0; i < USI_MAX_MEMCNT; i++) {
355 if (pm8001_mem_alloc(pm8001_ha->pdev,
356 &pm8001_ha->memoryMap.region[i].virt_ptr,
357 &pm8001_ha->memoryMap.region[i].phys_addr,
358 &pm8001_ha->memoryMap.region[i].phys_addr_hi,
359 &pm8001_ha->memoryMap.region[i].phys_addr_lo,
360 pm8001_ha->memoryMap.region[i].total_len,
361 pm8001_ha->memoryMap.region[i].alignment) != 0) {
362 PM8001_FAIL_DBG(pm8001_ha,
363 pm8001_printk("Mem%d alloc failed\n",
364 i));
365 goto err_out;
366 }
367 }
368
369 pm8001_ha->devices = pm8001_ha->memoryMap.region[DEV_MEM].virt_ptr;
370 for (i = 0; i < PM8001_MAX_DEVICES; i++) {
aa9f8328 371 pm8001_ha->devices[i].dev_type = SAS_PHY_UNUSED;
dbf9bfe6 372 pm8001_ha->devices[i].id = i;
373 pm8001_ha->devices[i].device_id = PM8001_MAX_DEVICES;
374 pm8001_ha->devices[i].running_req = 0;
375 }
376 pm8001_ha->ccb_info = pm8001_ha->memoryMap.region[CCB_MEM].virt_ptr;
377 for (i = 0; i < PM8001_MAX_CCB; i++) {
378 pm8001_ha->ccb_info[i].ccb_dma_handle =
379 pm8001_ha->memoryMap.region[CCB_MEM].phys_addr +
380 i * sizeof(struct pm8001_ccb_info);
97ee2088 381 pm8001_ha->ccb_info[i].task = NULL;
382 pm8001_ha->ccb_info[i].ccb_tag = 0xffffffff;
383 pm8001_ha->ccb_info[i].device = NULL;
dbf9bfe6 384 ++pm8001_ha->tags_num;
385 }
386 pm8001_ha->flags = PM8001F_INIT_TIME;
387 /* Initialize tags */
388 pm8001_tag_init(pm8001_ha);
389 return 0;
390err_out:
391 return 1;
392}
393
394/**
395 * pm8001_ioremap - remap the pci high physical address to kernal virtual
396 * address so that we can access them.
397 * @pm8001_ha:our hba structure.
398 */
399static int pm8001_ioremap(struct pm8001_hba_info *pm8001_ha)
400{
401 u32 bar;
402 u32 logicalBar = 0;
403 struct pci_dev *pdev;
404
405 pdev = pm8001_ha->pdev;
406 /* map pci mem (PMC pci base 0-3)*/
407 for (bar = 0; bar < 6; bar++) {
408 /*
409 ** logical BARs for SPC:
410 ** bar 0 and 1 - logical BAR0
411 ** bar 2 and 3 - logical BAR1
412 ** bar4 - logical BAR2
413 ** bar5 - logical BAR3
414 ** Skip the appropriate assignments:
415 */
416 if ((bar == 1) || (bar == 3))
417 continue;
418 if (pci_resource_flags(pdev, bar) & IORESOURCE_MEM) {
419 pm8001_ha->io_mem[logicalBar].membase =
420 pci_resource_start(pdev, bar);
421 pm8001_ha->io_mem[logicalBar].membase &=
422 (u32)PCI_BASE_ADDRESS_MEM_MASK;
423 pm8001_ha->io_mem[logicalBar].memsize =
424 pci_resource_len(pdev, bar);
425 pm8001_ha->io_mem[logicalBar].memvirtaddr =
426 ioremap(pm8001_ha->io_mem[logicalBar].membase,
427 pm8001_ha->io_mem[logicalBar].memsize);
428 PM8001_INIT_DBG(pm8001_ha,
e590adfd
S		 429 pm8001_printk("PCI: bar %d, logicalBar %d ",
430 bar, logicalBar));
431 PM8001_INIT_DBG(pm8001_ha, pm8001_printk(
432 "base addr %llx virt_addr=%llx len=%d\n",
433 (u64)pm8001_ha->io_mem[logicalBar].membase,
da1dccce
AKS		 434 (u64)(unsigned long)
435 pm8001_ha->io_mem[logicalBar].memvirtaddr,
dbf9bfe6 436 pm8001_ha->io_mem[logicalBar].memsize));
437 } else {
438 pm8001_ha->io_mem[logicalBar].membase = 0;
439 pm8001_ha->io_mem[logicalBar].memsize = 0;
440 pm8001_ha->io_mem[logicalBar].memvirtaddr = 0;
441 }
442 logicalBar++;
443 }
444 return 0;
445}
446
447/**
448 * pm8001_pci_alloc - initialize our ha card structure
449 * @pdev: pci device.
450 * @ent: ent
451 * @shost: scsi host struct which has been initialized before.
452 */
6f039790 453static struct pm8001_hba_info *pm8001_pci_alloc(struct pci_dev *pdev,
e590adfd
S		 454 const struct pci_device_id *ent,
455 struct Scsi_Host *shost)
456
dbf9bfe6 457{
458 struct pm8001_hba_info *pm8001_ha;
459 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
6cd60b37 460 int j;
dbf9bfe6 461
462 pm8001_ha = sha->lldd_ha;
463 if (!pm8001_ha)
464 return NULL;
465
466 pm8001_ha->pdev = pdev;
467 pm8001_ha->dev = &pdev->dev;
e590adfd 468 pm8001_ha->chip_id = ent->driver_data;
dbf9bfe6 469 pm8001_ha->chip = &pm8001_chips[pm8001_ha->chip_id];
470 pm8001_ha->irq = pdev->irq;
471 pm8001_ha->sas = sha;
472 pm8001_ha->shost = shost;
473 pm8001_ha->id = pm8001_id++;
dbf9bfe6 474 pm8001_ha->logging_level = 0x01;
475 sprintf(pm8001_ha->name, "%s%d", DRV_NAME, pm8001_ha->id);
f74cf271
S		 476 /* IOMB size is 128 for 8088/89 controllers */
477 if (pm8001_ha->chip_id != chip_8001)
478 pm8001_ha->iomb_size = IOMB_SIZE_SPCV;
479 else
480 pm8001_ha->iomb_size = IOMB_SIZE_SPC;
481
dbf9bfe6 482#ifdef PM8001_USE_TASKLET
6cd60b37
NG		 483 /* Tasklet for non msi-x interrupt handler */
484 if ((!pdev->msix_cap) || (pm8001_ha->chip_id == chip_8001))
485 tasklet_init(&pm8001_ha->tasklet[0], pm8001_tasklet,
486 (unsigned long)&(pm8001_ha->irq_vector[0]));
487 else
488 for (j = 0; j < PM8001_MAX_MSIX_VEC; j++)
489 tasklet_init(&pm8001_ha->tasklet[j], pm8001_tasklet,
490 (unsigned long)&(pm8001_ha->irq_vector[j]));
dbf9bfe6 491#endif
492 pm8001_ioremap(pm8001_ha);
e590adfd 493 if (!pm8001_alloc(pm8001_ha, ent))
dbf9bfe6 494 return pm8001_ha;
495 pm8001_free(pm8001_ha);
496 return NULL;
497}
498
499/**
500 * pci_go_44 - pm8001 specified, its DMA is 44 bit rather than 64 bit
501 * @pdev: pci device.
502 */
503static int pci_go_44(struct pci_dev *pdev)
504{
505 int rc;
506
507 if (!pci_set_dma_mask(pdev, DMA_BIT_MASK(44))) {
508 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(44));
509 if (rc) {
510 rc = pci_set_consistent_dma_mask(pdev,
511 DMA_BIT_MASK(32));
512 if (rc) {
513 dev_printk(KERN_ERR, &pdev->dev,
514 "44-bit DMA enable failed\n");
515 return rc;
516 }
517 }
518 } else {
519 rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
520 if (rc) {
521 dev_printk(KERN_ERR, &pdev->dev,
522 "32-bit DMA enable failed\n");
523 return rc;
524 }
525 rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
526 if (rc) {
527 dev_printk(KERN_ERR, &pdev->dev,
528 "32-bit consistent DMA enable failed\n");
529 return rc;
530 }
531 }
532 return rc;
533}
534
535/**
536 * pm8001_prep_sas_ha_init - allocate memory in general hba struct && init them.
537 * @shost: scsi host which has been allocated outside.
538 * @chip_info: our ha struct.
539 */
6f039790
GKH		 540static int pm8001_prep_sas_ha_init(struct Scsi_Host *shost,
541 const struct pm8001_chip_info *chip_info)
dbf9bfe6 542{
543 int phy_nr, port_nr;
544 struct asd_sas_phy **arr_phy;
545 struct asd_sas_port **arr_port;
546 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
547
548 phy_nr = chip_info->n_phy;
549 port_nr = phy_nr;
550 memset(sha, 0x00, sizeof(*sha));
551 arr_phy = kcalloc(phy_nr, sizeof(void *), GFP_KERNEL);
552 if (!arr_phy)
553 goto exit;
554 arr_port = kcalloc(port_nr, sizeof(void *), GFP_KERNEL);
555 if (!arr_port)
556 goto exit_free2;
557
558 sha->sas_phy = arr_phy;
559 sha->sas_port = arr_port;
560 sha->lldd_ha = kzalloc(sizeof(struct pm8001_hba_info), GFP_KERNEL);
561 if (!sha->lldd_ha)
562 goto exit_free1;
563
564 shost->transportt = pm8001_stt;
565 shost->max_id = PM8001_MAX_DEVICES;
566 shost->max_lun = 8;
567 shost->max_channel = 0;
568 shost->unique_id = pm8001_id;
569 shost->max_cmd_len = 16;
570 shost->can_queue = PM8001_CAN_QUEUE;
571 shost->cmd_per_lun = 32;
572 return 0;
573exit_free1:
574 kfree(arr_port);
575exit_free2:
576 kfree(arr_phy);
577exit:
578 return -1;
579}
580
581/**
582 * pm8001_post_sas_ha_init - initialize general hba struct defined in libsas
583 * @shost: scsi host which has been allocated outside
584 * @chip_info: our ha struct.
585 */
6f039790
GKH		 586static void pm8001_post_sas_ha_init(struct Scsi_Host *shost,
587 const struct pm8001_chip_info *chip_info)
dbf9bfe6 588{
589 int i = 0;
590 struct pm8001_hba_info *pm8001_ha;
591 struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
592
593 pm8001_ha = sha->lldd_ha;
594 for (i = 0; i < chip_info->n_phy; i++) {
595 sha->sas_phy[i] = &pm8001_ha->phy[i].sas_phy;
596 sha->sas_port[i] = &pm8001_ha->port[i].sas_port;
597 }
598 sha->sas_ha_name = DRV_NAME;
599 sha->dev = pm8001_ha->dev;
600
601 sha->lldd_module = THIS_MODULE;
602 sha->sas_addr = &pm8001_ha->sas_addr[0];
603 sha->num_phys = chip_info->n_phy;
dbf9bfe6 604 sha->core.shost = shost;
605}
606
607/**
608 * pm8001_init_sas_add - initialize sas address
609 * @chip_info: our ha struct.
610 *
611 * Currently we just set the fixed SAS address to our HBA,for manufacture,
612 * it should read from the EEPROM
613 */
614static void pm8001_init_sas_add(struct pm8001_hba_info *pm8001_ha)
615{
a33a0155 616 u8 i, j;
dbf9bfe6 617#ifdef PM8001_READ_VPD
a33a0155
S		 618 /* For new SPC controllers WWN is stored in flash vpd
619 * For SPC/SPCve controllers WWN is stored in EEPROM
620 * For Older SPC WWN is stored in NVMD
621 */
dbf9bfe6 622 DECLARE_COMPLETION_ONSTACK(completion);
7c8356d9 623 struct pm8001_ioctl_payload payload;
a33a0155 624 u16 deviceid;
5b4ce882
TH		 625 int rc;
626
a33a0155 627 pci_read_config_word(pm8001_ha->pdev, PCI_DEVICE_ID, &deviceid);
dbf9bfe6 628 pm8001_ha->nvmd_completion = &completion;
a33a0155
S		 629
630 if (pm8001_ha->chip_id == chip_8001) {
f49d2132 631 if (deviceid == 0x8081 || deviceid == 0x0042) {
a33a0155
S		 632 payload.minor_function = 4;
633 payload.length = 4096;
634 } else {
635 payload.minor_function = 0;
636 payload.length = 128;
637 }
638 } else {
639 payload.minor_function = 1;
640 payload.length = 4096;
641 }
642 payload.offset = 0;
643 payload.func_specific = kzalloc(payload.length, GFP_KERNEL);
5b4ce882
TH		 644 if (!payload.func_specific) {
645 PM8001_INIT_DBG(pm8001_ha, pm8001_printk("mem alloc fail\n"));
646 return;
647 }
648 rc = PM8001_CHIP_DISP->get_nvmd_req(pm8001_ha, &payload);
649 if (rc) {
650 kfree(payload.func_specific);
651 PM8001_INIT_DBG(pm8001_ha, pm8001_printk("nvmd failed\n"));
652 return;
653 }
dbf9bfe6 654 wait_for_completion(&completion);
a33a0155
S		 655
656 for (i = 0, j = 0; i <= 7; i++, j++) {
657 if (pm8001_ha->chip_id == chip_8001) {
658 if (deviceid == 0x8081)
659 pm8001_ha->sas_addr[j] =
660 payload.func_specific[0x704 + i];
f49d2132
BG		 661 else if (deviceid == 0x0042)
662 pm8001_ha->sas_addr[j] =
663 payload.func_specific[0x010 + i];
a33a0155
S		 664 } else
665 pm8001_ha->sas_addr[j] =
666 payload.func_specific[0x804 + i];
667 }
668
dbf9bfe6 669 for (i = 0; i < pm8001_ha->chip->n_phy; i++) {
a33a0155
S		 670 memcpy(&pm8001_ha->phy[i].dev_sas_addr,
671 pm8001_ha->sas_addr, SAS_ADDR_SIZE);
dbf9bfe6 672 PM8001_INIT_DBG(pm8001_ha,
a33a0155 673 pm8001_printk("phy %d sas_addr = %016llx\n", i,
7c8356d9 674 pm8001_ha->phy[i].dev_sas_addr));
dbf9bfe6 675 }
5b4ce882 676 kfree(payload.func_specific);
dbf9bfe6 677#else
678 for (i = 0; i < pm8001_ha->chip->n_phy; i++) {
7c8356d9 679 pm8001_ha->phy[i].dev_sas_addr = 0x50010c600047f9d0ULL;
dbf9bfe6 680 pm8001_ha->phy[i].dev_sas_addr =
681 cpu_to_be64((u64)
682 (*(u64 *)&pm8001_ha->phy[i].dev_sas_addr));
683 }
684 memcpy(pm8001_ha->sas_addr, &pm8001_ha->phy[0].dev_sas_addr,
685 SAS_ADDR_SIZE);
686#endif
687}
688
27909407
AKS		 689/*
690 * pm8001_get_phy_settings_info : Read phy setting values.
691 * @pm8001_ha : our hba.
692 */
f2c6f180 693static int pm8001_get_phy_settings_info(struct pm8001_hba_info *pm8001_ha)
27909407
AKS		 694{
695
696#ifdef PM8001_READ_VPD
697 /*OPTION ROM FLASH read for the SPC cards */
698 DECLARE_COMPLETION_ONSTACK(completion);
699 struct pm8001_ioctl_payload payload;
5b4ce882 700 int rc;
27909407
AKS		 701
702 pm8001_ha->nvmd_completion = &completion;
703 /* SAS ADDRESS read from flash / EEPROM */
704 payload.minor_function = 6;
705 payload.offset = 0;
706 payload.length = 4096;
707 payload.func_specific = kzalloc(4096, GFP_KERNEL);
f2c6f180
ML		 708 if (!payload.func_specific)
709 return -ENOMEM;
27909407 710 /* Read phy setting values from flash */
5b4ce882
TH		 711 rc = PM8001_CHIP_DISP->get_nvmd_req(pm8001_ha, &payload);
712 if (rc) {
713 kfree(payload.func_specific);
714 PM8001_INIT_DBG(pm8001_ha, pm8001_printk("nvmd failed\n"));
715 return -ENOMEM;
716 }
27909407
AKS		 717 wait_for_completion(&completion);
718 pm8001_set_phy_profile(pm8001_ha, sizeof(u8), payload.func_specific);
f2c6f180 719 kfree(payload.func_specific);
27909407 720#endif
f2c6f180 721 return 0;
27909407
AKS		 722}
723
dbf9bfe6 724#ifdef PM8001_USE_MSIX
725/**
726 * pm8001_setup_msix - enable MSI-X interrupt
727 * @chip_info: our ha struct.
728 * @irq_handler: irq_handler
729 */
1245ee59 730static u32 pm8001_setup_msix(struct pm8001_hba_info *pm8001_ha)
dbf9bfe6 731{
732 u32 i = 0, j = 0;
1245ee59 733 u32 number_of_intr;
dbf9bfe6 734 int flag = 0;
735 u32 max_entry;
736 int rc;
1245ee59
S		 737 static char intr_drvname[PM8001_MAX_MSIX_VEC][sizeof(DRV_NAME)+3];
738
739 /* SPCv controllers supports 64 msi-x */
740 if (pm8001_ha->chip_id == chip_8001) {
741 number_of_intr = 1;
1245ee59
S		 742 } else {
743 number_of_intr = PM8001_MAX_MSIX_VEC;
744 flag &= ~IRQF_SHARED;
1245ee59
S		 745 }
746
dbf9bfe6 747 max_entry = sizeof(pm8001_ha->msix_entries) /
748 sizeof(pm8001_ha->msix_entries[0]);
dbf9bfe6 749 for (i = 0; i < max_entry ; i++)
750 pm8001_ha->msix_entries[i].entry = i;
b4d511e5 751 rc = pci_enable_msix_exact(pm8001_ha->pdev, pm8001_ha->msix_entries,
dbf9bfe6 752 number_of_intr);
753 pm8001_ha->number_of_intr = number_of_intr;
b4d511e5
AG		 754 if (rc)
755 return rc;
756
757 PM8001_INIT_DBG(pm8001_ha, pm8001_printk(
758 "pci_enable_msix_exact request ret:%d no of intr %d\n",
759 rc, pm8001_ha->number_of_intr));
760
761 for (i = 0; i < number_of_intr; i++) {
762 snprintf(intr_drvname[i], sizeof(intr_drvname[0]),
763 DRV_NAME"%d", i);
764 pm8001_ha->irq_vector[i].irq_id = i;
765 pm8001_ha->irq_vector[i].drv_inst = pm8001_ha;
766
767 rc = request_irq(pm8001_ha->msix_entries[i].vector,
768 pm8001_interrupt_handler_msix, flag,
769 intr_drvname[i], &(pm8001_ha->irq_vector[i]));
770 if (rc) {
771 for (j = 0; j < i; j++) {
772 free_irq(pm8001_ha->msix_entries[j].vector,
6cd60b37 773 &(pm8001_ha->irq_vector[i]));
dbf9bfe6 774 }
b4d511e5
AG		 775 pci_disable_msix(pm8001_ha->pdev);
776 break;
dbf9bfe6 777 }
778 }
b4d511e5 779
dbf9bfe6 780 return rc;
781}
782#endif
783
784/**
785 * pm8001_request_irq - register interrupt
786 * @chip_info: our ha struct.
787 */
788static u32 pm8001_request_irq(struct pm8001_hba_info *pm8001_ha)
789{
790 struct pci_dev *pdev;
97ee2088 791 int rc;
dbf9bfe6 792
793 pdev = pm8001_ha->pdev;
794
795#ifdef PM8001_USE_MSIX
e1e819cc 796 if (pdev->msix_cap)
1245ee59
S		 797 return pm8001_setup_msix(pm8001_ha);
798 else {
799 PM8001_INIT_DBG(pm8001_ha,
800 pm8001_printk("MSIX not supported!!!\n"));
dbf9bfe6 801 goto intx;
1245ee59 802 }
dbf9bfe6 803#endif
804
805intx:
b595076a 806 /* initialize the INT-X interrupt */
1245ee59
S		 807 rc = request_irq(pdev->irq, pm8001_interrupt_handler_intx, IRQF_SHARED,
808 DRV_NAME, SHOST_TO_SAS_HA(pm8001_ha->shost));
dbf9bfe6 809 return rc;
810}
811
812/**
813 * pm8001_pci_probe - probe supported device
814 * @pdev: pci device which kernel has been prepared for.
815 * @ent: pci device id
816 *
817 * This function is the main initialization function, when register a new
818 * pci driver it is invoked, all struct an hardware initilization should be done
819 * here, also, register interrupt
820 */
6f039790
GKH		 821static int pm8001_pci_probe(struct pci_dev *pdev,
822 const struct pci_device_id *ent)
dbf9bfe6 823{
824 unsigned int rc;
825 u32 pci_reg;
1245ee59 826 u8 i = 0;
dbf9bfe6 827 struct pm8001_hba_info *pm8001_ha;
828 struct Scsi_Host *shost = NULL;
829 const struct pm8001_chip_info *chip;
830
831 dev_printk(KERN_INFO, &pdev->dev,
a70b8fc3 832 "pm80xx: driver version %s\n", DRV_VERSION);
dbf9bfe6 833 rc = pci_enable_device(pdev);
834 if (rc)
835 goto err_out_enable;
836 pci_set_master(pdev);
837 /*
838 * Enable pci slot busmaster by setting pci command register.
839 * This is required by FW for Cyclone card.
840 */
841
842 pci_read_config_dword(pdev, PCI_COMMAND, &pci_reg);
843 pci_reg |= 0x157;
844 pci_write_config_dword(pdev, PCI_COMMAND, pci_reg);
845 rc = pci_request_regions(pdev, DRV_NAME);
846 if (rc)
847 goto err_out_disable;
848 rc = pci_go_44(pdev);
849 if (rc)
850 goto err_out_regions;
851
852 shost = scsi_host_alloc(&pm8001_sht, sizeof(void *));
853 if (!shost) {
854 rc = -ENOMEM;
855 goto err_out_regions;
856 }
857 chip = &pm8001_chips[ent->driver_data];
858 SHOST_TO_SAS_HA(shost) =
3dbf6c00 859 kzalloc(sizeof(struct sas_ha_struct), GFP_KERNEL);
dbf9bfe6 860 if (!SHOST_TO_SAS_HA(shost)) {
861 rc = -ENOMEM;
862 goto err_out_free_host;
863 }
864
865 rc = pm8001_prep_sas_ha_init(shost, chip);
866 if (rc) {
867 rc = -ENOMEM;
868 goto err_out_free;
869 }
870 pci_set_drvdata(pdev, SHOST_TO_SAS_HA(shost));
e590adfd
S		 871 /* ent->driver variable is used to differentiate between controllers */
872 pm8001_ha = pm8001_pci_alloc(pdev, ent, shost);
dbf9bfe6 873 if (!pm8001_ha) {
874 rc = -ENOMEM;
875 goto err_out_free;
876 }
877 list_add_tail(&pm8001_ha->list, &hba_list);
f5860992 878 PM8001_CHIP_DISP->chip_soft_rst(pm8001_ha);
dbf9bfe6 879 rc = PM8001_CHIP_DISP->chip_init(pm8001_ha);
a70b8fc3
S		 880 if (rc) {
881 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk(
882 "chip_init failed [ret: %d]\n", rc));
dbf9bfe6 883 goto err_out_ha_free;
a70b8fc3 884 }
dbf9bfe6 885
886 rc = scsi_add_host(shost, &pdev->dev);
887 if (rc)
888 goto err_out_ha_free;
889 rc = pm8001_request_irq(pm8001_ha);
a70b8fc3
S		 890 if (rc) {
891 PM8001_FAIL_DBG(pm8001_ha, pm8001_printk(
892 "pm8001_request_irq failed [ret: %d]\n", rc));
dbf9bfe6 893 goto err_out_shost;
a70b8fc3 894 }
dbf9bfe6 895
f74cf271 896 PM8001_CHIP_DISP->interrupt_enable(pm8001_ha, 0);
1245ee59
S		 897 if (pm8001_ha->chip_id != chip_8001) {
898 for (i = 1; i < pm8001_ha->number_of_intr; i++)
899 PM8001_CHIP_DISP->interrupt_enable(pm8001_ha, i);
a6cb3d01
S		 900 /* setup thermal configuration. */
901 pm80xx_set_thermal_config(pm8001_ha);
1245ee59
S		 902 }
903
dbf9bfe6 904 pm8001_init_sas_add(pm8001_ha);
27909407
AKS		 905 /* phy setting support for motherboard controller */
906 if (pdev->subsystem_vendor != PCI_VENDOR_ID_ADAPTEC2 &&
f2c6f180
ML		 907 pdev->subsystem_vendor != 0) {
908 rc = pm8001_get_phy_settings_info(pm8001_ha);
909 if (rc)
910 goto err_out_shost;
911 }
dbf9bfe6 912 pm8001_post_sas_ha_init(shost, chip);
913 rc = sas_register_ha(SHOST_TO_SAS_HA(shost));
914 if (rc)
915 goto err_out_shost;
916 scsi_scan_host(pm8001_ha->shost);
917 return 0;
918
919err_out_shost:
920 scsi_remove_host(pm8001_ha->shost);
921err_out_ha_free:
922 pm8001_free(pm8001_ha);
923err_out_free:
924 kfree(SHOST_TO_SAS_HA(shost));
925err_out_free_host:
926 kfree(shost);
927err_out_regions:
928 pci_release_regions(pdev);
929err_out_disable:
930 pci_disable_device(pdev);
931err_out_enable:
932 return rc;
933}
934
6f039790 935static void pm8001_pci_remove(struct pci_dev *pdev)
dbf9bfe6 936{
937 struct sas_ha_struct *sha = pci_get_drvdata(pdev);
938 struct pm8001_hba_info *pm8001_ha;
6cd60b37 939 int i, j;
dbf9bfe6 940 pm8001_ha = sha->lldd_ha;
dbf9bfe6 941 sas_unregister_ha(sha);
942 sas_remove_host(pm8001_ha->shost);
943 list_del(&pm8001_ha->list);
944 scsi_remove_host(pm8001_ha->shost);
1245ee59 945 PM8001_CHIP_DISP->interrupt_disable(pm8001_ha, 0xFF);
f5860992 946 PM8001_CHIP_DISP->chip_soft_rst(pm8001_ha);
dbf9bfe6 947
948#ifdef PM8001_USE_MSIX
949 for (i = 0; i < pm8001_ha->number_of_intr; i++)
950 synchronize_irq(pm8001_ha->msix_entries[i].vector);
951 for (i = 0; i < pm8001_ha->number_of_intr; i++)
1245ee59 952 free_irq(pm8001_ha->msix_entries[i].vector,
6cd60b37 953 &(pm8001_ha->irq_vector[i]));
dbf9bfe6 954 pci_disable_msix(pdev);
955#else
956 free_irq(pm8001_ha->irq, sha);
957#endif
958#ifdef PM8001_USE_TASKLET
6cd60b37
NG		 959 /* For non-msix and msix interrupts */
960 if ((!pdev->msix_cap) || (pm8001_ha->chip_id == chip_8001))
961 tasklet_kill(&pm8001_ha->tasklet[0]);
962 else
963 for (j = 0; j < PM8001_MAX_MSIX_VEC; j++)
964 tasklet_kill(&pm8001_ha->tasklet[j]);
dbf9bfe6 965#endif
966 pm8001_free(pm8001_ha);
967 kfree(sha->sas_phy);
968 kfree(sha->sas_port);
969 kfree(sha);
970 pci_release_regions(pdev);
971 pci_disable_device(pdev);
972}
973
974/**
975 * pm8001_pci_suspend - power management suspend main entry point
976 * @pdev: PCI device struct
977 * @state: PM state change to (usually PCI_D3)
978 *
979 * Returns 0 success, anything else error.
980 */
981static int pm8001_pci_suspend(struct pci_dev *pdev, pm_message_t state)
982{
983 struct sas_ha_struct *sha = pci_get_drvdata(pdev);
984 struct pm8001_hba_info *pm8001_ha;
6cd60b37 985 int i, j;
dbf9bfe6 986 u32 device_state;
987 pm8001_ha = sha->lldd_ha;
9f176099 988 sas_suspend_ha(sha);
429305e4 989 flush_workqueue(pm8001_wq);
dbf9bfe6 990 scsi_block_requests(pm8001_ha->shost);
c8a2ba3f
YW		 991 if (!pdev->pm_cap) {
992 dev_err(&pdev->dev, " PCI PM not supported\n");
dbf9bfe6 993 return -ENODEV;
994 }
1245ee59 995 PM8001_CHIP_DISP->interrupt_disable(pm8001_ha, 0xFF);
f5860992 996 PM8001_CHIP_DISP->chip_soft_rst(pm8001_ha);
dbf9bfe6 997#ifdef PM8001_USE_MSIX
998 for (i = 0; i < pm8001_ha->number_of_intr; i++)
999 synchronize_irq(pm8001_ha->msix_entries[i].vector);
1000 for (i = 0; i < pm8001_ha->number_of_intr; i++)
1245ee59 1001 free_irq(pm8001_ha->msix_entries[i].vector,
6cd60b37 1002 &(pm8001_ha->irq_vector[i]));
dbf9bfe6 1003 pci_disable_msix(pdev);
1004#else
1005 free_irq(pm8001_ha->irq, sha);
1006#endif
1007#ifdef PM8001_USE_TASKLET
6cd60b37
NG		 1008 /* For non-msix and msix interrupts */
1009 if ((!pdev->msix_cap) || (pm8001_ha->chip_id == chip_8001))
1010 tasklet_kill(&pm8001_ha->tasklet[0]);
1011 else
1012 for (j = 0; j < PM8001_MAX_MSIX_VEC; j++)
1013 tasklet_kill(&pm8001_ha->tasklet[j]);
dbf9bfe6 1014#endif
1015 device_state = pci_choose_state(pdev, state);
1016 pm8001_printk("pdev=0x%p, slot=%s, entering "
1017 "operating state [D%d]\n", pdev,
1018 pm8001_ha->name, device_state);
1019 pci_save_state(pdev);
1020 pci_disable_device(pdev);
1021 pci_set_power_state(pdev, device_state);
1022 return 0;
1023}
1024
1025/**
1026 * pm8001_pci_resume - power management resume main entry point
1027 * @pdev: PCI device struct
1028 *
1029 * Returns 0 success, anything else error.
1030 */
1031static int pm8001_pci_resume(struct pci_dev *pdev)
1032{
1033 struct sas_ha_struct *sha = pci_get_drvdata(pdev);
1034 struct pm8001_hba_info *pm8001_ha;
1035 int rc;
6cd60b37 1036 u8 i = 0, j;
dbf9bfe6 1037 u32 device_state;
9f176099 1038 DECLARE_COMPLETION_ONSTACK(completion);
dbf9bfe6 1039 pm8001_ha = sha->lldd_ha;
1040 device_state = pdev->current_state;
1041
1042 pm8001_printk("pdev=0x%p, slot=%s, resuming from previous "
1043 "operating state [D%d]\n", pdev, pm8001_ha->name, device_state);
1044
1045 pci_set_power_state(pdev, PCI_D0);
1046 pci_enable_wake(pdev, PCI_D0, 0);
1047 pci_restore_state(pdev);
1048 rc = pci_enable_device(pdev);
1049 if (rc) {
1050 pm8001_printk("slot=%s Enable device failed during resume\n",
1051 pm8001_ha->name);
1052 goto err_out_enable;
1053 }
1054
1055 pci_set_master(pdev);
1056 rc = pci_go_44(pdev);
1057 if (rc)
1058 goto err_out_disable;
9f176099 1059 sas_prep_resume_ha(sha);
f5860992
S		 1060 /* chip soft rst only for spc */
1061 if (pm8001_ha->chip_id == chip_8001) {
1062 PM8001_CHIP_DISP->chip_soft_rst(pm8001_ha);
1063 PM8001_INIT_DBG(pm8001_ha,
1064 pm8001_printk("chip soft reset successful\n"));
1065 }
dbf9bfe6 1066 rc = PM8001_CHIP_DISP->chip_init(pm8001_ha);
1067 if (rc)
1068 goto err_out_disable;
1245ee59
S		 1069
1070 /* disable all the interrupt bits */
1071 PM8001_CHIP_DISP->interrupt_disable(pm8001_ha, 0xFF);
1072
dbf9bfe6 1073 rc = pm8001_request_irq(pm8001_ha);
1074 if (rc)
1075 goto err_out_disable;
1245ee59 1076#ifdef PM8001_USE_TASKLET
6cd60b37
NG		 1077 /* Tasklet for non msi-x interrupt handler */
1078 if ((!pdev->msix_cap) || (pm8001_ha->chip_id == chip_8001))
1079 tasklet_init(&pm8001_ha->tasklet[0], pm8001_tasklet,
1080 (unsigned long)&(pm8001_ha->irq_vector[0]));
1081 else
1082 for (j = 0; j < PM8001_MAX_MSIX_VEC; j++)
1083 tasklet_init(&pm8001_ha->tasklet[j], pm8001_tasklet,
1084 (unsigned long)&(pm8001_ha->irq_vector[j]));
1245ee59 1085#endif
f74cf271 1086 PM8001_CHIP_DISP->interrupt_enable(pm8001_ha, 0);
1245ee59
S		 1087 if (pm8001_ha->chip_id != chip_8001) {
1088 for (i = 1; i < pm8001_ha->number_of_intr; i++)
1089 PM8001_CHIP_DISP->interrupt_enable(pm8001_ha, i);
1090 }
9f176099
BG		 1091 pm8001_ha->flags = PM8001F_RUN_TIME;
1092 for (i = 0; i < pm8001_ha->chip->n_phy; i++) {
1093 pm8001_ha->phy[i].enable_completion = &completion;
1094 PM8001_CHIP_DISP->phy_start_req(pm8001_ha, i);
1095 wait_for_completion(&completion);
1096 }
1097 sas_resume_ha(sha);
dbf9bfe6 1098 return 0;
1099
1100err_out_disable:
1101 scsi_remove_host(pm8001_ha->shost);
1102 pci_disable_device(pdev);
1103err_out_enable:
1104 return rc;
1105}
1106
e5742101
S		 1107/* update of pci device, vendor id and driver data with
1108 * unique value for each of the controller
1109 */
6f039790 1110static struct pci_device_id pm8001_pci_table[] = {
e5742101 1111 { PCI_VDEVICE(PMC_Sierra, 0x8001), chip_8001 },
f49d2132 1112 { PCI_VDEVICE(ATTO, 0x0042), chip_8001 },
e5742101
S		 1113 /* Support for SPC/SPCv/SPCve controllers */
1114 { PCI_VDEVICE(ADAPTEC2, 0x8001), chip_8001 },
1115 { PCI_VDEVICE(PMC_Sierra, 0x8008), chip_8008 },
1116 { PCI_VDEVICE(ADAPTEC2, 0x8008), chip_8008 },
1117 { PCI_VDEVICE(PMC_Sierra, 0x8018), chip_8018 },
1118 { PCI_VDEVICE(ADAPTEC2, 0x8018), chip_8018 },
1119 { PCI_VDEVICE(PMC_Sierra, 0x8009), chip_8009 },
1120 { PCI_VDEVICE(ADAPTEC2, 0x8009), chip_8009 },
1121 { PCI_VDEVICE(PMC_Sierra, 0x8019), chip_8019 },
1122 { PCI_VDEVICE(ADAPTEC2, 0x8019), chip_8019 },
a9a923e5
AKS		 1123 { PCI_VDEVICE(PMC_Sierra, 0x8074), chip_8074 },
1124 { PCI_VDEVICE(ADAPTEC2, 0x8074), chip_8074 },
1125 { PCI_VDEVICE(PMC_Sierra, 0x8076), chip_8076 },
1126 { PCI_VDEVICE(ADAPTEC2, 0x8076), chip_8076 },
1127 { PCI_VDEVICE(PMC_Sierra, 0x8077), chip_8077 },
1128 { PCI_VDEVICE(ADAPTEC2, 0x8077), chip_8077 },
e5742101
S		 1129 { PCI_VENDOR_ID_ADAPTEC2, 0x8081,
1130 PCI_VENDOR_ID_ADAPTEC2, 0x0400, 0, 0, chip_8001 },
1131 { PCI_VENDOR_ID_ADAPTEC2, 0x8081,
1132 PCI_VENDOR_ID_ADAPTEC2, 0x0800, 0, 0, chip_8001 },
1133 { PCI_VENDOR_ID_ADAPTEC2, 0x8088,
1134 PCI_VENDOR_ID_ADAPTEC2, 0x0008, 0, 0, chip_8008 },
1135 { PCI_VENDOR_ID_ADAPTEC2, 0x8088,
1136 PCI_VENDOR_ID_ADAPTEC2, 0x0800, 0, 0, chip_8008 },
1137 { PCI_VENDOR_ID_ADAPTEC2, 0x8089,
1138 PCI_VENDOR_ID_ADAPTEC2, 0x0008, 0, 0, chip_8009 },
1139 { PCI_VENDOR_ID_ADAPTEC2, 0x8089,
1140 PCI_VENDOR_ID_ADAPTEC2, 0x0800, 0, 0, chip_8009 },
1141 { PCI_VENDOR_ID_ADAPTEC2, 0x8088,
1142 PCI_VENDOR_ID_ADAPTEC2, 0x0016, 0, 0, chip_8018 },
1143 { PCI_VENDOR_ID_ADAPTEC2, 0x8088,
1144 PCI_VENDOR_ID_ADAPTEC2, 0x1600, 0, 0, chip_8018 },
1145 { PCI_VENDOR_ID_ADAPTEC2, 0x8089,
1146 PCI_VENDOR_ID_ADAPTEC2, 0x0016, 0, 0, chip_8019 },
1147 { PCI_VENDOR_ID_ADAPTEC2, 0x8089,
1148 PCI_VENDOR_ID_ADAPTEC2, 0x1600, 0, 0, chip_8019 },
a9a923e5
AKS		 1149 { PCI_VENDOR_ID_ADAPTEC2, 0x8074,
1150 PCI_VENDOR_ID_ADAPTEC2, 0x0800, 0, 0, chip_8074 },
1151 { PCI_VENDOR_ID_ADAPTEC2, 0x8076,
1152 PCI_VENDOR_ID_ADAPTEC2, 0x1600, 0, 0, chip_8076 },
1153 { PCI_VENDOR_ID_ADAPTEC2, 0x8077,
1154 PCI_VENDOR_ID_ADAPTEC2, 0x1600, 0, 0, chip_8077 },
1155 { PCI_VENDOR_ID_ADAPTEC2, 0x8074,
1156 PCI_VENDOR_ID_ADAPTEC2, 0x0008, 0, 0, chip_8074 },
1157 { PCI_VENDOR_ID_ADAPTEC2, 0x8076,
1158 PCI_VENDOR_ID_ADAPTEC2, 0x0016, 0, 0, chip_8076 },
1159 { PCI_VENDOR_ID_ADAPTEC2, 0x8077,
1160 PCI_VENDOR_ID_ADAPTEC2, 0x0016, 0, 0, chip_8077 },
1161 { PCI_VENDOR_ID_ADAPTEC2, 0x8076,
1162 PCI_VENDOR_ID_ADAPTEC2, 0x0808, 0, 0, chip_8076 },
1163 { PCI_VENDOR_ID_ADAPTEC2, 0x8077,
1164 PCI_VENDOR_ID_ADAPTEC2, 0x0808, 0, 0, chip_8077 },
1165 { PCI_VENDOR_ID_ADAPTEC2, 0x8074,
1166 PCI_VENDOR_ID_ADAPTEC2, 0x0404, 0, 0, chip_8074 },
dbf9bfe6 1167 {} /* terminate list */
1168};
1169
1170static struct pci_driver pm8001_pci_driver = {
1171 .name = DRV_NAME,
1172 .id_table = pm8001_pci_table,
1173 .probe = pm8001_pci_probe,
6f039790 1174 .remove = pm8001_pci_remove,
dbf9bfe6 1175 .suspend = pm8001_pci_suspend,
1176 .resume = pm8001_pci_resume,
1177};
1178
1179/**
1180 * pm8001_init - initialize scsi transport template
1181 */
1182static int __init pm8001_init(void)
1183{
429305e4
TH		 1184 int rc = -ENOMEM;
1185
a70b8fc3 1186 pm8001_wq = alloc_workqueue("pm80xx", 0, 0);
429305e4
TH		 1187 if (!pm8001_wq)
1188 goto err;
1189
dbf9bfe6 1190 pm8001_id = 0;
1191 pm8001_stt = sas_domain_attach_transport(&pm8001_transport_ops);
1192 if (!pm8001_stt)
429305e4 1193 goto err_wq;
dbf9bfe6 1194 rc = pci_register_driver(&pm8001_pci_driver);
1195 if (rc)
429305e4 1196 goto err_tp;
dbf9bfe6 1197 return 0;
429305e4
TH		 1198
1199err_tp:
dbf9bfe6 1200 sas_release_transport(pm8001_stt);
429305e4
TH		 1201err_wq:
1202 destroy_workqueue(pm8001_wq);
1203err:
dbf9bfe6 1204 return rc;
1205}
1206
1207static void __exit pm8001_exit(void)
1208{
1209 pci_unregister_driver(&pm8001_pci_driver);
1210 sas_release_transport(pm8001_stt);
429305e4 1211 destroy_workqueue(pm8001_wq);
dbf9bfe6 1212}
1213
1214module_init(pm8001_init);
1215module_exit(pm8001_exit);
1216
1217MODULE_AUTHOR("Jack Wang <jack_wang@usish.com>");
a9a923e5
AKS		 1218MODULE_AUTHOR("Anand Kumar Santhanam <AnandKumar.Santhanam@pmcs.com>");
1219MODULE_AUTHOR("Sangeetha Gnanasekaran <Sangeetha.Gnanasekaran@pmcs.com>");
94f33c16 1220MODULE_AUTHOR("Nikith Ganigarakoppal <Nikith.Ganigarakoppal@pmcs.com>");
e5742101 1221MODULE_DESCRIPTION(
a9a923e5
AKS		 1222 "PMC-Sierra PM8001/8081/8088/8089/8074/8076/8077 "
1223 "SAS/SATA controller driver");
dbf9bfe6 1224MODULE_VERSION(DRV_VERSION);
1225MODULE_LICENSE("GPL");
1226MODULE_DEVICE_TABLE(pci, pm8001_pci_table);
1227
Linux kernel - Deliverables
This page took 0.371061 seconds and 5 git commands to generate.