projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[PATCH] libata: move cdb_len for host to device
[deliverable/linux.git] / drivers / scsi / sata_sil24.c
CommitLineData
edb33667
TH		 1/*
2 * sata_sil24.c - Driver for Silicon Image 3124/3132 SATA-2 controllers
3 *
4 * Copyright 2005 Tejun Heo
5 *
6 * Based on preview driver from Silicon Image.
7 *
edb33667
TH		 8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2, or (at your option) any
11 * later version.
12 *
13 * This program is distributed in the hope that it will be useful, but
14 * WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
16 * General Public License for more details.
17 *
18 */
19
20#include <linux/kernel.h>
21#include <linux/module.h>
22#include <linux/pci.h>
23#include <linux/blkdev.h>
24#include <linux/delay.h>
25#include <linux/interrupt.h>
26#include <linux/dma-mapping.h>
a9524a76 27#include <linux/device.h>
edb33667 28#include <scsi/scsi_host.h>
193515d5 29#include <scsi/scsi_cmnd.h>
edb33667
TH		 30#include <linux/libata.h>
31#include <asm/io.h>
32
33#define DRV_NAME "sata_sil24"
69ad185f 34#define DRV_VERSION "0.23"
edb33667 35
edb33667
TH		 36/*
37 * Port request block (PRB) 32 bytes
38 */
39struct sil24_prb {
40 u16 ctrl;
41 u16 prot;
42 u32 rx_cnt;
43 u8 fis[6 * 4];
44};
45
46/*
47 * Scatter gather entry (SGE) 16 bytes
48 */
49struct sil24_sge {
50 u64 addr;
51 u32 cnt;
52 u32 flags;
53};
54
55/*
56 * Port multiplier
57 */
58struct sil24_port_multiplier {
59 u32 diag;
60 u32 sactive;
61};
62
63enum {
64 /*
65 * Global controller registers (128 bytes @ BAR0)
66 */
67 /* 32 bit regs */
68 HOST_SLOT_STAT = 0x00, /* 32 bit slot stat * 4 */
69 HOST_CTRL = 0x40,
70 HOST_IRQ_STAT = 0x44,
71 HOST_PHY_CFG = 0x48,
72 HOST_BIST_CTRL = 0x50,
73 HOST_BIST_PTRN = 0x54,
74 HOST_BIST_STAT = 0x58,
75 HOST_MEM_BIST_STAT = 0x5c,
76 HOST_FLASH_CMD = 0x70,
77 /* 8 bit regs */
78 HOST_FLASH_DATA = 0x74,
79 HOST_TRANSITION_DETECT = 0x75,
80 HOST_GPIO_CTRL = 0x76,
81 HOST_I2C_ADDR = 0x78, /* 32 bit */
82 HOST_I2C_DATA = 0x7c,
83 HOST_I2C_XFER_CNT = 0x7e,
84 HOST_I2C_CTRL = 0x7f,
85
86 /* HOST_SLOT_STAT bits */
87 HOST_SSTAT_ATTN = (1 << 31),
88
89 /*
90 * Port registers
91 * (8192 bytes @ +0x0000, +0x2000, +0x4000 and +0x6000 @ BAR2)
92 */
93 PORT_REGS_SIZE = 0x2000,
94 PORT_PRB = 0x0000, /* (32 bytes PRB + 16 bytes SGEs * 6) * 31 (3968 bytes) */
edb33667
TH		 95
96 PORT_PM = 0x0f80, /* 8 bytes PM * 16 (128 bytes) */
97 /* 32 bit regs */
83bbecc9
TH		 98 PORT_CTRL_STAT = 0x1000, /* write: ctrl-set, read: stat */
99 PORT_CTRL_CLR = 0x1004, /* write: ctrl-clear */
100 PORT_IRQ_STAT = 0x1008, /* high: status, low: interrupt */
101 PORT_IRQ_ENABLE_SET = 0x1010, /* write: enable-set */
102 PORT_IRQ_ENABLE_CLR = 0x1014, /* write: enable-clear */
edb33667 103 PORT_ACTIVATE_UPPER_ADDR= 0x101c,
83bbecc9
TH		 104 PORT_EXEC_FIFO = 0x1020, /* command execution fifo */
105 PORT_CMD_ERR = 0x1024, /* command error number */
edb33667
TH		 106 PORT_FIS_CFG = 0x1028,
107 PORT_FIFO_THRES = 0x102c,
108 /* 16 bit regs */
109 PORT_DECODE_ERR_CNT = 0x1040,
110 PORT_DECODE_ERR_THRESH = 0x1042,
111 PORT_CRC_ERR_CNT = 0x1044,
112 PORT_CRC_ERR_THRESH = 0x1046,
113 PORT_HSHK_ERR_CNT = 0x1048,
114 PORT_HSHK_ERR_THRESH = 0x104a,
115 /* 32 bit regs */
116 PORT_PHY_CFG = 0x1050,
117 PORT_SLOT_STAT = 0x1800,
118 PORT_CMD_ACTIVATE = 0x1c00, /* 64 bit cmd activate * 31 (248 bytes) */
119 PORT_EXEC_DIAG = 0x1e00, /* 32bit exec diag * 16 (64 bytes, 0-10 used on 3124) */
120 PORT_PSD_DIAG = 0x1e40, /* 32bit psd diag * 16 (64 bytes, 0-8 used on 3124) */
121 PORT_SCONTROL = 0x1f00,
122 PORT_SSTATUS = 0x1f04,
123 PORT_SERROR = 0x1f08,
124 PORT_SACTIVE = 0x1f0c,
125
126 /* PORT_CTRL_STAT bits */
127 PORT_CS_PORT_RST = (1 << 0), /* port reset */
128 PORT_CS_DEV_RST = (1 << 1), /* device reset */
129 PORT_CS_INIT = (1 << 2), /* port initialize */
130 PORT_CS_IRQ_WOC = (1 << 3), /* interrupt write one to clear */
d10cb35a 131 PORT_CS_CDB16 = (1 << 5), /* 0=12b cdb, 1=16b cdb */
e382eb1d
TH		 132 PORT_CS_RESUME = (1 << 6), /* port resume */
133 PORT_CS_32BIT_ACTV = (1 << 10), /* 32-bit activation */
134 PORT_CS_PM_EN = (1 << 13), /* port multiplier enable */
135 PORT_CS_RDY = (1 << 31), /* port ready to accept commands */
edb33667
TH		 136
137 /* PORT_IRQ_STAT/ENABLE_SET/CLR */
138 /* bits[11:0] are masked */
139 PORT_IRQ_COMPLETE = (1 << 0), /* command(s) completed */
140 PORT_IRQ_ERROR = (1 << 1), /* command execution error */
141 PORT_IRQ_PORTRDY_CHG = (1 << 2), /* port ready change */
142 PORT_IRQ_PWR_CHG = (1 << 3), /* power management change */
143 PORT_IRQ_PHYRDY_CHG = (1 << 4), /* PHY ready change */
144 PORT_IRQ_COMWAKE = (1 << 5), /* COMWAKE received */
145 PORT_IRQ_UNK_FIS = (1 << 6), /* Unknown FIS received */
146 PORT_IRQ_SDB_FIS = (1 << 11), /* SDB FIS received */
147
148 /* bits[27:16] are unmasked (raw) */
149 PORT_IRQ_RAW_SHIFT = 16,
150 PORT_IRQ_MASKED_MASK = 0x7ff,
151 PORT_IRQ_RAW_MASK = (0x7ff << PORT_IRQ_RAW_SHIFT),
152
153 /* ENABLE_SET/CLR specific, intr steering - 2 bit field */
154 PORT_IRQ_STEER_SHIFT = 30,
155 PORT_IRQ_STEER_MASK = (3 << PORT_IRQ_STEER_SHIFT),
156
157 /* PORT_CMD_ERR constants */
158 PORT_CERR_DEV = 1, /* Error bit in D2H Register FIS */
159 PORT_CERR_SDB = 2, /* Error bit in SDB FIS */
160 PORT_CERR_DATA = 3, /* Error in data FIS not detected by dev */
161 PORT_CERR_SEND = 4, /* Initial cmd FIS transmission failure */
162 PORT_CERR_INCONSISTENT = 5, /* Protocol mismatch */
163 PORT_CERR_DIRECTION = 6, /* Data direction mismatch */
164 PORT_CERR_UNDERRUN = 7, /* Ran out of SGEs while writing */
165 PORT_CERR_OVERRUN = 8, /* Ran out of SGEs while reading */
166 PORT_CERR_PKT_PROT = 11, /* DIR invalid in 1st PIO setup of ATAPI */
167 PORT_CERR_SGT_BOUNDARY = 16, /* PLD ecode 00 - SGT not on qword boundary */
168 PORT_CERR_SGT_TGTABRT = 17, /* PLD ecode 01 - target abort */
169 PORT_CERR_SGT_MSTABRT = 18, /* PLD ecode 10 - master abort */
170 PORT_CERR_SGT_PCIPERR = 19, /* PLD ecode 11 - PCI parity err while fetching SGT */
171 PORT_CERR_CMD_BOUNDARY = 24, /* ctrl[15:13] 001 - PRB not on qword boundary */
172 PORT_CERR_CMD_TGTABRT = 25, /* ctrl[15:13] 010 - target abort */
173 PORT_CERR_CMD_MSTABRT = 26, /* ctrl[15:13] 100 - master abort */
174 PORT_CERR_CMD_PCIPERR = 27, /* ctrl[15:13] 110 - PCI parity err while fetching PRB */
175 PORT_CERR_XFR_UNDEF = 32, /* PSD ecode 00 - undefined */
176 PORT_CERR_XFR_TGTABRT = 33, /* PSD ecode 01 - target abort */
177 PORT_CERR_XFR_MSGABRT = 34, /* PSD ecode 10 - master abort */
178 PORT_CERR_XFR_PCIPERR = 35, /* PSD ecode 11 - PCI prity err during transfer */
83bbecc9 179 PORT_CERR_SENDSERVICE = 36, /* FIS received while sending service */
edb33667 180
d10cb35a
TH		 181 /* bits of PRB control field */
182 PRB_CTRL_PROTOCOL = (1 << 0), /* override def. ATA protocol */
183 PRB_CTRL_PACKET_READ = (1 << 4), /* PACKET cmd read */
184 PRB_CTRL_PACKET_WRITE = (1 << 5), /* PACKET cmd write */
185 PRB_CTRL_NIEN = (1 << 6), /* Mask completion irq */
186 PRB_CTRL_SRST = (1 << 7), /* Soft reset request (ign BSY?) */
187
188 /* PRB protocol field */
189 PRB_PROT_PACKET = (1 << 0),
190 PRB_PROT_TCQ = (1 << 1),
191 PRB_PROT_NCQ = (1 << 2),
192 PRB_PROT_READ = (1 << 3),
193 PRB_PROT_WRITE = (1 << 4),
194 PRB_PROT_TRANSPARENT = (1 << 5),
195
edb33667
TH		 196 /*
197 * Other constants
198 */
199 SGE_TRM = (1 << 31), /* Last SGE in chain */
d10cb35a
TH		 200 SGE_LNK = (1 << 30), /* linked list
201 Points to SGT, not SGE */
202 SGE_DRD = (1 << 29), /* discard data read (/dev/null)
203 data address ignored */
edb33667
TH		 204
205 /* board id */
206 BID_SIL3124 = 0,
207 BID_SIL3132 = 1,
042c21fd 208 BID_SIL3131 = 2,
edb33667
TH		 209
210 IRQ_STAT_4PORTS = 0xf,
211};
212
69ad185f 213struct sil24_ata_block {
edb33667
TH		 214 struct sil24_prb prb;
215 struct sil24_sge sge[LIBATA_MAX_PRD];
216};
217
69ad185f
TH		 218struct sil24_atapi_block {
219 struct sil24_prb prb;
220 u8 cdb[16];
221 struct sil24_sge sge[LIBATA_MAX_PRD - 1];
222};
223
224union sil24_cmd_block {
225 struct sil24_ata_block ata;
226 struct sil24_atapi_block atapi;
227};
228
edb33667
TH		 229/*
230 * ap->private_data
231 *
232 * The preview driver always returned 0 for status. We emulate it
233 * here from the previous interrupt.
234 */
235struct sil24_port_priv {
69ad185f 236 union sil24_cmd_block *cmd_block; /* 32 cmd blocks */
edb33667 237 dma_addr_t cmd_block_dma; /* DMA base addr for them */
6a575fa9 238 struct ata_taskfile tf; /* Cached taskfile registers */
edb33667
TH		 239};
240
241/* ap->host_set->private_data */
242struct sil24_host_priv {
4b4a5eae
AV		 243 void __iomem *host_base; /* global controller control (128 bytes @BAR0) */
244 void __iomem *port_base; /* port registers (4 * 8192 bytes @BAR2) */
edb33667
TH		 245};
246
69ad185f 247static void sil24_dev_config(struct ata_port *ap, struct ata_device *dev);
edb33667 248static u8 sil24_check_status(struct ata_port *ap);
edb33667
TH		 249static u32 sil24_scr_read(struct ata_port *ap, unsigned sc_reg);
250static void sil24_scr_write(struct ata_port *ap, unsigned sc_reg, u32 val);
7f726d12 251static void sil24_tf_read(struct ata_port *ap, struct ata_taskfile *tf);
07b73470 252static int sil24_probe_reset(struct ata_port *ap, unsigned int *classes);
edb33667 253static void sil24_qc_prep(struct ata_queued_cmd *qc);
9a3d9eb0 254static unsigned int sil24_qc_issue(struct ata_queued_cmd *qc);
edb33667
TH		 255static void sil24_irq_clear(struct ata_port *ap);
256static void sil24_eng_timeout(struct ata_port *ap);
257static irqreturn_t sil24_interrupt(int irq, void *dev_instance, struct pt_regs *regs);
258static int sil24_port_start(struct ata_port *ap);
259static void sil24_port_stop(struct ata_port *ap);
260static void sil24_host_stop(struct ata_host_set *host_set);
261static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent);
262
3b7d697d 263static const struct pci_device_id sil24_pci_tbl[] = {
edb33667
TH		 264 { 0x1095, 0x3124, PCI_ANY_ID, PCI_ANY_ID, 0, 0, BID_SIL3124 },
265 { 0x1095, 0x3132, PCI_ANY_ID, PCI_ANY_ID, 0, 0, BID_SIL3132 },
042c21fd
TH		 266 { 0x1095, 0x3131, PCI_ANY_ID, PCI_ANY_ID, 0, 0, BID_SIL3131 },
267 { 0x1095, 0x3531, PCI_ANY_ID, PCI_ANY_ID, 0, 0, BID_SIL3131 },
1fcce839 268 { } /* terminate list */
edb33667
TH		 269};
270
271static struct pci_driver sil24_pci_driver = {
272 .name = DRV_NAME,
273 .id_table = sil24_pci_tbl,
274 .probe = sil24_init_one,
275 .remove = ata_pci_remove_one, /* safe? */
276};
277
193515d5 278static struct scsi_host_template sil24_sht = {
edb33667
TH		 279 .module = THIS_MODULE,
280 .name = DRV_NAME,
281 .ioctl = ata_scsi_ioctl,
282 .queuecommand = ata_scsi_queuecmd,
35daeb8f 283 .eh_timed_out = ata_scsi_timed_out,
edb33667
TH		 284 .eh_strategy_handler = ata_scsi_error,
285 .can_queue = ATA_DEF_QUEUE,
286 .this_id = ATA_SHT_THIS_ID,
287 .sg_tablesize = LIBATA_MAX_PRD,
288 .max_sectors = ATA_MAX_SECTORS,
289 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
290 .emulated = ATA_SHT_EMULATED,
291 .use_clustering = ATA_SHT_USE_CLUSTERING,
292 .proc_name = DRV_NAME,
293 .dma_boundary = ATA_DMA_BOUNDARY,
294 .slave_configure = ata_scsi_slave_config,
295 .bios_param = ata_std_bios_param,
edb33667
TH		 296};
297
057ace5e 298static const struct ata_port_operations sil24_ops = {
edb33667
TH		 299 .port_disable = ata_port_disable,
300
69ad185f
TH		 301 .dev_config = sil24_dev_config,
302
edb33667
TH		 303 .check_status = sil24_check_status,
304 .check_altstatus = sil24_check_status,
edb33667
TH		 305 .dev_select = ata_noop_dev_select,
306
7f726d12
TH		 307 .tf_read = sil24_tf_read,
308
07b73470 309 .probe_reset = sil24_probe_reset,
edb33667
TH		 310
311 .qc_prep = sil24_qc_prep,
312 .qc_issue = sil24_qc_issue,
313
314 .eng_timeout = sil24_eng_timeout,
315
316 .irq_handler = sil24_interrupt,
317 .irq_clear = sil24_irq_clear,
318
319 .scr_read = sil24_scr_read,
320 .scr_write = sil24_scr_write,
321
322 .port_start = sil24_port_start,
323 .port_stop = sil24_port_stop,
324 .host_stop = sil24_host_stop,
325};
326
042c21fd
TH		 327/*
328 * Use bits 30-31 of host_flags to encode available port numbers.
329 * Current maxium is 4.
330 */
331#define SIL24_NPORTS2FLAG(nports) ((((unsigned)(nports) - 1) & 0x3) << 30)
332#define SIL24_FLAG2NPORTS(flag) ((((flag) >> 30) & 0x3) + 1)
333
edb33667
TH		 334static struct ata_port_info sil24_port_info[] = {
335 /* sil_3124 */
336 {
337 .sht = &sil24_sht,
338 .host_flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY |
07b73470
TH		 339 ATA_FLAG_MMIO | ATA_FLAG_PIO_DMA |
340 SIL24_NPORTS2FLAG(4),
edb33667
TH		 341 .pio_mask = 0x1f, /* pio0-4 */
342 .mwdma_mask = 0x07, /* mwdma0-2 */
343 .udma_mask = 0x3f, /* udma0-5 */
344 .port_ops = &sil24_ops,
345 },
346 /* sil_3132 */
347 {
348 .sht = &sil24_sht,
349 .host_flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY |
07b73470
TH		 350 ATA_FLAG_MMIO | ATA_FLAG_PIO_DMA |
351 SIL24_NPORTS2FLAG(2),
042c21fd
TH		 352 .pio_mask = 0x1f, /* pio0-4 */
353 .mwdma_mask = 0x07, /* mwdma0-2 */
354 .udma_mask = 0x3f, /* udma0-5 */
355 .port_ops = &sil24_ops,
356 },
357 /* sil_3131/sil_3531 */
358 {
359 .sht = &sil24_sht,
360 .host_flags = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY |
07b73470
TH		 361 ATA_FLAG_MMIO | ATA_FLAG_PIO_DMA |
362 SIL24_NPORTS2FLAG(1),
edb33667
TH		 363 .pio_mask = 0x1f, /* pio0-4 */
364 .mwdma_mask = 0x07, /* mwdma0-2 */
365 .udma_mask = 0x3f, /* udma0-5 */
366 .port_ops = &sil24_ops,
367 },
368};
369
69ad185f
TH		 370static void sil24_dev_config(struct ata_port *ap, struct ata_device *dev)
371{
372 void __iomem *port = (void __iomem *)ap->ioaddr.cmd_addr;
373
6e7846e9 374 if (dev->cdb_len == 16)
69ad185f
TH		 375 writel(PORT_CS_CDB16, port + PORT_CTRL_STAT);
376 else
377 writel(PORT_CS_CDB16, port + PORT_CTRL_CLR);
378}
379
6a575fa9
TH		 380static inline void sil24_update_tf(struct ata_port *ap)
381{
382 struct sil24_port_priv *pp = ap->private_data;
4b4a5eae
AV		 383 void __iomem *port = (void __iomem *)ap->ioaddr.cmd_addr;
384 struct sil24_prb __iomem *prb = port;
385 u8 fis[6 * 4];
6a575fa9 386
4b4a5eae
AV		 387 memcpy_fromio(fis, prb->fis, 6 * 4);
388 ata_tf_from_fis(fis, &pp->tf);
6a575fa9
TH		 389}
390
edb33667
TH		 391static u8 sil24_check_status(struct ata_port *ap)
392{
6a575fa9
TH		 393 struct sil24_port_priv *pp = ap->private_data;
394 return pp->tf.command;
edb33667
TH		 395}
396
edb33667
TH		 397static int sil24_scr_map[] = {
398 [SCR_CONTROL] = 0,
399 [SCR_STATUS] = 1,
400 [SCR_ERROR] = 2,
401 [SCR_ACTIVE] = 3,
402};
403
404static u32 sil24_scr_read(struct ata_port *ap, unsigned sc_reg)
405{
4b4a5eae 406 void __iomem *scr_addr = (void __iomem *)ap->ioaddr.scr_addr;
edb33667 407 if (sc_reg < ARRAY_SIZE(sil24_scr_map)) {
4b4a5eae 408 void __iomem *addr;
edb33667
TH		 409 addr = scr_addr + sil24_scr_map[sc_reg] * 4;
410 return readl(scr_addr + sil24_scr_map[sc_reg] * 4);
411 }
412 return 0xffffffffU;
413}
414
415static void sil24_scr_write(struct ata_port *ap, unsigned sc_reg, u32 val)
416{
4b4a5eae 417 void __iomem *scr_addr = (void __iomem *)ap->ioaddr.scr_addr;
edb33667 418 if (sc_reg < ARRAY_SIZE(sil24_scr_map)) {
4b4a5eae 419 void __iomem *addr;
edb33667
TH		 420 addr = scr_addr + sil24_scr_map[sc_reg] * 4;
421 writel(val, scr_addr + sil24_scr_map[sc_reg] * 4);
422 }
423}
424
7f726d12
TH		 425static void sil24_tf_read(struct ata_port *ap, struct ata_taskfile *tf)
426{
427 struct sil24_port_priv *pp = ap->private_data;
428 *tf = pp->tf;
429}
430
07b73470
TH		 431static int sil24_softreset(struct ata_port *ap, int verbose,
432 unsigned int *class)
edb33667 433{
ca45160d
TH		 434 void __iomem *port = (void __iomem *)ap->ioaddr.cmd_addr;
435 struct sil24_port_priv *pp = ap->private_data;
69ad185f 436 struct sil24_prb *prb = &pp->cmd_block[0].ata.prb;
ca45160d
TH		 437 dma_addr_t paddr = pp->cmd_block_dma;
438 u32 irq_enable, irq_stat;
439 int cnt;
440
07b73470
TH		 441 DPRINTK("ENTER\n");
442
ca45160d
TH		 443 /* temporarily turn off IRQs during SRST */
444 irq_enable = readl(port + PORT_IRQ_ENABLE_SET);
445 writel(irq_enable, port + PORT_IRQ_ENABLE_CLR);
446
edb33667 447 /*
ca45160d
TH		 448 * XXX: Not sure whether the following sleep is needed or not.
449 * The original driver had it. So....
edb33667 450 */
ca45160d
TH		 451 msleep(10);
452
453 prb->ctrl = PRB_CTRL_SRST;
454 prb->fis[1] = 0; /* no PM yet */
455
456 writel((u32)paddr, port + PORT_CMD_ACTIVATE);
457
458 for (cnt = 0; cnt < 100; cnt++) {
459 irq_stat = readl(port + PORT_IRQ_STAT);
460 writel(irq_stat, port + PORT_IRQ_STAT); /* clear irq */
461
462 irq_stat >>= PORT_IRQ_RAW_SHIFT;
463 if (irq_stat & (PORT_IRQ_COMPLETE | PORT_IRQ_ERROR))
464 break;
465
466 msleep(1);
467 }
468
469 /* restore IRQs */
470 writel(irq_enable, port + PORT_IRQ_ENABLE_SET);
471
07b73470
TH		 472 if (sata_dev_present(ap)) {
473 if (!(irq_stat & PORT_IRQ_COMPLETE)) {
474 DPRINTK("EXIT, srst failed\n");
475 return -EIO;
476 }
477
478 sil24_update_tf(ap);
479 *class = ata_dev_classify(&pp->tf);
480 }
481 if (*class == ATA_DEV_UNKNOWN)
482 *class = ATA_DEV_NONE;
ca45160d 483
07b73470 484 DPRINTK("EXIT, class=%u\n", *class);
ca45160d
TH		 485 return 0;
486}
487
489ff4c7
TH		 488static int sil24_hardreset(struct ata_port *ap, int verbose,
489 unsigned int *class)
490{
491 unsigned int dummy_class;
492
493 /* sil24 doesn't report device signature after hard reset */
494 return sata_std_hardreset(ap, verbose, &dummy_class);
495}
496
07b73470 497static int sil24_probe_reset(struct ata_port *ap, unsigned int *classes)
ca45160d 498{
07b73470 499 return ata_drive_probe_reset(ap, ata_std_probeinit,
489ff4c7 500 sil24_softreset, sil24_hardreset,
07b73470 501 ata_std_postreset, classes);
edb33667
TH		 502}
503
504static inline void sil24_fill_sg(struct ata_queued_cmd *qc,
69ad185f 505 struct sil24_sge *sge)
edb33667 506{
972c26bd
JG		 507 struct scatterlist *sg;
508 unsigned int idx = 0;
edb33667 509
972c26bd 510 ata_for_each_sg(sg, qc) {
edb33667
TH		 511 sge->addr = cpu_to_le64(sg_dma_address(sg));
512 sge->cnt = cpu_to_le32(sg_dma_len(sg));
972c26bd
JG		 513 if (ata_sg_is_last(sg, qc))
514 sge->flags = cpu_to_le32(SGE_TRM);
515 else
516 sge->flags = 0;
517
518 sge++;
519 idx++;
edb33667
TH		 520 }
521}
522
523static void sil24_qc_prep(struct ata_queued_cmd *qc)
524{
525 struct ata_port *ap = qc->ap;
526 struct sil24_port_priv *pp = ap->private_data;
69ad185f
TH		 527 union sil24_cmd_block *cb = pp->cmd_block + qc->tag;
528 struct sil24_prb *prb;
529 struct sil24_sge *sge;
edb33667
TH		 530
531 switch (qc->tf.protocol) {
532 case ATA_PROT_PIO:
533 case ATA_PROT_DMA:
534 case ATA_PROT_NODATA:
69ad185f
TH		 535 prb = &cb->ata.prb;
536 sge = cb->ata.sge;
537 prb->ctrl = 0;
edb33667 538 break;
69ad185f
TH		 539
540 case ATA_PROT_ATAPI:
541 case ATA_PROT_ATAPI_DMA:
542 case ATA_PROT_ATAPI_NODATA:
543 prb = &cb->atapi.prb;
544 sge = cb->atapi.sge;
545 memset(cb->atapi.cdb, 0, 32);
6e7846e9 546 memcpy(cb->atapi.cdb, qc->cdb, qc->dev->cdb_len);
69ad185f
TH		 547
548 if (qc->tf.protocol != ATA_PROT_ATAPI_NODATA) {
549 if (qc->tf.flags & ATA_TFLAG_WRITE)
550 prb->ctrl = PRB_CTRL_PACKET_WRITE;
551 else
552 prb->ctrl = PRB_CTRL_PACKET_READ;
553 } else
554 prb->ctrl = 0;
555
556 break;
557
edb33667 558 default:
69ad185f
TH		 559 prb = NULL; /* shut up, gcc */
560 sge = NULL;
edb33667
TH		 561 BUG();
562 }
563
564 ata_tf_to_fis(&qc->tf, prb->fis, 0);
565
566 if (qc->flags & ATA_QCFLAG_DMAMAP)
69ad185f 567 sil24_fill_sg(qc, sge);
edb33667
TH		 568}
569
9a3d9eb0 570static unsigned int sil24_qc_issue(struct ata_queued_cmd *qc)
edb33667
TH		 571{
572 struct ata_port *ap = qc->ap;
4b4a5eae 573 void __iomem *port = (void __iomem *)ap->ioaddr.cmd_addr;
edb33667
TH		 574 struct sil24_port_priv *pp = ap->private_data;
575 dma_addr_t paddr = pp->cmd_block_dma + qc->tag * sizeof(*pp->cmd_block);
576
4f50c3cb 577 writel((u32)paddr, port + PORT_CMD_ACTIVATE);
edb33667
TH		 578 return 0;
579}
580
581static void sil24_irq_clear(struct ata_port *ap)
582{
583 /* unused */
584}
585
7d1ce682
TH		 586static int __sil24_restart_controller(void __iomem *port)
587{
588 u32 tmp;
589 int cnt;
590
591 writel(PORT_CS_INIT, port + PORT_CTRL_STAT);
592
593 /* Max ~10ms */
594 for (cnt = 0; cnt < 10000; cnt++) {
595 tmp = readl(port + PORT_CTRL_STAT);
596 if (tmp & PORT_CS_RDY)
597 return 0;
598 udelay(1);
599 }
600
601 return -1;
602}
603
604static void sil24_restart_controller(struct ata_port *ap)
605{
606 if (__sil24_restart_controller((void __iomem *)ap->ioaddr.cmd_addr))
607 printk(KERN_ERR DRV_NAME
608 " ata%u: failed to restart controller\n", ap->id);
609}
610
4b4a5eae 611static int __sil24_reset_controller(void __iomem *port)
edb33667 612{
edb33667
TH		 613 int cnt;
614 u32 tmp;
615
edb33667
TH		 616 /* Reset controller state. Is this correct? */
617 writel(PORT_CS_DEV_RST, port + PORT_CTRL_STAT);
618 readl(port + PORT_CTRL_STAT); /* sync */
619
620 /* Max ~100ms */
621 for (cnt = 0; cnt < 1000; cnt++) {
622 udelay(100);
623 tmp = readl(port + PORT_CTRL_STAT);
624 if (!(tmp & PORT_CS_DEV_RST))
625 break;
626 }
923f1225 627
edb33667 628 if (tmp & PORT_CS_DEV_RST)
923f1225 629 return -1;
7d1ce682
TH		 630
631 if (tmp & PORT_CS_RDY)
632 return 0;
633
634 return __sil24_restart_controller(port);
923f1225
TH		 635}
636
637static void sil24_reset_controller(struct ata_port *ap)
638{
639 printk(KERN_NOTICE DRV_NAME
640 " ata%u: resetting controller...\n", ap->id);
4b4a5eae 641 if (__sil24_reset_controller((void __iomem *)ap->ioaddr.cmd_addr))
923f1225
TH		 642 printk(KERN_ERR DRV_NAME
643 " ata%u: failed to reset controller\n", ap->id);
edb33667
TH		 644}
645
646static void sil24_eng_timeout(struct ata_port *ap)
647{
648 struct ata_queued_cmd *qc;
649
650 qc = ata_qc_from_tag(ap, ap->active_tag);
edb33667 651
edb33667 652 printk(KERN_ERR "ata%u: command timeout\n", ap->id);
11a56d24 653 qc->err_mask |= AC_ERR_TIMEOUT;
a72ec4ce 654 ata_eh_qc_complete(qc);
edb33667
TH		 655
656 sil24_reset_controller(ap);
657}
658
8746618d
TH		 659static void sil24_error_intr(struct ata_port *ap, u32 slot_stat)
660{
661 struct ata_queued_cmd *qc = ata_qc_from_tag(ap, ap->active_tag);
6a575fa9 662 struct sil24_port_priv *pp = ap->private_data;
4b4a5eae 663 void __iomem *port = (void __iomem *)ap->ioaddr.cmd_addr;
8746618d 664 u32 irq_stat, cmd_err, sstatus, serror;
a7dac447 665 unsigned int err_mask;
8746618d
TH		 666
667 irq_stat = readl(port + PORT_IRQ_STAT);
ad6e90f6
TH		 668 writel(irq_stat, port + PORT_IRQ_STAT); /* clear irq */
669
670 if (!(irq_stat & PORT_IRQ_ERROR)) {
671 /* ignore non-completion, non-error irqs for now */
672 printk(KERN_WARNING DRV_NAME
673 "ata%u: non-error exception irq (irq_stat %x)\n",
674 ap->id, irq_stat);
675 return;
676 }
677
8746618d
TH		 678 cmd_err = readl(port + PORT_CMD_ERR);
679 sstatus = readl(port + PORT_SSTATUS);
680 serror = readl(port + PORT_SERROR);
8746618d
TH		 681 if (serror)
682 writel(serror, port + PORT_SERROR);
683
c0ab4242
TH		 684 /*
685 * Don't log ATAPI device errors. They're supposed to happen
686 * and any serious errors will be logged using sense data by
687 * the SCSI layer.
688 */
689 if (ap->device[0].class != ATA_DEV_ATAPI || cmd_err > PORT_CERR_SDB)
690 printk("ata%u: error interrupt on port%d\n"
691 " stat=0x%x irq=0x%x cmd_err=%d sstatus=0x%x serror=0x%x\n",
692 ap->id, ap->port_no, slot_stat, irq_stat, cmd_err, sstatus, serror);
8746618d 693
6a575fa9
TH		 694 if (cmd_err == PORT_CERR_DEV || cmd_err == PORT_CERR_SDB) {
695 /*
696 * Device is reporting error, tf registers are valid.
697 */
698 sil24_update_tf(ap);
a7dac447 699 err_mask = ac_err_mask(pp->tf.command);
7d1ce682 700 sil24_restart_controller(ap);
6a575fa9
TH		 701 } else {
702 /*
703 * Other errors. libata currently doesn't have any
704 * mechanism to report these errors. Just turn on
705 * ATA_ERR.
706 */
a7dac447 707 err_mask = AC_ERR_OTHER;
7d1ce682 708 sil24_reset_controller(ap);
6a575fa9
TH		 709 }
710
a22e2eb0
AL		 711 if (qc) {
712 qc->err_mask |= err_mask;
713 ata_qc_complete(qc);
714 }
8746618d
TH		 715}
716
edb33667
TH		 717static inline void sil24_host_intr(struct ata_port *ap)
718{
719 struct ata_queued_cmd *qc = ata_qc_from_tag(ap, ap->active_tag);
4b4a5eae 720 void __iomem *port = (void __iomem *)ap->ioaddr.cmd_addr;
edb33667
TH		 721 u32 slot_stat;
722
723 slot_stat = readl(port + PORT_SLOT_STAT);
724 if (!(slot_stat & HOST_SSTAT_ATTN)) {
6a575fa9
TH		 725 struct sil24_port_priv *pp = ap->private_data;
726 /*
727 * !HOST_SSAT_ATTN guarantees successful completion,
728 * so reading back tf registers is unnecessary for
729 * most commands. TODO: read tf registers for
730 * commands which require these values on successful
731 * completion (EXECUTE DEVICE DIAGNOSTIC, CHECK POWER,
732 * DEVICE RESET and READ PORT MULTIPLIER (any more?).
733 */
734 sil24_update_tf(ap);
735
a22e2eb0
AL		 736 if (qc) {
737 qc->err_mask |= ac_err_mask(pp->tf.command);
738 ata_qc_complete(qc);
739 }
8746618d
TH		 740 } else
741 sil24_error_intr(ap, slot_stat);
edb33667
TH		 742}
743
744static irqreturn_t sil24_interrupt(int irq, void *dev_instance, struct pt_regs *regs)
745{
746 struct ata_host_set *host_set = dev_instance;
747 struct sil24_host_priv *hpriv = host_set->private_data;
748 unsigned handled = 0;
749 u32 status;
750 int i;
751
752 status = readl(hpriv->host_base + HOST_IRQ_STAT);
753
06460aea
TH		 754 if (status == 0xffffffff) {
755 printk(KERN_ERR DRV_NAME ": IRQ status == 0xffffffff, "
756 "PCI fault or device removal?\n");
757 goto out;
758 }
759
edb33667
TH		 760 if (!(status & IRQ_STAT_4PORTS))
761 goto out;
762
763 spin_lock(&host_set->lock);
764
765 for (i = 0; i < host_set->n_ports; i++)
766 if (status & (1 << i)) {
767 struct ata_port *ap = host_set->ports[i];
3cc4571c 768 if (ap && !(ap->flags & ATA_FLAG_PORT_DISABLED)) {
edb33667 769 sil24_host_intr(host_set->ports[i]);
3cc4571c
TH		 770 handled++;
771 } else
772 printk(KERN_ERR DRV_NAME
773 ": interrupt from disabled port %d\n", i);
edb33667
TH		 774 }
775
776 spin_unlock(&host_set->lock);
777 out:
778 return IRQ_RETVAL(handled);
779}
780
6037d6bb
JG		 781static inline void sil24_cblk_free(struct sil24_port_priv *pp, struct device *dev)
782{
783 const size_t cb_size = sizeof(*pp->cmd_block);
784
785 dma_free_coherent(dev, cb_size, pp->cmd_block, pp->cmd_block_dma);
786}
787
edb33667
TH		 788static int sil24_port_start(struct ata_port *ap)
789{
790 struct device *dev = ap->host_set->dev;
edb33667 791 struct sil24_port_priv *pp;
69ad185f 792 union sil24_cmd_block *cb;
edb33667
TH		 793 size_t cb_size = sizeof(*cb);
794 dma_addr_t cb_dma;
6037d6bb 795 int rc = -ENOMEM;
edb33667 796
6037d6bb 797 pp = kzalloc(sizeof(*pp), GFP_KERNEL);
edb33667 798 if (!pp)
6037d6bb 799 goto err_out;
edb33667 800
6a575fa9
TH		 801 pp->tf.command = ATA_DRDY;
802
edb33667 803 cb = dma_alloc_coherent(dev, cb_size, &cb_dma, GFP_KERNEL);
6037d6bb
JG		 804 if (!cb)
805 goto err_out_pp;
edb33667
TH		 806 memset(cb, 0, cb_size);
807
6037d6bb
JG		 808 rc = ata_pad_alloc(ap, dev);
809 if (rc)
810 goto err_out_pad;
811
edb33667
TH		 812 pp->cmd_block = cb;
813 pp->cmd_block_dma = cb_dma;
814
815 ap->private_data = pp;
816
817 return 0;
6037d6bb
JG		 818
819err_out_pad:
820 sil24_cblk_free(pp, dev);
821err_out_pp:
822 kfree(pp);
823err_out:
824 return rc;
edb33667
TH		 825}
826
827static void sil24_port_stop(struct ata_port *ap)
828{
829 struct device *dev = ap->host_set->dev;
830 struct sil24_port_priv *pp = ap->private_data;
edb33667 831
6037d6bb 832 sil24_cblk_free(pp, dev);
e9c05afa 833 ata_pad_free(ap, dev);
edb33667
TH		 834 kfree(pp);
835}
836
837static void sil24_host_stop(struct ata_host_set *host_set)
838{
839 struct sil24_host_priv *hpriv = host_set->private_data;
840
841 iounmap(hpriv->host_base);
842 iounmap(hpriv->port_base);
843 kfree(hpriv);
844}
845
846static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
847{
848 static int printed_version = 0;
849 unsigned int board_id = (unsigned int)ent->driver_data;
042c21fd 850 struct ata_port_info *pinfo = &sil24_port_info[board_id];
edb33667
TH		 851 struct ata_probe_ent *probe_ent = NULL;
852 struct sil24_host_priv *hpriv = NULL;
4b4a5eae
AV		 853 void __iomem *host_base = NULL;
854 void __iomem *port_base = NULL;
edb33667
TH		 855 int i, rc;
856
857 if (!printed_version++)
a9524a76 858 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
edb33667
TH		 859
860 rc = pci_enable_device(pdev);
861 if (rc)
862 return rc;
863
864 rc = pci_request_regions(pdev, DRV_NAME);
865 if (rc)
866 goto out_disable;
867
868 rc = -ENOMEM;
869 /* ioremap mmio registers */
870 host_base = ioremap(pci_resource_start(pdev, 0),
871 pci_resource_len(pdev, 0));
872 if (!host_base)
873 goto out_free;
874 port_base = ioremap(pci_resource_start(pdev, 2),
875 pci_resource_len(pdev, 2));
876 if (!port_base)
877 goto out_free;
878
879 /* allocate & init probe_ent and hpriv */
880 probe_ent = kmalloc(sizeof(*probe_ent), GFP_KERNEL);
881 if (!probe_ent)
882 goto out_free;
883
884 hpriv = kmalloc(sizeof(*hpriv), GFP_KERNEL);
885 if (!hpriv)
886 goto out_free;
887
888 memset(probe_ent, 0, sizeof(*probe_ent));
889 probe_ent->dev = pci_dev_to_dev(pdev);
890 INIT_LIST_HEAD(&probe_ent->node);
891
042c21fd
TH		 892 probe_ent->sht = pinfo->sht;
893 probe_ent->host_flags = pinfo->host_flags;
894 probe_ent->pio_mask = pinfo->pio_mask;
895 probe_ent->udma_mask = pinfo->udma_mask;
896 probe_ent->port_ops = pinfo->port_ops;
897 probe_ent->n_ports = SIL24_FLAG2NPORTS(pinfo->host_flags);
edb33667
TH		 898
899 probe_ent->irq = pdev->irq;
900 probe_ent->irq_flags = SA_SHIRQ;
901 probe_ent->mmio_base = port_base;
902 probe_ent->private_data = hpriv;
903
904 memset(hpriv, 0, sizeof(*hpriv));
905 hpriv->host_base = host_base;
906 hpriv->port_base = port_base;
907
908 /*
909 * Configure the device
910 */
911 /*
912 * FIXME: This device is certainly 64-bit capable. We just
913 * don't know how to use it. After fixing 32bit activation in
914 * this function, enable 64bit masks here.
915 */
916 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
917 if (rc) {
a9524a76
JG		 918 dev_printk(KERN_ERR, &pdev->dev,
919 "32-bit DMA enable failed\n");
edb33667
TH		 920 goto out_free;
921 }
922 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
923 if (rc) {
a9524a76
JG		 924 dev_printk(KERN_ERR, &pdev->dev,
925 "32-bit consistent DMA enable failed\n");
edb33667
TH		 926 goto out_free;
927 }
928
929 /* GPIO off */
930 writel(0, host_base + HOST_FLASH_CMD);
931
932 /* Mask interrupts during initialization */
933 writel(0, host_base + HOST_CTRL);
934
935 for (i = 0; i < probe_ent->n_ports; i++) {
4b4a5eae 936 void __iomem *port = port_base + i * PORT_REGS_SIZE;
edb33667
TH		 937 unsigned long portu = (unsigned long)port;
938 u32 tmp;
939 int cnt;
940
4f50c3cb 941 probe_ent->port[i].cmd_addr = portu + PORT_PRB;
edb33667
TH		 942 probe_ent->port[i].scr_addr = portu + PORT_SCONTROL;
943
944 ata_std_ports(&probe_ent->port[i]);
945
946 /* Initial PHY setting */
947 writel(0x20c, port + PORT_PHY_CFG);
948
949 /* Clear port RST */
950 tmp = readl(port + PORT_CTRL_STAT);
951 if (tmp & PORT_CS_PORT_RST) {
952 writel(PORT_CS_PORT_RST, port + PORT_CTRL_CLR);
953 readl(port + PORT_CTRL_STAT); /* sync */
954 for (cnt = 0; cnt < 10; cnt++) {
955 msleep(10);
956 tmp = readl(port + PORT_CTRL_STAT);
957 if (!(tmp & PORT_CS_PORT_RST))
958 break;
959 }
960 if (tmp & PORT_CS_PORT_RST)
a9524a76
JG		 961 dev_printk(KERN_ERR, &pdev->dev,
962 "failed to clear port RST\n");
edb33667
TH		 963 }
964
965 /* Zero error counters. */
966 writel(0x8000, port + PORT_DECODE_ERR_THRESH);
967 writel(0x8000, port + PORT_CRC_ERR_THRESH);
968 writel(0x8000, port + PORT_HSHK_ERR_THRESH);
969 writel(0x0000, port + PORT_DECODE_ERR_CNT);
970 writel(0x0000, port + PORT_CRC_ERR_CNT);
971 writel(0x0000, port + PORT_HSHK_ERR_CNT);
972
973 /* FIXME: 32bit activation? */
974 writel(0, port + PORT_ACTIVATE_UPPER_ADDR);
975 writel(PORT_CS_32BIT_ACTV, port + PORT_CTRL_STAT);
976
977 /* Configure interrupts */
978 writel(0xffff, port + PORT_IRQ_ENABLE_CLR);
979 writel(PORT_IRQ_COMPLETE | PORT_IRQ_ERROR | PORT_IRQ_SDB_FIS,
980 port + PORT_IRQ_ENABLE_SET);
981
982 /* Clear interrupts */
983 writel(0x0fff0fff, port + PORT_IRQ_STAT);
984 writel(PORT_CS_IRQ_WOC, port + PORT_CTRL_CLR);
923f1225
TH		 985
986 /* Clear port multiplier enable and resume bits */
987 writel(PORT_CS_PM_EN | PORT_CS_RESUME, port + PORT_CTRL_CLR);
988
989 /* Reset itself */
990 if (__sil24_reset_controller(port))
a9524a76
JG		 991 dev_printk(KERN_ERR, &pdev->dev,
992 "failed to reset controller\n");
edb33667
TH		 993 }
994
995 /* Turn on interrupts */
996 writel(IRQ_STAT_4PORTS, host_base + HOST_CTRL);
997
998 pci_set_master(pdev);
999
1483467f 1000 /* FIXME: check ata_device_add return value */
edb33667
TH		 1001 ata_device_add(probe_ent);
1002
1003 kfree(probe_ent);
1004 return 0;
1005
1006 out_free:
1007 if (host_base)
1008 iounmap(host_base);
1009 if (port_base)
1010 iounmap(port_base);
1011 kfree(probe_ent);
1012 kfree(hpriv);
1013 pci_release_regions(pdev);
1014 out_disable:
1015 pci_disable_device(pdev);
1016 return rc;
1017}
1018
1019static int __init sil24_init(void)
1020{
1021 return pci_module_init(&sil24_pci_driver);
1022}
1023
1024static void __exit sil24_exit(void)
1025{
1026 pci_unregister_driver(&sil24_pci_driver);
1027}
1028
1029MODULE_AUTHOR("Tejun Heo");
1030MODULE_DESCRIPTION("Silicon Image 3124/3132 SATA low-level driver");
1031MODULE_LICENSE("GPL");
1032MODULE_DEVICE_TABLE(pci, sil24_pci_tbl);
1033
1034module_init(sil24_init);
1035module_exit(sil24_exit);
Linux kernel - Deliverables
This page took 0.1117 seconds and 5 git commands to generate.