Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/drivers/char/amba.c | |
3 | * | |
4 | * Driver for AMBA serial ports | |
5 | * | |
6 | * Based on drivers/char/serial.c, by Linus Torvalds, Theodore Ts'o. | |
7 | * | |
8 | * Copyright 1999 ARM Limited | |
9 | * Copyright (C) 2000 Deep Blue Solutions Ltd. | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or modify | |
12 | * it under the terms of the GNU General Public License as published by | |
13 | * the Free Software Foundation; either version 2 of the License, or | |
14 | * (at your option) any later version. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, | |
17 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | * GNU General Public License for more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License | |
22 | * along with this program; if not, write to the Free Software | |
23 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA | |
24 | * | |
1da177e4 LT |
25 | * This is a generic driver for ARM AMBA-type serial ports. They |
26 | * have a lot of 16550-like features, but are not register compatible. | |
27 | * Note that although they do have CTS, DCD and DSR inputs, they do | |
28 | * not have an RI input, nor do they have DTR or RTS outputs. If | |
29 | * required, these have to be supplied via some other means (eg, GPIO) | |
30 | * and hooked into this driver. | |
31 | */ | |
1da177e4 LT |
32 | |
33 | #if defined(CONFIG_SERIAL_AMBA_PL010_CONSOLE) && defined(CONFIG_MAGIC_SYSRQ) | |
34 | #define SUPPORT_SYSRQ | |
35 | #endif | |
36 | ||
37 | #include <linux/module.h> | |
38 | #include <linux/ioport.h> | |
39 | #include <linux/init.h> | |
40 | #include <linux/console.h> | |
41 | #include <linux/sysrq.h> | |
42 | #include <linux/device.h> | |
43 | #include <linux/tty.h> | |
44 | #include <linux/tty_flip.h> | |
45 | #include <linux/serial_core.h> | |
46 | #include <linux/serial.h> | |
a62c80e5 RK |
47 | #include <linux/amba/bus.h> |
48 | #include <linux/amba/serial.h> | |
ed519ded | 49 | #include <linux/clk.h> |
5a0e3ad6 | 50 | #include <linux/slab.h> |
1da177e4 LT |
51 | |
52 | #include <asm/io.h> | |
1da177e4 | 53 | |
4faf4e0e | 54 | #define UART_NR 8 |
1da177e4 LT |
55 | |
56 | #define SERIAL_AMBA_MAJOR 204 | |
57 | #define SERIAL_AMBA_MINOR 16 | |
58 | #define SERIAL_AMBA_NR UART_NR | |
59 | ||
60 | #define AMBA_ISR_PASS_LIMIT 256 | |
61 | ||
1da177e4 LT |
62 | #define UART_RX_DATA(s) (((s) & UART01x_FR_RXFE) == 0) |
63 | #define UART_TX_READY(s) (((s) & UART01x_FR_TXFF) == 0) | |
1da177e4 | 64 | |
fbb18a27 | 65 | #define UART_DUMMY_RSR_RX 256 |
1da177e4 LT |
66 | #define UART_PORT_SIZE 64 |
67 | ||
1da177e4 LT |
68 | /* |
69 | * We wrap our port structure around the generic uart_port. | |
70 | */ | |
71 | struct uart_amba_port { | |
72 | struct uart_port port; | |
ed519ded | 73 | struct clk *clk; |
fbb18a27 RK |
74 | struct amba_device *dev; |
75 | struct amba_pl010_data *data; | |
1da177e4 LT |
76 | unsigned int old_status; |
77 | }; | |
78 | ||
b129a8cc | 79 | static void pl010_stop_tx(struct uart_port *port) |
1da177e4 | 80 | { |
1b0646a0 | 81 | struct uart_amba_port *uap = (struct uart_amba_port *)port; |
1da177e4 LT |
82 | unsigned int cr; |
83 | ||
1b0646a0 | 84 | cr = readb(uap->port.membase + UART010_CR); |
1da177e4 | 85 | cr &= ~UART010_CR_TIE; |
1b0646a0 | 86 | writel(cr, uap->port.membase + UART010_CR); |
1da177e4 LT |
87 | } |
88 | ||
b129a8cc | 89 | static void pl010_start_tx(struct uart_port *port) |
1da177e4 | 90 | { |
1b0646a0 | 91 | struct uart_amba_port *uap = (struct uart_amba_port *)port; |
1da177e4 LT |
92 | unsigned int cr; |
93 | ||
1b0646a0 | 94 | cr = readb(uap->port.membase + UART010_CR); |
1da177e4 | 95 | cr |= UART010_CR_TIE; |
1b0646a0 | 96 | writel(cr, uap->port.membase + UART010_CR); |
1da177e4 LT |
97 | } |
98 | ||
99 | static void pl010_stop_rx(struct uart_port *port) | |
100 | { | |
1b0646a0 | 101 | struct uart_amba_port *uap = (struct uart_amba_port *)port; |
1da177e4 LT |
102 | unsigned int cr; |
103 | ||
1b0646a0 | 104 | cr = readb(uap->port.membase + UART010_CR); |
1da177e4 | 105 | cr &= ~(UART010_CR_RIE | UART010_CR_RTIE); |
1b0646a0 | 106 | writel(cr, uap->port.membase + UART010_CR); |
1da177e4 LT |
107 | } |
108 | ||
109 | static void pl010_enable_ms(struct uart_port *port) | |
110 | { | |
1b0646a0 | 111 | struct uart_amba_port *uap = (struct uart_amba_port *)port; |
1da177e4 LT |
112 | unsigned int cr; |
113 | ||
1b0646a0 | 114 | cr = readb(uap->port.membase + UART010_CR); |
1da177e4 | 115 | cr |= UART010_CR_MSIE; |
1b0646a0 | 116 | writel(cr, uap->port.membase + UART010_CR); |
1da177e4 LT |
117 | } |
118 | ||
1b0646a0 | 119 | static void pl010_rx_chars(struct uart_amba_port *uap) |
1da177e4 | 120 | { |
ebd2c8f6 | 121 | struct tty_struct *tty = uap->port.state->port.tty; |
1da177e4 LT |
122 | unsigned int status, ch, flag, rsr, max_count = 256; |
123 | ||
1b0646a0 | 124 | status = readb(uap->port.membase + UART01x_FR); |
1da177e4 | 125 | while (UART_RX_DATA(status) && max_count--) { |
1b0646a0 | 126 | ch = readb(uap->port.membase + UART01x_DR); |
1da177e4 LT |
127 | flag = TTY_NORMAL; |
128 | ||
1b0646a0 | 129 | uap->port.icount.rx++; |
1da177e4 LT |
130 | |
131 | /* | |
132 | * Note that the error handling code is | |
133 | * out of the main execution path | |
134 | */ | |
1b0646a0 | 135 | rsr = readb(uap->port.membase + UART01x_RSR) | UART_DUMMY_RSR_RX; |
45849282 | 136 | if (unlikely(rsr & UART01x_RSR_ANY)) { |
1b0646a0 | 137 | writel(0, uap->port.membase + UART01x_ECR); |
a4ed06ad | 138 | |
1da177e4 LT |
139 | if (rsr & UART01x_RSR_BE) { |
140 | rsr &= ~(UART01x_RSR_FE | UART01x_RSR_PE); | |
1b0646a0 RK |
141 | uap->port.icount.brk++; |
142 | if (uart_handle_break(&uap->port)) | |
1da177e4 LT |
143 | goto ignore_char; |
144 | } else if (rsr & UART01x_RSR_PE) | |
1b0646a0 | 145 | uap->port.icount.parity++; |
1da177e4 | 146 | else if (rsr & UART01x_RSR_FE) |
1b0646a0 | 147 | uap->port.icount.frame++; |
1da177e4 | 148 | if (rsr & UART01x_RSR_OE) |
1b0646a0 | 149 | uap->port.icount.overrun++; |
1da177e4 | 150 | |
1b0646a0 | 151 | rsr &= uap->port.read_status_mask; |
1da177e4 LT |
152 | |
153 | if (rsr & UART01x_RSR_BE) | |
154 | flag = TTY_BREAK; | |
155 | else if (rsr & UART01x_RSR_PE) | |
156 | flag = TTY_PARITY; | |
157 | else if (rsr & UART01x_RSR_FE) | |
158 | flag = TTY_FRAME; | |
159 | } | |
160 | ||
1b0646a0 | 161 | if (uart_handle_sysrq_char(&uap->port, ch)) |
1da177e4 LT |
162 | goto ignore_char; |
163 | ||
1b0646a0 | 164 | uart_insert_char(&uap->port, rsr, UART01x_RSR_OE, ch, flag); |
05ab3014 | 165 | |
1da177e4 | 166 | ignore_char: |
1b0646a0 | 167 | status = readb(uap->port.membase + UART01x_FR); |
1da177e4 | 168 | } |
db002b85 | 169 | spin_unlock(&uap->port.lock); |
1da177e4 | 170 | tty_flip_buffer_push(tty); |
db002b85 | 171 | spin_lock(&uap->port.lock); |
1da177e4 LT |
172 | } |
173 | ||
1b0646a0 | 174 | static void pl010_tx_chars(struct uart_amba_port *uap) |
1da177e4 | 175 | { |
ebd2c8f6 | 176 | struct circ_buf *xmit = &uap->port.state->xmit; |
1da177e4 LT |
177 | int count; |
178 | ||
1b0646a0 RK |
179 | if (uap->port.x_char) { |
180 | writel(uap->port.x_char, uap->port.membase + UART01x_DR); | |
181 | uap->port.icount.tx++; | |
182 | uap->port.x_char = 0; | |
1da177e4 LT |
183 | return; |
184 | } | |
1b0646a0 RK |
185 | if (uart_circ_empty(xmit) || uart_tx_stopped(&uap->port)) { |
186 | pl010_stop_tx(&uap->port); | |
1da177e4 LT |
187 | return; |
188 | } | |
189 | ||
1b0646a0 | 190 | count = uap->port.fifosize >> 1; |
1da177e4 | 191 | do { |
1b0646a0 | 192 | writel(xmit->buf[xmit->tail], uap->port.membase + UART01x_DR); |
1da177e4 | 193 | xmit->tail = (xmit->tail + 1) & (UART_XMIT_SIZE - 1); |
1b0646a0 | 194 | uap->port.icount.tx++; |
1da177e4 LT |
195 | if (uart_circ_empty(xmit)) |
196 | break; | |
197 | } while (--count > 0); | |
198 | ||
199 | if (uart_circ_chars_pending(xmit) < WAKEUP_CHARS) | |
1b0646a0 | 200 | uart_write_wakeup(&uap->port); |
1da177e4 LT |
201 | |
202 | if (uart_circ_empty(xmit)) | |
1b0646a0 | 203 | pl010_stop_tx(&uap->port); |
1da177e4 LT |
204 | } |
205 | ||
1b0646a0 | 206 | static void pl010_modem_status(struct uart_amba_port *uap) |
1da177e4 | 207 | { |
1da177e4 LT |
208 | unsigned int status, delta; |
209 | ||
98639a67 | 210 | writel(0, uap->port.membase + UART010_ICR); |
1da177e4 | 211 | |
98639a67 | 212 | status = readb(uap->port.membase + UART01x_FR) & UART01x_FR_MODEM_ANY; |
1da177e4 LT |
213 | |
214 | delta = status ^ uap->old_status; | |
215 | uap->old_status = status; | |
216 | ||
217 | if (!delta) | |
218 | return; | |
219 | ||
220 | if (delta & UART01x_FR_DCD) | |
221 | uart_handle_dcd_change(&uap->port, status & UART01x_FR_DCD); | |
222 | ||
223 | if (delta & UART01x_FR_DSR) | |
224 | uap->port.icount.dsr++; | |
225 | ||
226 | if (delta & UART01x_FR_CTS) | |
227 | uart_handle_cts_change(&uap->port, status & UART01x_FR_CTS); | |
228 | ||
bdc04e31 | 229 | wake_up_interruptible(&uap->port.state->port.delta_msr_wait); |
1da177e4 LT |
230 | } |
231 | ||
7d12e780 | 232 | static irqreturn_t pl010_int(int irq, void *dev_id) |
1da177e4 | 233 | { |
1b0646a0 | 234 | struct uart_amba_port *uap = dev_id; |
1da177e4 LT |
235 | unsigned int status, pass_counter = AMBA_ISR_PASS_LIMIT; |
236 | int handled = 0; | |
237 | ||
1b0646a0 | 238 | spin_lock(&uap->port.lock); |
1da177e4 | 239 | |
1b0646a0 | 240 | status = readb(uap->port.membase + UART010_IIR); |
1da177e4 LT |
241 | if (status) { |
242 | do { | |
243 | if (status & (UART010_IIR_RTIS | UART010_IIR_RIS)) | |
1b0646a0 | 244 | pl010_rx_chars(uap); |
1da177e4 | 245 | if (status & UART010_IIR_MIS) |
1b0646a0 | 246 | pl010_modem_status(uap); |
1da177e4 | 247 | if (status & UART010_IIR_TIS) |
1b0646a0 | 248 | pl010_tx_chars(uap); |
1da177e4 LT |
249 | |
250 | if (pass_counter-- == 0) | |
251 | break; | |
252 | ||
1b0646a0 | 253 | status = readb(uap->port.membase + UART010_IIR); |
1da177e4 LT |
254 | } while (status & (UART010_IIR_RTIS | UART010_IIR_RIS | |
255 | UART010_IIR_TIS)); | |
256 | handled = 1; | |
257 | } | |
258 | ||
1b0646a0 | 259 | spin_unlock(&uap->port.lock); |
1da177e4 LT |
260 | |
261 | return IRQ_RETVAL(handled); | |
262 | } | |
263 | ||
264 | static unsigned int pl010_tx_empty(struct uart_port *port) | |
265 | { | |
1b0646a0 RK |
266 | struct uart_amba_port *uap = (struct uart_amba_port *)port; |
267 | unsigned int status = readb(uap->port.membase + UART01x_FR); | |
268 | return status & UART01x_FR_BUSY ? 0 : TIOCSER_TEMT; | |
1da177e4 LT |
269 | } |
270 | ||
271 | static unsigned int pl010_get_mctrl(struct uart_port *port) | |
272 | { | |
1b0646a0 | 273 | struct uart_amba_port *uap = (struct uart_amba_port *)port; |
1da177e4 LT |
274 | unsigned int result = 0; |
275 | unsigned int status; | |
276 | ||
1b0646a0 | 277 | status = readb(uap->port.membase + UART01x_FR); |
1da177e4 LT |
278 | if (status & UART01x_FR_DCD) |
279 | result |= TIOCM_CAR; | |
280 | if (status & UART01x_FR_DSR) | |
281 | result |= TIOCM_DSR; | |
282 | if (status & UART01x_FR_CTS) | |
283 | result |= TIOCM_CTS; | |
284 | ||
285 | return result; | |
286 | } | |
287 | ||
288 | static void pl010_set_mctrl(struct uart_port *port, unsigned int mctrl) | |
289 | { | |
290 | struct uart_amba_port *uap = (struct uart_amba_port *)port; | |
1da177e4 | 291 | |
fbb18a27 RK |
292 | if (uap->data) |
293 | uap->data->set_mctrl(uap->dev, uap->port.membase, mctrl); | |
1da177e4 LT |
294 | } |
295 | ||
296 | static void pl010_break_ctl(struct uart_port *port, int break_state) | |
297 | { | |
1b0646a0 | 298 | struct uart_amba_port *uap = (struct uart_amba_port *)port; |
1da177e4 LT |
299 | unsigned long flags; |
300 | unsigned int lcr_h; | |
301 | ||
1b0646a0 RK |
302 | spin_lock_irqsave(&uap->port.lock, flags); |
303 | lcr_h = readb(uap->port.membase + UART010_LCRH); | |
1da177e4 LT |
304 | if (break_state == -1) |
305 | lcr_h |= UART01x_LCRH_BRK; | |
306 | else | |
307 | lcr_h &= ~UART01x_LCRH_BRK; | |
1b0646a0 RK |
308 | writel(lcr_h, uap->port.membase + UART010_LCRH); |
309 | spin_unlock_irqrestore(&uap->port.lock, flags); | |
1da177e4 LT |
310 | } |
311 | ||
312 | static int pl010_startup(struct uart_port *port) | |
313 | { | |
314 | struct uart_amba_port *uap = (struct uart_amba_port *)port; | |
315 | int retval; | |
316 | ||
ed519ded RK |
317 | /* |
318 | * Try to enable the clock producer. | |
319 | */ | |
320 | retval = clk_enable(uap->clk); | |
321 | if (retval) | |
322 | goto out; | |
323 | ||
324 | uap->port.uartclk = clk_get_rate(uap->clk); | |
325 | ||
1da177e4 LT |
326 | /* |
327 | * Allocate the IRQ | |
328 | */ | |
1b0646a0 | 329 | retval = request_irq(uap->port.irq, pl010_int, 0, "uart-pl010", uap); |
1da177e4 | 330 | if (retval) |
ed519ded | 331 | goto clk_dis; |
1da177e4 LT |
332 | |
333 | /* | |
334 | * initialise the old status of the modem signals | |
335 | */ | |
1b0646a0 | 336 | uap->old_status = readb(uap->port.membase + UART01x_FR) & UART01x_FR_MODEM_ANY; |
1da177e4 LT |
337 | |
338 | /* | |
339 | * Finally, enable interrupts | |
340 | */ | |
98639a67 | 341 | writel(UART01x_CR_UARTEN | UART010_CR_RIE | UART010_CR_RTIE, |
1b0646a0 | 342 | uap->port.membase + UART010_CR); |
1da177e4 LT |
343 | |
344 | return 0; | |
ed519ded RK |
345 | |
346 | clk_dis: | |
347 | clk_disable(uap->clk); | |
348 | out: | |
349 | return retval; | |
1da177e4 LT |
350 | } |
351 | ||
352 | static void pl010_shutdown(struct uart_port *port) | |
353 | { | |
1b0646a0 RK |
354 | struct uart_amba_port *uap = (struct uart_amba_port *)port; |
355 | ||
1da177e4 LT |
356 | /* |
357 | * Free the interrupt | |
358 | */ | |
1b0646a0 | 359 | free_irq(uap->port.irq, uap); |
1da177e4 LT |
360 | |
361 | /* | |
362 | * disable all interrupts, disable the port | |
363 | */ | |
1b0646a0 | 364 | writel(0, uap->port.membase + UART010_CR); |
1da177e4 LT |
365 | |
366 | /* disable break condition and fifos */ | |
1b0646a0 | 367 | writel(readb(uap->port.membase + UART010_LCRH) & |
98639a67 | 368 | ~(UART01x_LCRH_BRK | UART01x_LCRH_FEN), |
1b0646a0 | 369 | uap->port.membase + UART010_LCRH); |
ed519ded RK |
370 | |
371 | /* | |
372 | * Shut down the clock producer | |
373 | */ | |
374 | clk_disable(uap->clk); | |
1da177e4 LT |
375 | } |
376 | ||
377 | static void | |
606d099c AC |
378 | pl010_set_termios(struct uart_port *port, struct ktermios *termios, |
379 | struct ktermios *old) | |
1da177e4 | 380 | { |
1b0646a0 | 381 | struct uart_amba_port *uap = (struct uart_amba_port *)port; |
1da177e4 LT |
382 | unsigned int lcr_h, old_cr; |
383 | unsigned long flags; | |
384 | unsigned int baud, quot; | |
385 | ||
386 | /* | |
387 | * Ask the core to calculate the divisor for us. | |
388 | */ | |
1b0646a0 | 389 | baud = uart_get_baud_rate(port, termios, old, 0, uap->port.uartclk/16); |
1da177e4 LT |
390 | quot = uart_get_divisor(port, baud); |
391 | ||
392 | switch (termios->c_cflag & CSIZE) { | |
393 | case CS5: | |
394 | lcr_h = UART01x_LCRH_WLEN_5; | |
395 | break; | |
396 | case CS6: | |
397 | lcr_h = UART01x_LCRH_WLEN_6; | |
398 | break; | |
399 | case CS7: | |
400 | lcr_h = UART01x_LCRH_WLEN_7; | |
401 | break; | |
402 | default: // CS8 | |
403 | lcr_h = UART01x_LCRH_WLEN_8; | |
404 | break; | |
405 | } | |
406 | if (termios->c_cflag & CSTOPB) | |
407 | lcr_h |= UART01x_LCRH_STP2; | |
408 | if (termios->c_cflag & PARENB) { | |
409 | lcr_h |= UART01x_LCRH_PEN; | |
410 | if (!(termios->c_cflag & PARODD)) | |
411 | lcr_h |= UART01x_LCRH_EPS; | |
412 | } | |
1b0646a0 | 413 | if (uap->port.fifosize > 1) |
1da177e4 LT |
414 | lcr_h |= UART01x_LCRH_FEN; |
415 | ||
1b0646a0 | 416 | spin_lock_irqsave(&uap->port.lock, flags); |
1da177e4 LT |
417 | |
418 | /* | |
419 | * Update the per-port timeout. | |
420 | */ | |
421 | uart_update_timeout(port, termios->c_cflag, baud); | |
422 | ||
1b0646a0 | 423 | uap->port.read_status_mask = UART01x_RSR_OE; |
1da177e4 | 424 | if (termios->c_iflag & INPCK) |
1b0646a0 | 425 | uap->port.read_status_mask |= UART01x_RSR_FE | UART01x_RSR_PE; |
1da177e4 | 426 | if (termios->c_iflag & (BRKINT | PARMRK)) |
1b0646a0 | 427 | uap->port.read_status_mask |= UART01x_RSR_BE; |
1da177e4 LT |
428 | |
429 | /* | |
430 | * Characters to ignore | |
431 | */ | |
1b0646a0 | 432 | uap->port.ignore_status_mask = 0; |
1da177e4 | 433 | if (termios->c_iflag & IGNPAR) |
1b0646a0 | 434 | uap->port.ignore_status_mask |= UART01x_RSR_FE | UART01x_RSR_PE; |
1da177e4 | 435 | if (termios->c_iflag & IGNBRK) { |
1b0646a0 | 436 | uap->port.ignore_status_mask |= UART01x_RSR_BE; |
1da177e4 LT |
437 | /* |
438 | * If we're ignoring parity and break indicators, | |
439 | * ignore overruns too (for real raw support). | |
440 | */ | |
441 | if (termios->c_iflag & IGNPAR) | |
1b0646a0 | 442 | uap->port.ignore_status_mask |= UART01x_RSR_OE; |
1da177e4 LT |
443 | } |
444 | ||
445 | /* | |
446 | * Ignore all characters if CREAD is not set. | |
447 | */ | |
448 | if ((termios->c_cflag & CREAD) == 0) | |
1b0646a0 | 449 | uap->port.ignore_status_mask |= UART_DUMMY_RSR_RX; |
1da177e4 LT |
450 | |
451 | /* first, disable everything */ | |
1b0646a0 | 452 | old_cr = readb(uap->port.membase + UART010_CR) & ~UART010_CR_MSIE; |
1da177e4 LT |
453 | |
454 | if (UART_ENABLE_MS(port, termios->c_cflag)) | |
455 | old_cr |= UART010_CR_MSIE; | |
456 | ||
1b0646a0 | 457 | writel(0, uap->port.membase + UART010_CR); |
1da177e4 LT |
458 | |
459 | /* Set baud rate */ | |
460 | quot -= 1; | |
1b0646a0 RK |
461 | writel((quot & 0xf00) >> 8, uap->port.membase + UART010_LCRM); |
462 | writel(quot & 0xff, uap->port.membase + UART010_LCRL); | |
1da177e4 LT |
463 | |
464 | /* | |
465 | * ----------v----------v----------v----------v----- | |
466 | * NOTE: MUST BE WRITTEN AFTER UARTLCR_M & UARTLCR_L | |
467 | * ----------^----------^----------^----------^----- | |
468 | */ | |
1b0646a0 RK |
469 | writel(lcr_h, uap->port.membase + UART010_LCRH); |
470 | writel(old_cr, uap->port.membase + UART010_CR); | |
1da177e4 | 471 | |
1b0646a0 | 472 | spin_unlock_irqrestore(&uap->port.lock, flags); |
1da177e4 LT |
473 | } |
474 | ||
7ed63d5e RG |
475 | static void pl010_set_ldisc(struct uart_port *port) |
476 | { | |
477 | int line = port->line; | |
478 | ||
479 | if (line >= port->state->port.tty->driver->num) | |
480 | return; | |
481 | ||
482 | if (port->state->port.tty->ldisc->ops->num == N_PPS) { | |
483 | port->flags |= UPF_HARDPPS_CD; | |
484 | pl010_enable_ms(port); | |
485 | } else | |
486 | port->flags &= ~UPF_HARDPPS_CD; | |
487 | } | |
488 | ||
1da177e4 LT |
489 | static const char *pl010_type(struct uart_port *port) |
490 | { | |
491 | return port->type == PORT_AMBA ? "AMBA" : NULL; | |
492 | } | |
493 | ||
494 | /* | |
495 | * Release the memory region(s) being used by 'port' | |
496 | */ | |
497 | static void pl010_release_port(struct uart_port *port) | |
498 | { | |
499 | release_mem_region(port->mapbase, UART_PORT_SIZE); | |
500 | } | |
501 | ||
502 | /* | |
503 | * Request the memory region(s) being used by 'port' | |
504 | */ | |
505 | static int pl010_request_port(struct uart_port *port) | |
506 | { | |
507 | return request_mem_region(port->mapbase, UART_PORT_SIZE, "uart-pl010") | |
508 | != NULL ? 0 : -EBUSY; | |
509 | } | |
510 | ||
511 | /* | |
512 | * Configure/autoconfigure the port. | |
513 | */ | |
514 | static void pl010_config_port(struct uart_port *port, int flags) | |
515 | { | |
516 | if (flags & UART_CONFIG_TYPE) { | |
517 | port->type = PORT_AMBA; | |
518 | pl010_request_port(port); | |
519 | } | |
520 | } | |
521 | ||
522 | /* | |
523 | * verify the new serial_struct (for TIOCSSERIAL). | |
524 | */ | |
525 | static int pl010_verify_port(struct uart_port *port, struct serial_struct *ser) | |
526 | { | |
527 | int ret = 0; | |
528 | if (ser->type != PORT_UNKNOWN && ser->type != PORT_AMBA) | |
529 | ret = -EINVAL; | |
a62c4133 | 530 | if (ser->irq < 0 || ser->irq >= nr_irqs) |
1da177e4 LT |
531 | ret = -EINVAL; |
532 | if (ser->baud_base < 9600) | |
533 | ret = -EINVAL; | |
534 | return ret; | |
535 | } | |
536 | ||
537 | static struct uart_ops amba_pl010_pops = { | |
538 | .tx_empty = pl010_tx_empty, | |
539 | .set_mctrl = pl010_set_mctrl, | |
540 | .get_mctrl = pl010_get_mctrl, | |
541 | .stop_tx = pl010_stop_tx, | |
542 | .start_tx = pl010_start_tx, | |
543 | .stop_rx = pl010_stop_rx, | |
544 | .enable_ms = pl010_enable_ms, | |
545 | .break_ctl = pl010_break_ctl, | |
546 | .startup = pl010_startup, | |
547 | .shutdown = pl010_shutdown, | |
548 | .set_termios = pl010_set_termios, | |
7ed63d5e | 549 | .set_ldisc = pl010_set_ldisc, |
1da177e4 LT |
550 | .type = pl010_type, |
551 | .release_port = pl010_release_port, | |
552 | .request_port = pl010_request_port, | |
553 | .config_port = pl010_config_port, | |
554 | .verify_port = pl010_verify_port, | |
555 | }; | |
556 | ||
fbb18a27 | 557 | static struct uart_amba_port *amba_ports[UART_NR]; |
1da177e4 LT |
558 | |
559 | #ifdef CONFIG_SERIAL_AMBA_PL010_CONSOLE | |
560 | ||
d358788f RK |
561 | static void pl010_console_putchar(struct uart_port *port, int ch) |
562 | { | |
1b0646a0 | 563 | struct uart_amba_port *uap = (struct uart_amba_port *)port; |
98639a67 RK |
564 | unsigned int status; |
565 | ||
566 | do { | |
1b0646a0 | 567 | status = readb(uap->port.membase + UART01x_FR); |
d358788f | 568 | barrier(); |
98639a67 | 569 | } while (!UART_TX_READY(status)); |
1b0646a0 | 570 | writel(ch, uap->port.membase + UART01x_DR); |
d358788f RK |
571 | } |
572 | ||
1da177e4 LT |
573 | static void |
574 | pl010_console_write(struct console *co, const char *s, unsigned int count) | |
575 | { | |
1b0646a0 | 576 | struct uart_amba_port *uap = amba_ports[co->index]; |
1da177e4 | 577 | unsigned int status, old_cr; |
1da177e4 | 578 | |
ed519ded RK |
579 | clk_enable(uap->clk); |
580 | ||
1da177e4 LT |
581 | /* |
582 | * First save the CR then disable the interrupts | |
583 | */ | |
1b0646a0 RK |
584 | old_cr = readb(uap->port.membase + UART010_CR); |
585 | writel(UART01x_CR_UARTEN, uap->port.membase + UART010_CR); | |
1da177e4 | 586 | |
1b0646a0 | 587 | uart_console_write(&uap->port, s, count, pl010_console_putchar); |
1da177e4 LT |
588 | |
589 | /* | |
590 | * Finally, wait for transmitter to become empty | |
591 | * and restore the TCR | |
592 | */ | |
593 | do { | |
1b0646a0 | 594 | status = readb(uap->port.membase + UART01x_FR); |
98639a67 | 595 | barrier(); |
1da177e4 | 596 | } while (status & UART01x_FR_BUSY); |
1b0646a0 | 597 | writel(old_cr, uap->port.membase + UART010_CR); |
ed519ded RK |
598 | |
599 | clk_disable(uap->clk); | |
1da177e4 LT |
600 | } |
601 | ||
602 | static void __init | |
1b0646a0 | 603 | pl010_console_get_options(struct uart_amba_port *uap, int *baud, |
1da177e4 LT |
604 | int *parity, int *bits) |
605 | { | |
1b0646a0 | 606 | if (readb(uap->port.membase + UART010_CR) & UART01x_CR_UARTEN) { |
1da177e4 | 607 | unsigned int lcr_h, quot; |
1b0646a0 | 608 | lcr_h = readb(uap->port.membase + UART010_LCRH); |
1da177e4 LT |
609 | |
610 | *parity = 'n'; | |
611 | if (lcr_h & UART01x_LCRH_PEN) { | |
612 | if (lcr_h & UART01x_LCRH_EPS) | |
613 | *parity = 'e'; | |
614 | else | |
615 | *parity = 'o'; | |
616 | } | |
617 | ||
618 | if ((lcr_h & 0x60) == UART01x_LCRH_WLEN_7) | |
619 | *bits = 7; | |
620 | else | |
621 | *bits = 8; | |
622 | ||
1b0646a0 RK |
623 | quot = readb(uap->port.membase + UART010_LCRL) | |
624 | readb(uap->port.membase + UART010_LCRM) << 8; | |
625 | *baud = uap->port.uartclk / (16 * (quot + 1)); | |
1da177e4 LT |
626 | } |
627 | } | |
628 | ||
629 | static int __init pl010_console_setup(struct console *co, char *options) | |
630 | { | |
1b0646a0 | 631 | struct uart_amba_port *uap; |
1da177e4 LT |
632 | int baud = 38400; |
633 | int bits = 8; | |
634 | int parity = 'n'; | |
635 | int flow = 'n'; | |
636 | ||
637 | /* | |
638 | * Check whether an invalid uart number has been specified, and | |
639 | * if so, search for the first available port that does have | |
640 | * console support. | |
641 | */ | |
642 | if (co->index >= UART_NR) | |
643 | co->index = 0; | |
1b0646a0 RK |
644 | uap = amba_ports[co->index]; |
645 | if (!uap) | |
d28122a5 | 646 | return -ENODEV; |
1da177e4 | 647 | |
ed519ded RK |
648 | uap->port.uartclk = clk_get_rate(uap->clk); |
649 | ||
1da177e4 LT |
650 | if (options) |
651 | uart_parse_options(options, &baud, &parity, &bits, &flow); | |
652 | else | |
1b0646a0 | 653 | pl010_console_get_options(uap, &baud, &parity, &bits); |
1da177e4 | 654 | |
1b0646a0 | 655 | return uart_set_options(&uap->port, co, baud, parity, bits, flow); |
1da177e4 LT |
656 | } |
657 | ||
2d93486c | 658 | static struct uart_driver amba_reg; |
1da177e4 LT |
659 | static struct console amba_console = { |
660 | .name = "ttyAM", | |
661 | .write = pl010_console_write, | |
662 | .device = uart_console_device, | |
663 | .setup = pl010_console_setup, | |
664 | .flags = CON_PRINTBUFFER, | |
665 | .index = -1, | |
666 | .data = &amba_reg, | |
667 | }; | |
668 | ||
1da177e4 LT |
669 | #define AMBA_CONSOLE &amba_console |
670 | #else | |
671 | #define AMBA_CONSOLE NULL | |
672 | #endif | |
673 | ||
674 | static struct uart_driver amba_reg = { | |
675 | .owner = THIS_MODULE, | |
676 | .driver_name = "ttyAM", | |
677 | .dev_name = "ttyAM", | |
678 | .major = SERIAL_AMBA_MAJOR, | |
679 | .minor = SERIAL_AMBA_MINOR, | |
680 | .nr = UART_NR, | |
681 | .cons = AMBA_CONSOLE, | |
682 | }; | |
683 | ||
03fbdb15 | 684 | static int pl010_probe(struct amba_device *dev, struct amba_id *id) |
1da177e4 | 685 | { |
1b0646a0 | 686 | struct uart_amba_port *uap; |
fbb18a27 RK |
687 | void __iomem *base; |
688 | int i, ret; | |
1da177e4 | 689 | |
fbb18a27 RK |
690 | for (i = 0; i < ARRAY_SIZE(amba_ports); i++) |
691 | if (amba_ports[i] == NULL) | |
692 | break; | |
1da177e4 | 693 | |
fbb18a27 RK |
694 | if (i == ARRAY_SIZE(amba_ports)) { |
695 | ret = -EBUSY; | |
696 | goto out; | |
1da177e4 LT |
697 | } |
698 | ||
1b0646a0 RK |
699 | uap = kzalloc(sizeof(struct uart_amba_port), GFP_KERNEL); |
700 | if (!uap) { | |
fbb18a27 RK |
701 | ret = -ENOMEM; |
702 | goto out; | |
703 | } | |
704 | ||
dc890c2d | 705 | base = ioremap(dev->res.start, resource_size(&dev->res)); |
fbb18a27 RK |
706 | if (!base) { |
707 | ret = -ENOMEM; | |
708 | goto free; | |
709 | } | |
710 | ||
ee569c43 | 711 | uap->clk = clk_get(&dev->dev, NULL); |
ed519ded RK |
712 | if (IS_ERR(uap->clk)) { |
713 | ret = PTR_ERR(uap->clk); | |
714 | goto unmap; | |
715 | } | |
716 | ||
1b0646a0 RK |
717 | uap->port.dev = &dev->dev; |
718 | uap->port.mapbase = dev->res.start; | |
719 | uap->port.membase = base; | |
720 | uap->port.iotype = UPIO_MEM; | |
721 | uap->port.irq = dev->irq[0]; | |
1b0646a0 RK |
722 | uap->port.fifosize = 16; |
723 | uap->port.ops = &amba_pl010_pops; | |
724 | uap->port.flags = UPF_BOOT_AUTOCONF; | |
725 | uap->port.line = i; | |
726 | uap->dev = dev; | |
727 | uap->data = dev->dev.platform_data; | |
728 | ||
729 | amba_ports[i] = uap; | |
730 | ||
731 | amba_set_drvdata(dev, uap); | |
732 | ret = uart_add_one_port(&amba_reg, &uap->port); | |
fbb18a27 RK |
733 | if (ret) { |
734 | amba_set_drvdata(dev, NULL); | |
735 | amba_ports[i] = NULL; | |
ed519ded RK |
736 | clk_put(uap->clk); |
737 | unmap: | |
fbb18a27 RK |
738 | iounmap(base); |
739 | free: | |
1b0646a0 | 740 | kfree(uap); |
fbb18a27 | 741 | } |
fbb18a27 RK |
742 | out: |
743 | return ret; | |
1da177e4 LT |
744 | } |
745 | ||
746 | static int pl010_remove(struct amba_device *dev) | |
747 | { | |
1b0646a0 | 748 | struct uart_amba_port *uap = amba_get_drvdata(dev); |
fbb18a27 | 749 | int i; |
1da177e4 LT |
750 | |
751 | amba_set_drvdata(dev, NULL); | |
752 | ||
1b0646a0 | 753 | uart_remove_one_port(&amba_reg, &uap->port); |
fbb18a27 RK |
754 | |
755 | for (i = 0; i < ARRAY_SIZE(amba_ports); i++) | |
1b0646a0 | 756 | if (amba_ports[i] == uap) |
fbb18a27 RK |
757 | amba_ports[i] = NULL; |
758 | ||
1b0646a0 | 759 | iounmap(uap->port.membase); |
ed519ded | 760 | clk_put(uap->clk); |
1b0646a0 | 761 | kfree(uap); |
1da177e4 LT |
762 | return 0; |
763 | } | |
764 | ||
0370affe | 765 | static int pl010_suspend(struct amba_device *dev, pm_message_t state) |
1da177e4 LT |
766 | { |
767 | struct uart_amba_port *uap = amba_get_drvdata(dev); | |
768 | ||
769 | if (uap) | |
770 | uart_suspend_port(&amba_reg, &uap->port); | |
771 | ||
772 | return 0; | |
773 | } | |
774 | ||
775 | static int pl010_resume(struct amba_device *dev) | |
776 | { | |
777 | struct uart_amba_port *uap = amba_get_drvdata(dev); | |
778 | ||
779 | if (uap) | |
780 | uart_resume_port(&amba_reg, &uap->port); | |
781 | ||
782 | return 0; | |
783 | } | |
784 | ||
2c39c9e1 | 785 | static struct amba_id pl010_ids[] = { |
1da177e4 LT |
786 | { |
787 | .id = 0x00041010, | |
788 | .mask = 0x000fffff, | |
789 | }, | |
790 | { 0, 0 }, | |
791 | }; | |
792 | ||
793 | static struct amba_driver pl010_driver = { | |
794 | .drv = { | |
795 | .name = "uart-pl010", | |
796 | }, | |
797 | .id_table = pl010_ids, | |
798 | .probe = pl010_probe, | |
799 | .remove = pl010_remove, | |
800 | .suspend = pl010_suspend, | |
801 | .resume = pl010_resume, | |
802 | }; | |
803 | ||
804 | static int __init pl010_init(void) | |
805 | { | |
806 | int ret; | |
807 | ||
d87a6d95 | 808 | printk(KERN_INFO "Serial: AMBA driver\n"); |
1da177e4 LT |
809 | |
810 | ret = uart_register_driver(&amba_reg); | |
811 | if (ret == 0) { | |
812 | ret = amba_driver_register(&pl010_driver); | |
813 | if (ret) | |
814 | uart_unregister_driver(&amba_reg); | |
815 | } | |
816 | return ret; | |
817 | } | |
818 | ||
819 | static void __exit pl010_exit(void) | |
820 | { | |
821 | amba_driver_unregister(&pl010_driver); | |
822 | uart_unregister_driver(&amba_reg); | |
823 | } | |
824 | ||
825 | module_init(pl010_init); | |
826 | module_exit(pl010_exit); | |
827 | ||
828 | MODULE_AUTHOR("ARM Ltd/Deep Blue Solutions Ltd"); | |
d87a6d95 | 829 | MODULE_DESCRIPTION("ARM AMBA serial port driver"); |
1da177e4 | 830 | MODULE_LICENSE("GPL"); |