Commit | Line | Data |
---|---|---|
69c202af AP |
1 | /* |
2 | * drivers/spi/spi_imx.c | |
3 | * | |
4 | * Copyright (C) 2006 SWAPP | |
5 | * Andrea Paterniani <a.paterniani@swapp-eng.it> | |
6 | * | |
7 | * Initial version inspired by: | |
8 | * linux-2.6.17-rc3-mm1/drivers/spi/pxa2xx_spi.c | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or modify | |
11 | * it under the terms of the GNU General Public License as published by | |
12 | * the Free Software Foundation; either version 2 of the License, or | |
13 | * (at your option) any later version. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | */ | |
20 | ||
21 | #include <linux/init.h> | |
22 | #include <linux/module.h> | |
23 | #include <linux/device.h> | |
24 | #include <linux/ioport.h> | |
25 | #include <linux/errno.h> | |
26 | #include <linux/interrupt.h> | |
27 | #include <linux/platform_device.h> | |
28 | #include <linux/dma-mapping.h> | |
29 | #include <linux/spi/spi.h> | |
30 | #include <linux/workqueue.h> | |
31 | #include <linux/delay.h> | |
38a41fdf | 32 | #include <linux/clk.h> |
69c202af AP |
33 | |
34 | #include <asm/io.h> | |
35 | #include <asm/irq.h> | |
36 | #include <asm/hardware.h> | |
37 | #include <asm/delay.h> | |
38 | ||
39 | #include <asm/arch/hardware.h> | |
40 | #include <asm/arch/imx-dma.h> | |
41 | #include <asm/arch/spi_imx.h> | |
42 | ||
43 | /*-------------------------------------------------------------------------*/ | |
44 | /* SPI Registers offsets from peripheral base address */ | |
45 | #define SPI_RXDATA (0x00) | |
46 | #define SPI_TXDATA (0x04) | |
47 | #define SPI_CONTROL (0x08) | |
48 | #define SPI_INT_STATUS (0x0C) | |
49 | #define SPI_TEST (0x10) | |
50 | #define SPI_PERIOD (0x14) | |
51 | #define SPI_DMA (0x18) | |
52 | #define SPI_RESET (0x1C) | |
53 | ||
54 | /* SPI Control Register Bit Fields & Masks */ | |
55 | #define SPI_CONTROL_BITCOUNT_MASK (0xF) /* Bit Count Mask */ | |
56 | #define SPI_CONTROL_BITCOUNT(n) (((n) - 1) & SPI_CONTROL_BITCOUNT_MASK) | |
57 | #define SPI_CONTROL_POL (0x1 << 4) /* Clock Polarity Mask */ | |
58 | #define SPI_CONTROL_POL_ACT_HIGH (0x0 << 4) /* Active high pol. (0=idle) */ | |
59 | #define SPI_CONTROL_POL_ACT_LOW (0x1 << 4) /* Active low pol. (1=idle) */ | |
60 | #define SPI_CONTROL_PHA (0x1 << 5) /* Clock Phase Mask */ | |
61 | #define SPI_CONTROL_PHA_0 (0x0 << 5) /* Clock Phase 0 */ | |
62 | #define SPI_CONTROL_PHA_1 (0x1 << 5) /* Clock Phase 1 */ | |
63 | #define SPI_CONTROL_SSCTL (0x1 << 6) /* /SS Waveform Select Mask */ | |
64 | #define SPI_CONTROL_SSCTL_0 (0x0 << 6) /* Master: /SS stays low between SPI burst | |
65 | Slave: RXFIFO advanced by BIT_COUNT */ | |
66 | #define SPI_CONTROL_SSCTL_1 (0x1 << 6) /* Master: /SS insert pulse between SPI burst | |
67 | Slave: RXFIFO advanced by /SS rising edge */ | |
68 | #define SPI_CONTROL_SSPOL (0x1 << 7) /* /SS Polarity Select Mask */ | |
69 | #define SPI_CONTROL_SSPOL_ACT_LOW (0x0 << 7) /* /SS Active low */ | |
70 | #define SPI_CONTROL_SSPOL_ACT_HIGH (0x1 << 7) /* /SS Active high */ | |
71 | #define SPI_CONTROL_XCH (0x1 << 8) /* Exchange */ | |
72 | #define SPI_CONTROL_SPIEN (0x1 << 9) /* SPI Module Enable */ | |
73 | #define SPI_CONTROL_MODE (0x1 << 10) /* SPI Mode Select Mask */ | |
74 | #define SPI_CONTROL_MODE_SLAVE (0x0 << 10) /* SPI Mode Slave */ | |
75 | #define SPI_CONTROL_MODE_MASTER (0x1 << 10) /* SPI Mode Master */ | |
76 | #define SPI_CONTROL_DRCTL (0x3 << 11) /* /SPI_RDY Control Mask */ | |
77 | #define SPI_CONTROL_DRCTL_0 (0x0 << 11) /* Ignore /SPI_RDY */ | |
78 | #define SPI_CONTROL_DRCTL_1 (0x1 << 11) /* /SPI_RDY falling edge triggers input */ | |
79 | #define SPI_CONTROL_DRCTL_2 (0x2 << 11) /* /SPI_RDY active low level triggers input */ | |
80 | #define SPI_CONTROL_DATARATE (0x7 << 13) /* Data Rate Mask */ | |
81 | #define SPI_PERCLK2_DIV_MIN (0) /* PERCLK2:4 */ | |
82 | #define SPI_PERCLK2_DIV_MAX (7) /* PERCLK2:512 */ | |
83 | #define SPI_CONTROL_DATARATE_MIN (SPI_PERCLK2_DIV_MAX << 13) | |
84 | #define SPI_CONTROL_DATARATE_MAX (SPI_PERCLK2_DIV_MIN << 13) | |
85 | #define SPI_CONTROL_DATARATE_BAD (SPI_CONTROL_DATARATE_MIN + 1) | |
86 | ||
87 | /* SPI Interrupt/Status Register Bit Fields & Masks */ | |
88 | #define SPI_STATUS_TE (0x1 << 0) /* TXFIFO Empty Status */ | |
89 | #define SPI_STATUS_TH (0x1 << 1) /* TXFIFO Half Status */ | |
90 | #define SPI_STATUS_TF (0x1 << 2) /* TXFIFO Full Status */ | |
91 | #define SPI_STATUS_RR (0x1 << 3) /* RXFIFO Data Ready Status */ | |
92 | #define SPI_STATUS_RH (0x1 << 4) /* RXFIFO Half Status */ | |
93 | #define SPI_STATUS_RF (0x1 << 5) /* RXFIFO Full Status */ | |
94 | #define SPI_STATUS_RO (0x1 << 6) /* RXFIFO Overflow */ | |
95 | #define SPI_STATUS_BO (0x1 << 7) /* Bit Count Overflow */ | |
96 | #define SPI_STATUS (0xFF) /* SPI Status Mask */ | |
97 | #define SPI_INTEN_TE (0x1 << 8) /* TXFIFO Empty Interrupt Enable */ | |
98 | #define SPI_INTEN_TH (0x1 << 9) /* TXFIFO Half Interrupt Enable */ | |
99 | #define SPI_INTEN_TF (0x1 << 10) /* TXFIFO Full Interrupt Enable */ | |
100 | #define SPI_INTEN_RE (0x1 << 11) /* RXFIFO Data Ready Interrupt Enable */ | |
101 | #define SPI_INTEN_RH (0x1 << 12) /* RXFIFO Half Interrupt Enable */ | |
102 | #define SPI_INTEN_RF (0x1 << 13) /* RXFIFO Full Interrupt Enable */ | |
103 | #define SPI_INTEN_RO (0x1 << 14) /* RXFIFO Overflow Interrupt Enable */ | |
104 | #define SPI_INTEN_BO (0x1 << 15) /* Bit Count Overflow Interrupt Enable */ | |
105 | #define SPI_INTEN (0xFF << 8) /* SPI Interrupt Enable Mask */ | |
106 | ||
107 | /* SPI Test Register Bit Fields & Masks */ | |
108 | #define SPI_TEST_TXCNT (0xF << 0) /* TXFIFO Counter */ | |
109 | #define SPI_TEST_RXCNT_LSB (4) /* RXFIFO Counter LSB */ | |
110 | #define SPI_TEST_RXCNT (0xF << 4) /* RXFIFO Counter */ | |
111 | #define SPI_TEST_SSTATUS (0xF << 8) /* State Machine Status */ | |
112 | #define SPI_TEST_LBC (0x1 << 14) /* Loop Back Control */ | |
113 | ||
114 | /* SPI Period Register Bit Fields & Masks */ | |
115 | #define SPI_PERIOD_WAIT (0x7FFF << 0) /* Wait Between Transactions */ | |
116 | #define SPI_PERIOD_MAX_WAIT (0x7FFF) /* Max Wait Between | |
117 | Transactions */ | |
118 | #define SPI_PERIOD_CSRC (0x1 << 15) /* Period Clock Source Mask */ | |
119 | #define SPI_PERIOD_CSRC_BCLK (0x0 << 15) /* Period Clock Source is | |
120 | Bit Clock */ | |
121 | #define SPI_PERIOD_CSRC_32768 (0x1 << 15) /* Period Clock Source is | |
122 | 32.768 KHz Clock */ | |
123 | ||
124 | /* SPI DMA Register Bit Fields & Masks */ | |
ac140a8f | 125 | #define SPI_DMA_RHDMA (0x1 << 4) /* RXFIFO Half Status */ |
69c202af AP |
126 | #define SPI_DMA_RFDMA (0x1 << 5) /* RXFIFO Full Status */ |
127 | #define SPI_DMA_TEDMA (0x1 << 6) /* TXFIFO Empty Status */ | |
128 | #define SPI_DMA_THDMA (0x1 << 7) /* TXFIFO Half Status */ | |
129 | #define SPI_DMA_RHDEN (0x1 << 12) /* RXFIFO Half DMA Request Enable */ | |
130 | #define SPI_DMA_RFDEN (0x1 << 13) /* RXFIFO Full DMA Request Enable */ | |
131 | #define SPI_DMA_TEDEN (0x1 << 14) /* TXFIFO Empty DMA Request Enable */ | |
132 | #define SPI_DMA_THDEN (0x1 << 15) /* TXFIFO Half DMA Request Enable */ | |
133 | ||
134 | /* SPI Soft Reset Register Bit Fields & Masks */ | |
135 | #define SPI_RESET_START (0x1) /* Start */ | |
136 | ||
137 | /* Default SPI configuration values */ | |
138 | #define SPI_DEFAULT_CONTROL \ | |
139 | ( \ | |
140 | SPI_CONTROL_BITCOUNT(16) | \ | |
141 | SPI_CONTROL_POL_ACT_HIGH | \ | |
142 | SPI_CONTROL_PHA_0 | \ | |
143 | SPI_CONTROL_SPIEN | \ | |
144 | SPI_CONTROL_SSCTL_1 | \ | |
145 | SPI_CONTROL_MODE_MASTER | \ | |
146 | SPI_CONTROL_DRCTL_0 | \ | |
147 | SPI_CONTROL_DATARATE_MIN \ | |
148 | ) | |
149 | #define SPI_DEFAULT_ENABLE_LOOPBACK (0) | |
150 | #define SPI_DEFAULT_ENABLE_DMA (0) | |
151 | #define SPI_DEFAULT_PERIOD_WAIT (8) | |
152 | /*-------------------------------------------------------------------------*/ | |
153 | ||
154 | ||
155 | /*-------------------------------------------------------------------------*/ | |
156 | /* TX/RX SPI FIFO size */ | |
157 | #define SPI_FIFO_DEPTH (8) | |
158 | #define SPI_FIFO_BYTE_WIDTH (2) | |
159 | #define SPI_FIFO_OVERFLOW_MARGIN (2) | |
160 | ||
efad798b | 161 | /* DMA burst length for half full/empty request trigger */ |
69c202af AP |
162 | #define SPI_DMA_BLR (SPI_FIFO_DEPTH * SPI_FIFO_BYTE_WIDTH / 2) |
163 | ||
164 | /* Dummy char output to achieve reads. | |
165 | Choosing something different from all zeroes may help pattern recogition | |
166 | for oscilloscope analysis, but may break some drivers. */ | |
167 | #define SPI_DUMMY_u8 0 | |
168 | #define SPI_DUMMY_u16 ((SPI_DUMMY_u8 << 8) | SPI_DUMMY_u8) | |
169 | #define SPI_DUMMY_u32 ((SPI_DUMMY_u16 << 16) | SPI_DUMMY_u16) | |
170 | ||
171 | /** | |
172 | * Macro to change a u32 field: | |
173 | * @r : register to edit | |
174 | * @m : bit mask | |
175 | * @v : new value for the field correctly bit-alligned | |
176 | */ | |
177 | #define u32_EDIT(r, m, v) r = (r & ~(m)) | (v) | |
178 | ||
179 | /* Message state */ | |
180 | #define START_STATE ((void*)0) | |
181 | #define RUNNING_STATE ((void*)1) | |
182 | #define DONE_STATE ((void*)2) | |
183 | #define ERROR_STATE ((void*)-1) | |
184 | ||
185 | /* Queue state */ | |
186 | #define QUEUE_RUNNING (0) | |
187 | #define QUEUE_STOPPED (1) | |
188 | ||
189 | #define IS_DMA_ALIGNED(x) (((u32)(x) & 0x03) == 0) | |
190 | /*-------------------------------------------------------------------------*/ | |
191 | ||
192 | ||
193 | /*-------------------------------------------------------------------------*/ | |
194 | /* Driver data structs */ | |
195 | ||
196 | /* Context */ | |
197 | struct driver_data { | |
198 | /* Driver model hookup */ | |
199 | struct platform_device *pdev; | |
200 | ||
201 | /* SPI framework hookup */ | |
202 | struct spi_master *master; | |
203 | ||
204 | /* IMX hookup */ | |
205 | struct spi_imx_master *master_info; | |
206 | ||
207 | /* Memory resources and SPI regs virtual address */ | |
208 | struct resource *ioarea; | |
209 | void __iomem *regs; | |
210 | ||
211 | /* SPI RX_DATA physical address */ | |
212 | dma_addr_t rd_data_phys; | |
213 | ||
214 | /* Driver message queue */ | |
215 | struct workqueue_struct *workqueue; | |
216 | struct work_struct work; | |
217 | spinlock_t lock; | |
218 | struct list_head queue; | |
219 | int busy; | |
220 | int run; | |
221 | ||
222 | /* Message Transfer pump */ | |
223 | struct tasklet_struct pump_transfers; | |
224 | ||
225 | /* Current message, transfer and state */ | |
226 | struct spi_message *cur_msg; | |
227 | struct spi_transfer *cur_transfer; | |
228 | struct chip_data *cur_chip; | |
229 | ||
230 | /* Rd / Wr buffers pointers */ | |
231 | size_t len; | |
232 | void *tx; | |
233 | void *tx_end; | |
234 | void *rx; | |
235 | void *rx_end; | |
236 | ||
237 | u8 rd_only; | |
238 | u8 n_bytes; | |
239 | int cs_change; | |
240 | ||
241 | /* Function pointers */ | |
242 | irqreturn_t (*transfer_handler)(struct driver_data *drv_data); | |
243 | void (*cs_control)(u32 command); | |
244 | ||
245 | /* DMA setup */ | |
246 | int rx_channel; | |
247 | int tx_channel; | |
248 | dma_addr_t rx_dma; | |
249 | dma_addr_t tx_dma; | |
250 | int rx_dma_needs_unmap; | |
251 | int tx_dma_needs_unmap; | |
252 | size_t tx_map_len; | |
253 | u32 dummy_dma_buf ____cacheline_aligned; | |
38a41fdf SH |
254 | |
255 | struct clk *clk; | |
69c202af AP |
256 | }; |
257 | ||
258 | /* Runtime state */ | |
259 | struct chip_data { | |
260 | u32 control; | |
261 | u32 period; | |
262 | u32 test; | |
263 | ||
264 | u8 enable_dma:1; | |
265 | u8 bits_per_word; | |
266 | u8 n_bytes; | |
267 | u32 max_speed_hz; | |
268 | ||
269 | void (*cs_control)(u32 command); | |
270 | }; | |
271 | /*-------------------------------------------------------------------------*/ | |
272 | ||
273 | ||
274 | static void pump_messages(struct work_struct *work); | |
275 | ||
5d9f3f6b | 276 | static void flush(struct driver_data *drv_data) |
69c202af | 277 | { |
69c202af | 278 | void __iomem *regs = drv_data->regs; |
5d9f3f6b | 279 | u32 control; |
69c202af AP |
280 | |
281 | dev_dbg(&drv_data->pdev->dev, "flush\n"); | |
5d9f3f6b AP |
282 | |
283 | /* Wait for end of transaction */ | |
69c202af | 284 | do { |
5d9f3f6b AP |
285 | control = readl(regs + SPI_CONTROL); |
286 | } while (control & SPI_CONTROL_XCH); | |
287 | ||
288 | /* Release chip select if requested, transfer delays are | |
289 | handled in pump_transfers */ | |
290 | if (drv_data->cs_change) | |
291 | drv_data->cs_control(SPI_CS_DEASSERT); | |
69c202af | 292 | |
5d9f3f6b AP |
293 | /* Disable SPI to flush FIFOs */ |
294 | writel(control & ~SPI_CONTROL_SPIEN, regs + SPI_CONTROL); | |
295 | writel(control, regs + SPI_CONTROL); | |
69c202af AP |
296 | } |
297 | ||
298 | static void restore_state(struct driver_data *drv_data) | |
299 | { | |
300 | void __iomem *regs = drv_data->regs; | |
301 | struct chip_data *chip = drv_data->cur_chip; | |
302 | ||
303 | /* Load chip registers */ | |
304 | dev_dbg(&drv_data->pdev->dev, | |
305 | "restore_state\n" | |
306 | " test = 0x%08X\n" | |
307 | " control = 0x%08X\n", | |
308 | chip->test, | |
309 | chip->control); | |
310 | writel(chip->test, regs + SPI_TEST); | |
311 | writel(chip->period, regs + SPI_PERIOD); | |
312 | writel(0, regs + SPI_INT_STATUS); | |
313 | writel(chip->control, regs + SPI_CONTROL); | |
314 | } | |
315 | ||
316 | static void null_cs_control(u32 command) | |
317 | { | |
318 | } | |
319 | ||
320 | static inline u32 data_to_write(struct driver_data *drv_data) | |
321 | { | |
322 | return ((u32)(drv_data->tx_end - drv_data->tx)) / drv_data->n_bytes; | |
323 | } | |
324 | ||
325 | static inline u32 data_to_read(struct driver_data *drv_data) | |
326 | { | |
327 | return ((u32)(drv_data->rx_end - drv_data->rx)) / drv_data->n_bytes; | |
328 | } | |
329 | ||
330 | static int write(struct driver_data *drv_data) | |
331 | { | |
332 | void __iomem *regs = drv_data->regs; | |
333 | void *tx = drv_data->tx; | |
334 | void *tx_end = drv_data->tx_end; | |
335 | u8 n_bytes = drv_data->n_bytes; | |
336 | u32 remaining_writes; | |
337 | u32 fifo_avail_space; | |
338 | u32 n; | |
339 | u16 d; | |
340 | ||
341 | /* Compute how many fifo writes to do */ | |
342 | remaining_writes = (u32)(tx_end - tx) / n_bytes; | |
343 | fifo_avail_space = SPI_FIFO_DEPTH - | |
344 | (readl(regs + SPI_TEST) & SPI_TEST_TXCNT); | |
345 | if (drv_data->rx && (fifo_avail_space > SPI_FIFO_OVERFLOW_MARGIN)) | |
346 | /* Fix misunderstood receive overflow */ | |
347 | fifo_avail_space -= SPI_FIFO_OVERFLOW_MARGIN; | |
348 | n = min(remaining_writes, fifo_avail_space); | |
349 | ||
350 | dev_dbg(&drv_data->pdev->dev, | |
351 | "write type %s\n" | |
352 | " remaining writes = %d\n" | |
353 | " fifo avail space = %d\n" | |
354 | " fifo writes = %d\n", | |
355 | (n_bytes == 1) ? "u8" : "u16", | |
356 | remaining_writes, | |
357 | fifo_avail_space, | |
358 | n); | |
359 | ||
360 | if (n > 0) { | |
361 | /* Fill SPI TXFIFO */ | |
362 | if (drv_data->rd_only) { | |
363 | tx += n * n_bytes; | |
364 | while (n--) | |
365 | writel(SPI_DUMMY_u16, regs + SPI_TXDATA); | |
366 | } else { | |
367 | if (n_bytes == 1) { | |
368 | while (n--) { | |
369 | d = *(u8*)tx; | |
370 | writel(d, regs + SPI_TXDATA); | |
371 | tx += 1; | |
372 | } | |
373 | } else { | |
374 | while (n--) { | |
375 | d = *(u16*)tx; | |
376 | writel(d, regs + SPI_TXDATA); | |
377 | tx += 2; | |
378 | } | |
379 | } | |
380 | } | |
381 | ||
382 | /* Trigger transfer */ | |
383 | writel(readl(regs + SPI_CONTROL) | SPI_CONTROL_XCH, | |
384 | regs + SPI_CONTROL); | |
385 | ||
386 | /* Update tx pointer */ | |
387 | drv_data->tx = tx; | |
388 | } | |
389 | ||
390 | return (tx >= tx_end); | |
391 | } | |
392 | ||
393 | static int read(struct driver_data *drv_data) | |
394 | { | |
395 | void __iomem *regs = drv_data->regs; | |
396 | void *rx = drv_data->rx; | |
397 | void *rx_end = drv_data->rx_end; | |
398 | u8 n_bytes = drv_data->n_bytes; | |
399 | u32 remaining_reads; | |
400 | u32 fifo_rxcnt; | |
401 | u32 n; | |
402 | u16 d; | |
403 | ||
404 | /* Compute how many fifo reads to do */ | |
405 | remaining_reads = (u32)(rx_end - rx) / n_bytes; | |
406 | fifo_rxcnt = (readl(regs + SPI_TEST) & SPI_TEST_RXCNT) >> | |
407 | SPI_TEST_RXCNT_LSB; | |
408 | n = min(remaining_reads, fifo_rxcnt); | |
409 | ||
410 | dev_dbg(&drv_data->pdev->dev, | |
411 | "read type %s\n" | |
412 | " remaining reads = %d\n" | |
413 | " fifo rx count = %d\n" | |
414 | " fifo reads = %d\n", | |
415 | (n_bytes == 1) ? "u8" : "u16", | |
416 | remaining_reads, | |
417 | fifo_rxcnt, | |
418 | n); | |
419 | ||
420 | if (n > 0) { | |
421 | /* Read SPI RXFIFO */ | |
422 | if (n_bytes == 1) { | |
423 | while (n--) { | |
424 | d = readl(regs + SPI_RXDATA); | |
425 | *((u8*)rx) = d; | |
426 | rx += 1; | |
427 | } | |
428 | } else { | |
429 | while (n--) { | |
430 | d = readl(regs + SPI_RXDATA); | |
431 | *((u16*)rx) = d; | |
432 | rx += 2; | |
433 | } | |
434 | } | |
435 | ||
436 | /* Update rx pointer */ | |
437 | drv_data->rx = rx; | |
438 | } | |
439 | ||
440 | return (rx >= rx_end); | |
441 | } | |
442 | ||
443 | static void *next_transfer(struct driver_data *drv_data) | |
444 | { | |
445 | struct spi_message *msg = drv_data->cur_msg; | |
446 | struct spi_transfer *trans = drv_data->cur_transfer; | |
447 | ||
448 | /* Move to next transfer */ | |
449 | if (trans->transfer_list.next != &msg->transfers) { | |
450 | drv_data->cur_transfer = | |
451 | list_entry(trans->transfer_list.next, | |
452 | struct spi_transfer, | |
453 | transfer_list); | |
454 | return RUNNING_STATE; | |
455 | } | |
456 | ||
457 | return DONE_STATE; | |
458 | } | |
459 | ||
460 | static int map_dma_buffers(struct driver_data *drv_data) | |
461 | { | |
462 | struct spi_message *msg; | |
463 | struct device *dev; | |
464 | void *buf; | |
465 | ||
466 | drv_data->rx_dma_needs_unmap = 0; | |
467 | drv_data->tx_dma_needs_unmap = 0; | |
468 | ||
469 | if (!drv_data->master_info->enable_dma || | |
470 | !drv_data->cur_chip->enable_dma) | |
471 | return -1; | |
472 | ||
473 | msg = drv_data->cur_msg; | |
474 | dev = &msg->spi->dev; | |
475 | if (msg->is_dma_mapped) { | |
476 | if (drv_data->tx_dma) | |
477 | /* The caller provided at least dma and cpu virtual | |
478 | address for write; pump_transfers() will consider the | |
479 | transfer as write only if cpu rx virtual address is | |
480 | NULL */ | |
481 | return 0; | |
482 | ||
483 | if (drv_data->rx_dma) { | |
484 | /* The caller provided dma and cpu virtual address to | |
485 | performe read only transfer --> | |
486 | use drv_data->dummy_dma_buf for dummy writes to | |
487 | achive reads */ | |
488 | buf = &drv_data->dummy_dma_buf; | |
489 | drv_data->tx_map_len = sizeof(drv_data->dummy_dma_buf); | |
490 | drv_data->tx_dma = dma_map_single(dev, | |
491 | buf, | |
492 | drv_data->tx_map_len, | |
493 | DMA_TO_DEVICE); | |
494 | if (dma_mapping_error(drv_data->tx_dma)) | |
495 | return -1; | |
496 | ||
497 | drv_data->tx_dma_needs_unmap = 1; | |
498 | ||
499 | /* Flags transfer as rd_only for pump_transfers() DMA | |
500 | regs programming (should be redundant) */ | |
501 | drv_data->tx = NULL; | |
502 | ||
503 | return 0; | |
504 | } | |
505 | } | |
506 | ||
507 | if (!IS_DMA_ALIGNED(drv_data->rx) || !IS_DMA_ALIGNED(drv_data->tx)) | |
508 | return -1; | |
509 | ||
510 | /* NULL rx means write-only transfer and no map needed | |
511 | since rx DMA will not be used */ | |
512 | if (drv_data->rx) { | |
513 | buf = drv_data->rx; | |
514 | drv_data->rx_dma = dma_map_single( | |
515 | dev, | |
516 | buf, | |
517 | drv_data->len, | |
518 | DMA_FROM_DEVICE); | |
519 | if (dma_mapping_error(drv_data->rx_dma)) | |
520 | return -1; | |
521 | drv_data->rx_dma_needs_unmap = 1; | |
522 | } | |
523 | ||
524 | if (drv_data->tx == NULL) { | |
525 | /* Read only message --> use drv_data->dummy_dma_buf for dummy | |
526 | writes to achive reads */ | |
527 | buf = &drv_data->dummy_dma_buf; | |
528 | drv_data->tx_map_len = sizeof(drv_data->dummy_dma_buf); | |
529 | } else { | |
530 | buf = drv_data->tx; | |
531 | drv_data->tx_map_len = drv_data->len; | |
532 | } | |
533 | drv_data->tx_dma = dma_map_single(dev, | |
534 | buf, | |
535 | drv_data->tx_map_len, | |
536 | DMA_TO_DEVICE); | |
537 | if (dma_mapping_error(drv_data->tx_dma)) { | |
538 | if (drv_data->rx_dma) { | |
539 | dma_unmap_single(dev, | |
540 | drv_data->rx_dma, | |
541 | drv_data->len, | |
542 | DMA_FROM_DEVICE); | |
543 | drv_data->rx_dma_needs_unmap = 0; | |
544 | } | |
545 | return -1; | |
546 | } | |
547 | drv_data->tx_dma_needs_unmap = 1; | |
548 | ||
549 | return 0; | |
550 | } | |
551 | ||
552 | static void unmap_dma_buffers(struct driver_data *drv_data) | |
553 | { | |
554 | struct spi_message *msg = drv_data->cur_msg; | |
555 | struct device *dev = &msg->spi->dev; | |
556 | ||
557 | if (drv_data->rx_dma_needs_unmap) { | |
558 | dma_unmap_single(dev, | |
559 | drv_data->rx_dma, | |
560 | drv_data->len, | |
561 | DMA_FROM_DEVICE); | |
562 | drv_data->rx_dma_needs_unmap = 0; | |
563 | } | |
564 | if (drv_data->tx_dma_needs_unmap) { | |
565 | dma_unmap_single(dev, | |
566 | drv_data->tx_dma, | |
567 | drv_data->tx_map_len, | |
568 | DMA_TO_DEVICE); | |
569 | drv_data->tx_dma_needs_unmap = 0; | |
570 | } | |
571 | } | |
572 | ||
573 | /* Caller already set message->status (dma is already blocked) */ | |
574 | static void giveback(struct spi_message *message, struct driver_data *drv_data) | |
575 | { | |
576 | void __iomem *regs = drv_data->regs; | |
577 | ||
578 | /* Bring SPI to sleep; restore_state() and pump_transfer() | |
579 | will do new setup */ | |
580 | writel(0, regs + SPI_INT_STATUS); | |
581 | writel(0, regs + SPI_DMA); | |
582 | ||
5d9f3f6b | 583 | /* Unconditioned deselct */ |
69c202af AP |
584 | drv_data->cs_control(SPI_CS_DEASSERT); |
585 | ||
586 | message->state = NULL; | |
587 | if (message->complete) | |
588 | message->complete(message->context); | |
589 | ||
590 | drv_data->cur_msg = NULL; | |
591 | drv_data->cur_transfer = NULL; | |
592 | drv_data->cur_chip = NULL; | |
593 | queue_work(drv_data->workqueue, &drv_data->work); | |
594 | } | |
595 | ||
596 | static void dma_err_handler(int channel, void *data, int errcode) | |
597 | { | |
598 | struct driver_data *drv_data = data; | |
599 | struct spi_message *msg = drv_data->cur_msg; | |
600 | ||
601 | dev_dbg(&drv_data->pdev->dev, "dma_err_handler\n"); | |
602 | ||
603 | /* Disable both rx and tx dma channels */ | |
604 | imx_dma_disable(drv_data->rx_channel); | |
605 | imx_dma_disable(drv_data->tx_channel); | |
69c202af AP |
606 | unmap_dma_buffers(drv_data); |
607 | ||
5d9f3f6b AP |
608 | flush(drv_data); |
609 | ||
69c202af AP |
610 | msg->state = ERROR_STATE; |
611 | tasklet_schedule(&drv_data->pump_transfers); | |
612 | } | |
613 | ||
614 | static void dma_tx_handler(int channel, void *data) | |
615 | { | |
616 | struct driver_data *drv_data = data; | |
617 | ||
618 | dev_dbg(&drv_data->pdev->dev, "dma_tx_handler\n"); | |
619 | ||
620 | imx_dma_disable(channel); | |
621 | ||
622 | /* Now waits for TX FIFO empty */ | |
5d9f3f6b | 623 | writel(SPI_INTEN_TE, drv_data->regs + SPI_INT_STATUS); |
69c202af AP |
624 | } |
625 | ||
626 | static irqreturn_t dma_transfer(struct driver_data *drv_data) | |
627 | { | |
628 | u32 status; | |
629 | struct spi_message *msg = drv_data->cur_msg; | |
630 | void __iomem *regs = drv_data->regs; | |
69c202af AP |
631 | |
632 | status = readl(regs + SPI_INT_STATUS); | |
633 | ||
5d9f3f6b AP |
634 | if ((status & (SPI_INTEN_RO | SPI_STATUS_RO)) |
635 | == (SPI_INTEN_RO | SPI_STATUS_RO)) { | |
69c202af AP |
636 | writel(status & ~SPI_INTEN, regs + SPI_INT_STATUS); |
637 | ||
5d9f3f6b | 638 | imx_dma_disable(drv_data->tx_channel); |
69c202af AP |
639 | imx_dma_disable(drv_data->rx_channel); |
640 | unmap_dma_buffers(drv_data); | |
641 | ||
5d9f3f6b | 642 | flush(drv_data); |
69c202af AP |
643 | |
644 | dev_warn(&drv_data->pdev->dev, | |
645 | "dma_transfer - fifo overun\n"); | |
646 | ||
647 | msg->state = ERROR_STATE; | |
648 | tasklet_schedule(&drv_data->pump_transfers); | |
649 | ||
650 | return IRQ_HANDLED; | |
651 | } | |
652 | ||
653 | if (status & SPI_STATUS_TE) { | |
654 | writel(status & ~SPI_INTEN_TE, regs + SPI_INT_STATUS); | |
655 | ||
656 | if (drv_data->rx) { | |
657 | /* Wait end of transfer before read trailing data */ | |
5d9f3f6b AP |
658 | while (readl(regs + SPI_CONTROL) & SPI_CONTROL_XCH) |
659 | cpu_relax(); | |
69c202af AP |
660 | |
661 | imx_dma_disable(drv_data->rx_channel); | |
662 | unmap_dma_buffers(drv_data); | |
663 | ||
5d9f3f6b AP |
664 | /* Release chip select if requested, transfer delays are |
665 | handled in pump_transfers() */ | |
666 | if (drv_data->cs_change) | |
667 | drv_data->cs_control(SPI_CS_DEASSERT); | |
668 | ||
69c202af AP |
669 | /* Calculate number of trailing data and read them */ |
670 | dev_dbg(&drv_data->pdev->dev, | |
671 | "dma_transfer - test = 0x%08X\n", | |
672 | readl(regs + SPI_TEST)); | |
673 | drv_data->rx = drv_data->rx_end - | |
674 | ((readl(regs + SPI_TEST) & | |
675 | SPI_TEST_RXCNT) >> | |
676 | SPI_TEST_RXCNT_LSB)*drv_data->n_bytes; | |
677 | read(drv_data); | |
678 | } else { | |
679 | /* Write only transfer */ | |
680 | unmap_dma_buffers(drv_data); | |
681 | ||
5d9f3f6b | 682 | flush(drv_data); |
69c202af AP |
683 | } |
684 | ||
685 | /* End of transfer, update total byte transfered */ | |
686 | msg->actual_length += drv_data->len; | |
687 | ||
69c202af AP |
688 | /* Move to next transfer */ |
689 | msg->state = next_transfer(drv_data); | |
690 | ||
691 | /* Schedule transfer tasklet */ | |
692 | tasklet_schedule(&drv_data->pump_transfers); | |
693 | ||
694 | return IRQ_HANDLED; | |
695 | } | |
696 | ||
697 | /* Opps problem detected */ | |
698 | return IRQ_NONE; | |
699 | } | |
700 | ||
701 | static irqreturn_t interrupt_wronly_transfer(struct driver_data *drv_data) | |
702 | { | |
703 | struct spi_message *msg = drv_data->cur_msg; | |
704 | void __iomem *regs = drv_data->regs; | |
705 | u32 status; | |
706 | irqreturn_t handled = IRQ_NONE; | |
707 | ||
708 | status = readl(regs + SPI_INT_STATUS); | |
709 | ||
5d9f3f6b AP |
710 | if (status & SPI_INTEN_TE) { |
711 | /* TXFIFO Empty Interrupt on the last transfered word */ | |
712 | writel(status & ~SPI_INTEN, regs + SPI_INT_STATUS); | |
69c202af | 713 | dev_dbg(&drv_data->pdev->dev, |
5d9f3f6b | 714 | "interrupt_wronly_transfer - end of tx\n"); |
69c202af | 715 | |
5d9f3f6b | 716 | flush(drv_data); |
69c202af | 717 | |
5d9f3f6b AP |
718 | /* Update total byte transfered */ |
719 | msg->actual_length += drv_data->len; | |
69c202af | 720 | |
5d9f3f6b AP |
721 | /* Move to next transfer */ |
722 | msg->state = next_transfer(drv_data); | |
69c202af | 723 | |
5d9f3f6b AP |
724 | /* Schedule transfer tasklet */ |
725 | tasklet_schedule(&drv_data->pump_transfers); | |
69c202af | 726 | |
5d9f3f6b AP |
727 | return IRQ_HANDLED; |
728 | } else { | |
729 | while (status & SPI_STATUS_TH) { | |
730 | dev_dbg(&drv_data->pdev->dev, | |
731 | "interrupt_wronly_transfer - status = 0x%08X\n", | |
732 | status); | |
733 | ||
734 | /* Pump data */ | |
735 | if (write(drv_data)) { | |
736 | /* End of TXFIFO writes, | |
737 | now wait until TXFIFO is empty */ | |
738 | writel(SPI_INTEN_TE, regs + SPI_INT_STATUS); | |
739 | return IRQ_HANDLED; | |
740 | } | |
69c202af | 741 | |
5d9f3f6b | 742 | status = readl(regs + SPI_INT_STATUS); |
69c202af | 743 | |
5d9f3f6b AP |
744 | /* We did something */ |
745 | handled = IRQ_HANDLED; | |
69c202af | 746 | } |
69c202af AP |
747 | } |
748 | ||
749 | return handled; | |
750 | } | |
751 | ||
752 | static irqreturn_t interrupt_transfer(struct driver_data *drv_data) | |
753 | { | |
754 | struct spi_message *msg = drv_data->cur_msg; | |
755 | void __iomem *regs = drv_data->regs; | |
5d9f3f6b | 756 | u32 status, control; |
69c202af AP |
757 | irqreturn_t handled = IRQ_NONE; |
758 | unsigned long limit; | |
759 | ||
760 | status = readl(regs + SPI_INT_STATUS); | |
761 | ||
5d9f3f6b AP |
762 | if (status & SPI_INTEN_TE) { |
763 | /* TXFIFO Empty Interrupt on the last transfered word */ | |
764 | writel(status & ~SPI_INTEN, regs + SPI_INT_STATUS); | |
69c202af | 765 | dev_dbg(&drv_data->pdev->dev, |
5d9f3f6b | 766 | "interrupt_transfer - end of tx\n"); |
69c202af | 767 | |
5d9f3f6b AP |
768 | if (msg->state == ERROR_STATE) { |
769 | /* RXFIFO overrun was detected and message aborted */ | |
770 | flush(drv_data); | |
771 | } else { | |
772 | /* Wait for end of transaction */ | |
773 | do { | |
774 | control = readl(regs + SPI_CONTROL); | |
775 | } while (control & SPI_CONTROL_XCH); | |
69c202af | 776 | |
5d9f3f6b AP |
777 | /* Release chip select if requested, transfer delays are |
778 | handled in pump_transfers */ | |
779 | if (drv_data->cs_change) | |
780 | drv_data->cs_control(SPI_CS_DEASSERT); | |
69c202af AP |
781 | |
782 | /* Read trailing bytes */ | |
783 | limit = loops_per_jiffy << 1; | |
784 | while ((read(drv_data) == 0) && limit--); | |
785 | ||
786 | if (limit == 0) | |
787 | dev_err(&drv_data->pdev->dev, | |
788 | "interrupt_transfer - " | |
789 | "trailing byte read failed\n"); | |
790 | else | |
791 | dev_dbg(&drv_data->pdev->dev, | |
792 | "interrupt_transfer - end of rx\n"); | |
793 | ||
5d9f3f6b | 794 | /* Update total byte transfered */ |
69c202af AP |
795 | msg->actual_length += drv_data->len; |
796 | ||
69c202af AP |
797 | /* Move to next transfer */ |
798 | msg->state = next_transfer(drv_data); | |
5d9f3f6b | 799 | } |
69c202af | 800 | |
5d9f3f6b AP |
801 | /* Schedule transfer tasklet */ |
802 | tasklet_schedule(&drv_data->pump_transfers); | |
69c202af | 803 | |
5d9f3f6b AP |
804 | return IRQ_HANDLED; |
805 | } else { | |
806 | while (status & (SPI_STATUS_TH | SPI_STATUS_RO)) { | |
807 | dev_dbg(&drv_data->pdev->dev, | |
808 | "interrupt_transfer - status = 0x%08X\n", | |
809 | status); | |
69c202af | 810 | |
5d9f3f6b AP |
811 | if (status & SPI_STATUS_RO) { |
812 | /* RXFIFO overrun, abort message end wait | |
813 | until TXFIFO is empty */ | |
814 | writel(SPI_INTEN_TE, regs + SPI_INT_STATUS); | |
69c202af | 815 | |
5d9f3f6b AP |
816 | dev_warn(&drv_data->pdev->dev, |
817 | "interrupt_transfer - fifo overun\n" | |
818 | " data not yet written = %d\n" | |
819 | " data not yet read = %d\n", | |
820 | data_to_write(drv_data), | |
821 | data_to_read(drv_data)); | |
822 | ||
823 | msg->state = ERROR_STATE; | |
824 | ||
825 | return IRQ_HANDLED; | |
826 | } | |
827 | ||
828 | /* Pump data */ | |
829 | read(drv_data); | |
830 | if (write(drv_data)) { | |
831 | /* End of TXFIFO writes, | |
832 | now wait until TXFIFO is empty */ | |
833 | writel(SPI_INTEN_TE, regs + SPI_INT_STATUS); | |
834 | return IRQ_HANDLED; | |
835 | } | |
836 | ||
837 | status = readl(regs + SPI_INT_STATUS); | |
838 | ||
839 | /* We did something */ | |
840 | handled = IRQ_HANDLED; | |
841 | } | |
69c202af AP |
842 | } |
843 | ||
844 | return handled; | |
845 | } | |
846 | ||
847 | static irqreturn_t spi_int(int irq, void *dev_id) | |
848 | { | |
849 | struct driver_data *drv_data = (struct driver_data *)dev_id; | |
850 | ||
851 | if (!drv_data->cur_msg) { | |
852 | dev_err(&drv_data->pdev->dev, | |
853 | "spi_int - bad message state\n"); | |
854 | /* Never fail */ | |
855 | return IRQ_HANDLED; | |
856 | } | |
857 | ||
858 | return drv_data->transfer_handler(drv_data); | |
859 | } | |
860 | ||
38a41fdf | 861 | static inline u32 spi_speed_hz(struct driver_data *drv_data, u32 data_rate) |
69c202af | 862 | { |
38a41fdf | 863 | return clk_get_rate(drv_data->clk) / (4 << ((data_rate) >> 13)); |
69c202af AP |
864 | } |
865 | ||
38a41fdf | 866 | static u32 spi_data_rate(struct driver_data *drv_data, u32 speed_hz) |
69c202af AP |
867 | { |
868 | u32 div; | |
38a41fdf | 869 | u32 quantized_hz = clk_get_rate(drv_data->clk) >> 2; |
69c202af AP |
870 | |
871 | for (div = SPI_PERCLK2_DIV_MIN; | |
872 | div <= SPI_PERCLK2_DIV_MAX; | |
873 | div++, quantized_hz >>= 1) { | |
874 | if (quantized_hz <= speed_hz) | |
875 | /* Max available speed LEQ required speed */ | |
876 | return div << 13; | |
877 | } | |
878 | return SPI_CONTROL_DATARATE_BAD; | |
879 | } | |
880 | ||
881 | static void pump_transfers(unsigned long data) | |
882 | { | |
883 | struct driver_data *drv_data = (struct driver_data *)data; | |
884 | struct spi_message *message; | |
885 | struct spi_transfer *transfer, *previous; | |
886 | struct chip_data *chip; | |
887 | void __iomem *regs; | |
888 | u32 tmp, control; | |
889 | ||
890 | dev_dbg(&drv_data->pdev->dev, "pump_transfer\n"); | |
891 | ||
892 | message = drv_data->cur_msg; | |
893 | ||
894 | /* Handle for abort */ | |
895 | if (message->state == ERROR_STATE) { | |
896 | message->status = -EIO; | |
897 | giveback(message, drv_data); | |
898 | return; | |
899 | } | |
900 | ||
901 | /* Handle end of message */ | |
902 | if (message->state == DONE_STATE) { | |
903 | message->status = 0; | |
904 | giveback(message, drv_data); | |
905 | return; | |
906 | } | |
907 | ||
908 | chip = drv_data->cur_chip; | |
909 | ||
910 | /* Delay if requested at end of transfer*/ | |
911 | transfer = drv_data->cur_transfer; | |
912 | if (message->state == RUNNING_STATE) { | |
913 | previous = list_entry(transfer->transfer_list.prev, | |
914 | struct spi_transfer, | |
915 | transfer_list); | |
916 | if (previous->delay_usecs) | |
917 | udelay(previous->delay_usecs); | |
918 | } else { | |
919 | /* START_STATE */ | |
920 | message->state = RUNNING_STATE; | |
921 | drv_data->cs_control = chip->cs_control; | |
922 | } | |
923 | ||
924 | transfer = drv_data->cur_transfer; | |
925 | drv_data->tx = (void *)transfer->tx_buf; | |
926 | drv_data->tx_end = drv_data->tx + transfer->len; | |
927 | drv_data->rx = transfer->rx_buf; | |
928 | drv_data->rx_end = drv_data->rx + transfer->len; | |
929 | drv_data->rx_dma = transfer->rx_dma; | |
930 | drv_data->tx_dma = transfer->tx_dma; | |
931 | drv_data->len = transfer->len; | |
932 | drv_data->cs_change = transfer->cs_change; | |
933 | drv_data->rd_only = (drv_data->tx == NULL); | |
934 | ||
935 | regs = drv_data->regs; | |
936 | control = readl(regs + SPI_CONTROL); | |
937 | ||
938 | /* Bits per word setup */ | |
939 | tmp = transfer->bits_per_word; | |
940 | if (tmp == 0) { | |
941 | /* Use device setup */ | |
942 | tmp = chip->bits_per_word; | |
943 | drv_data->n_bytes = chip->n_bytes; | |
944 | } else | |
945 | /* Use per-transfer setup */ | |
946 | drv_data->n_bytes = (tmp <= 8) ? 1 : 2; | |
947 | u32_EDIT(control, SPI_CONTROL_BITCOUNT_MASK, tmp - 1); | |
948 | ||
949 | /* Speed setup (surely valid because already checked) */ | |
950 | tmp = transfer->speed_hz; | |
951 | if (tmp == 0) | |
952 | tmp = chip->max_speed_hz; | |
38a41fdf | 953 | tmp = spi_data_rate(drv_data, tmp); |
69c202af AP |
954 | u32_EDIT(control, SPI_CONTROL_DATARATE, tmp); |
955 | ||
956 | writel(control, regs + SPI_CONTROL); | |
957 | ||
958 | /* Assert device chip-select */ | |
959 | drv_data->cs_control(SPI_CS_ASSERT); | |
960 | ||
961 | /* DMA cannot read/write SPI FIFOs other than 16 bits at a time; hence | |
962 | if bits_per_word is less or equal 8 PIO transfers are performed. | |
963 | Moreover DMA is convinient for transfer length bigger than FIFOs | |
964 | byte size. */ | |
965 | if ((drv_data->n_bytes == 2) && | |
966 | (drv_data->len > SPI_FIFO_DEPTH*SPI_FIFO_BYTE_WIDTH) && | |
967 | (map_dma_buffers(drv_data) == 0)) { | |
968 | dev_dbg(&drv_data->pdev->dev, | |
969 | "pump dma transfer\n" | |
970 | " tx = %p\n" | |
971 | " tx_dma = %08X\n" | |
972 | " rx = %p\n" | |
973 | " rx_dma = %08X\n" | |
974 | " len = %d\n", | |
975 | drv_data->tx, | |
976 | (unsigned int)drv_data->tx_dma, | |
977 | drv_data->rx, | |
978 | (unsigned int)drv_data->rx_dma, | |
979 | drv_data->len); | |
980 | ||
981 | /* Ensure we have the correct interrupt handler */ | |
982 | drv_data->transfer_handler = dma_transfer; | |
983 | ||
984 | /* Trigger transfer */ | |
985 | writel(readl(regs + SPI_CONTROL) | SPI_CONTROL_XCH, | |
986 | regs + SPI_CONTROL); | |
987 | ||
988 | /* Setup tx DMA */ | |
989 | if (drv_data->tx) | |
990 | /* Linear source address */ | |
991 | CCR(drv_data->tx_channel) = | |
992 | CCR_DMOD_FIFO | | |
993 | CCR_SMOD_LINEAR | | |
994 | CCR_SSIZ_32 | CCR_DSIZ_16 | | |
995 | CCR_REN; | |
996 | else | |
997 | /* Read only transfer -> fixed source address for | |
998 | dummy write to achive read */ | |
999 | CCR(drv_data->tx_channel) = | |
1000 | CCR_DMOD_FIFO | | |
1001 | CCR_SMOD_FIFO | | |
1002 | CCR_SSIZ_32 | CCR_DSIZ_16 | | |
1003 | CCR_REN; | |
1004 | ||
1005 | imx_dma_setup_single( | |
1006 | drv_data->tx_channel, | |
1007 | drv_data->tx_dma, | |
1008 | drv_data->len, | |
1009 | drv_data->rd_data_phys + 4, | |
1010 | DMA_MODE_WRITE); | |
1011 | ||
1012 | if (drv_data->rx) { | |
1013 | /* Setup rx DMA for linear destination address */ | |
1014 | CCR(drv_data->rx_channel) = | |
1015 | CCR_DMOD_LINEAR | | |
1016 | CCR_SMOD_FIFO | | |
1017 | CCR_DSIZ_32 | CCR_SSIZ_16 | | |
1018 | CCR_REN; | |
1019 | imx_dma_setup_single( | |
1020 | drv_data->rx_channel, | |
1021 | drv_data->rx_dma, | |
1022 | drv_data->len, | |
1023 | drv_data->rd_data_phys, | |
1024 | DMA_MODE_READ); | |
1025 | imx_dma_enable(drv_data->rx_channel); | |
1026 | ||
1027 | /* Enable SPI interrupt */ | |
1028 | writel(SPI_INTEN_RO, regs + SPI_INT_STATUS); | |
1029 | ||
1030 | /* Set SPI to request DMA service on both | |
1031 | Rx and Tx half fifo watermark */ | |
1032 | writel(SPI_DMA_RHDEN | SPI_DMA_THDEN, regs + SPI_DMA); | |
1033 | } else | |
1034 | /* Write only access -> set SPI to request DMA | |
1035 | service on Tx half fifo watermark */ | |
1036 | writel(SPI_DMA_THDEN, regs + SPI_DMA); | |
1037 | ||
1038 | imx_dma_enable(drv_data->tx_channel); | |
1039 | } else { | |
1040 | dev_dbg(&drv_data->pdev->dev, | |
1041 | "pump pio transfer\n" | |
1042 | " tx = %p\n" | |
1043 | " rx = %p\n" | |
1044 | " len = %d\n", | |
1045 | drv_data->tx, | |
1046 | drv_data->rx, | |
1047 | drv_data->len); | |
1048 | ||
1049 | /* Ensure we have the correct interrupt handler */ | |
1050 | if (drv_data->rx) | |
1051 | drv_data->transfer_handler = interrupt_transfer; | |
1052 | else | |
1053 | drv_data->transfer_handler = interrupt_wronly_transfer; | |
1054 | ||
1055 | /* Enable SPI interrupt */ | |
1056 | if (drv_data->rx) | |
1057 | writel(SPI_INTEN_TH | SPI_INTEN_RO, | |
1058 | regs + SPI_INT_STATUS); | |
1059 | else | |
1060 | writel(SPI_INTEN_TH, regs + SPI_INT_STATUS); | |
1061 | } | |
1062 | } | |
1063 | ||
1064 | static void pump_messages(struct work_struct *work) | |
1065 | { | |
1066 | struct driver_data *drv_data = | |
1067 | container_of(work, struct driver_data, work); | |
1068 | unsigned long flags; | |
1069 | ||
1070 | /* Lock queue and check for queue work */ | |
1071 | spin_lock_irqsave(&drv_data->lock, flags); | |
1072 | if (list_empty(&drv_data->queue) || drv_data->run == QUEUE_STOPPED) { | |
1073 | drv_data->busy = 0; | |
1074 | spin_unlock_irqrestore(&drv_data->lock, flags); | |
1075 | return; | |
1076 | } | |
1077 | ||
1078 | /* Make sure we are not already running a message */ | |
1079 | if (drv_data->cur_msg) { | |
1080 | spin_unlock_irqrestore(&drv_data->lock, flags); | |
1081 | return; | |
1082 | } | |
1083 | ||
1084 | /* Extract head of queue */ | |
1085 | drv_data->cur_msg = list_entry(drv_data->queue.next, | |
1086 | struct spi_message, queue); | |
1087 | list_del_init(&drv_data->cur_msg->queue); | |
1088 | drv_data->busy = 1; | |
1089 | spin_unlock_irqrestore(&drv_data->lock, flags); | |
1090 | ||
1091 | /* Initial message state */ | |
1092 | drv_data->cur_msg->state = START_STATE; | |
1093 | drv_data->cur_transfer = list_entry(drv_data->cur_msg->transfers.next, | |
1094 | struct spi_transfer, | |
1095 | transfer_list); | |
1096 | ||
1097 | /* Setup the SPI using the per chip configuration */ | |
1098 | drv_data->cur_chip = spi_get_ctldata(drv_data->cur_msg->spi); | |
1099 | restore_state(drv_data); | |
1100 | ||
1101 | /* Mark as busy and launch transfers */ | |
1102 | tasklet_schedule(&drv_data->pump_transfers); | |
1103 | } | |
1104 | ||
1105 | static int transfer(struct spi_device *spi, struct spi_message *msg) | |
1106 | { | |
1107 | struct driver_data *drv_data = spi_master_get_devdata(spi->master); | |
1108 | u32 min_speed_hz, max_speed_hz, tmp; | |
1109 | struct spi_transfer *trans; | |
1110 | unsigned long flags; | |
1111 | ||
1112 | msg->actual_length = 0; | |
1113 | ||
1114 | /* Per transfer setup check */ | |
38a41fdf | 1115 | min_speed_hz = spi_speed_hz(drv_data, SPI_CONTROL_DATARATE_MIN); |
69c202af AP |
1116 | max_speed_hz = spi->max_speed_hz; |
1117 | list_for_each_entry(trans, &msg->transfers, transfer_list) { | |
1118 | tmp = trans->bits_per_word; | |
1119 | if (tmp > 16) { | |
1120 | dev_err(&drv_data->pdev->dev, | |
1121 | "message rejected : " | |
1122 | "invalid transfer bits_per_word (%d bits)\n", | |
1123 | tmp); | |
1124 | goto msg_rejected; | |
1125 | } | |
1126 | tmp = trans->speed_hz; | |
1127 | if (tmp) { | |
1128 | if (tmp < min_speed_hz) { | |
1129 | dev_err(&drv_data->pdev->dev, | |
1130 | "message rejected : " | |
1131 | "device min speed (%d Hz) exceeds " | |
1132 | "required transfer speed (%d Hz)\n", | |
1133 | min_speed_hz, | |
1134 | tmp); | |
1135 | goto msg_rejected; | |
1136 | } else if (tmp > max_speed_hz) { | |
1137 | dev_err(&drv_data->pdev->dev, | |
1138 | "message rejected : " | |
1139 | "transfer speed (%d Hz) exceeds " | |
1140 | "device max speed (%d Hz)\n", | |
1141 | tmp, | |
1142 | max_speed_hz); | |
1143 | goto msg_rejected; | |
1144 | } | |
1145 | } | |
1146 | } | |
1147 | ||
1148 | /* Message accepted */ | |
1149 | msg->status = -EINPROGRESS; | |
1150 | msg->state = START_STATE; | |
1151 | ||
1152 | spin_lock_irqsave(&drv_data->lock, flags); | |
1153 | if (drv_data->run == QUEUE_STOPPED) { | |
1154 | spin_unlock_irqrestore(&drv_data->lock, flags); | |
1155 | return -ESHUTDOWN; | |
1156 | } | |
1157 | ||
1158 | list_add_tail(&msg->queue, &drv_data->queue); | |
1159 | if (drv_data->run == QUEUE_RUNNING && !drv_data->busy) | |
1160 | queue_work(drv_data->workqueue, &drv_data->work); | |
1161 | ||
1162 | spin_unlock_irqrestore(&drv_data->lock, flags); | |
1163 | return 0; | |
1164 | ||
1165 | msg_rejected: | |
1166 | /* Message rejected and not queued */ | |
1167 | msg->status = -EINVAL; | |
1168 | msg->state = ERROR_STATE; | |
1169 | if (msg->complete) | |
1170 | msg->complete(msg->context); | |
1171 | return -EINVAL; | |
1172 | } | |
1173 | ||
dccd573b DB |
1174 | /* the spi->mode bits understood by this driver: */ |
1175 | #define MODEBITS (SPI_CPOL | SPI_CPHA | SPI_CS_HIGH) | |
1176 | ||
69c202af AP |
1177 | /* On first setup bad values must free chip_data memory since will cause |
1178 | spi_new_device to fail. Bad value setup from protocol driver are simply not | |
1179 | applied and notified to the calling driver. */ | |
1180 | static int setup(struct spi_device *spi) | |
1181 | { | |
38a41fdf | 1182 | struct driver_data *drv_data = spi_master_get_devdata(spi->master); |
69c202af AP |
1183 | struct spi_imx_chip *chip_info; |
1184 | struct chip_data *chip; | |
1185 | int first_setup = 0; | |
1186 | u32 tmp; | |
1187 | int status = 0; | |
1188 | ||
dccd573b DB |
1189 | if (spi->mode & ~MODEBITS) { |
1190 | dev_dbg(&spi->dev, "setup: unsupported mode bits %x\n", | |
1191 | spi->mode & ~MODEBITS); | |
1192 | return -EINVAL; | |
1193 | } | |
1194 | ||
69c202af AP |
1195 | /* Get controller data */ |
1196 | chip_info = spi->controller_data; | |
1197 | ||
1198 | /* Get controller_state */ | |
1199 | chip = spi_get_ctldata(spi); | |
1200 | if (chip == NULL) { | |
1201 | first_setup = 1; | |
1202 | ||
1203 | chip = kzalloc(sizeof(struct chip_data), GFP_KERNEL); | |
1204 | if (!chip) { | |
1205 | dev_err(&spi->dev, | |
898eb71c | 1206 | "setup - cannot allocate controller state\n"); |
69c202af AP |
1207 | return -ENOMEM; |
1208 | } | |
1209 | chip->control = SPI_DEFAULT_CONTROL; | |
1210 | ||
1211 | if (chip_info == NULL) { | |
1212 | /* spi_board_info.controller_data not is supplied */ | |
1213 | chip_info = kzalloc(sizeof(struct spi_imx_chip), | |
1214 | GFP_KERNEL); | |
1215 | if (!chip_info) { | |
1216 | dev_err(&spi->dev, | |
1217 | "setup - " | |
898eb71c | 1218 | "cannot allocate controller data\n"); |
69c202af AP |
1219 | status = -ENOMEM; |
1220 | goto err_first_setup; | |
1221 | } | |
1222 | /* Set controller data default value */ | |
1223 | chip_info->enable_loopback = | |
1224 | SPI_DEFAULT_ENABLE_LOOPBACK; | |
1225 | chip_info->enable_dma = SPI_DEFAULT_ENABLE_DMA; | |
1226 | chip_info->ins_ss_pulse = 1; | |
1227 | chip_info->bclk_wait = SPI_DEFAULT_PERIOD_WAIT; | |
1228 | chip_info->cs_control = null_cs_control; | |
1229 | } | |
1230 | } | |
1231 | ||
1232 | /* Now set controller state based on controller data */ | |
1233 | ||
1234 | if (first_setup) { | |
1235 | /* SPI loopback */ | |
1236 | if (chip_info->enable_loopback) | |
1237 | chip->test = SPI_TEST_LBC; | |
1238 | else | |
1239 | chip->test = 0; | |
1240 | ||
1241 | /* SPI dma driven */ | |
1242 | chip->enable_dma = chip_info->enable_dma; | |
1243 | ||
1244 | /* SPI /SS pulse between spi burst */ | |
1245 | if (chip_info->ins_ss_pulse) | |
1246 | u32_EDIT(chip->control, | |
1247 | SPI_CONTROL_SSCTL, SPI_CONTROL_SSCTL_1); | |
1248 | else | |
1249 | u32_EDIT(chip->control, | |
1250 | SPI_CONTROL_SSCTL, SPI_CONTROL_SSCTL_0); | |
1251 | ||
1252 | /* SPI bclk waits between each bits_per_word spi burst */ | |
1253 | if (chip_info->bclk_wait > SPI_PERIOD_MAX_WAIT) { | |
1254 | dev_err(&spi->dev, | |
1255 | "setup - " | |
1256 | "bclk_wait exceeds max allowed (%d)\n", | |
1257 | SPI_PERIOD_MAX_WAIT); | |
1258 | goto err_first_setup; | |
1259 | } | |
1260 | chip->period = SPI_PERIOD_CSRC_BCLK | | |
1261 | (chip_info->bclk_wait & SPI_PERIOD_WAIT); | |
1262 | } | |
1263 | ||
1264 | /* SPI mode */ | |
1265 | tmp = spi->mode; | |
69c202af AP |
1266 | if (tmp & SPI_CS_HIGH) { |
1267 | u32_EDIT(chip->control, | |
1268 | SPI_CONTROL_SSPOL, SPI_CONTROL_SSPOL_ACT_HIGH); | |
1269 | } | |
1270 | switch (tmp & SPI_MODE_3) { | |
1271 | case SPI_MODE_0: | |
1272 | tmp = 0; | |
1273 | break; | |
1274 | case SPI_MODE_1: | |
1275 | tmp = SPI_CONTROL_PHA_1; | |
1276 | break; | |
1277 | case SPI_MODE_2: | |
1278 | tmp = SPI_CONTROL_POL_ACT_LOW; | |
1279 | break; | |
1280 | default: | |
1281 | /* SPI_MODE_3 */ | |
1282 | tmp = SPI_CONTROL_PHA_1 | SPI_CONTROL_POL_ACT_LOW; | |
1283 | break; | |
1284 | } | |
1285 | u32_EDIT(chip->control, SPI_CONTROL_POL | SPI_CONTROL_PHA, tmp); | |
1286 | ||
1287 | /* SPI word width */ | |
1288 | tmp = spi->bits_per_word; | |
1289 | if (tmp == 0) { | |
1290 | tmp = 8; | |
1291 | spi->bits_per_word = 8; | |
1292 | } else if (tmp > 16) { | |
1293 | status = -EINVAL; | |
1294 | dev_err(&spi->dev, | |
1295 | "setup - " | |
1296 | "invalid bits_per_word (%d)\n", | |
1297 | tmp); | |
1298 | if (first_setup) | |
1299 | goto err_first_setup; | |
1300 | else { | |
1301 | /* Undo setup using chip as backup copy */ | |
1302 | tmp = chip->bits_per_word; | |
1303 | spi->bits_per_word = tmp; | |
1304 | } | |
1305 | } | |
1306 | chip->bits_per_word = tmp; | |
1307 | u32_EDIT(chip->control, SPI_CONTROL_BITCOUNT_MASK, tmp - 1); | |
1308 | chip->n_bytes = (tmp <= 8) ? 1 : 2; | |
1309 | ||
1310 | /* SPI datarate */ | |
38a41fdf | 1311 | tmp = spi_data_rate(drv_data, spi->max_speed_hz); |
69c202af AP |
1312 | if (tmp == SPI_CONTROL_DATARATE_BAD) { |
1313 | status = -EINVAL; | |
1314 | dev_err(&spi->dev, | |
1315 | "setup - " | |
1316 | "HW min speed (%d Hz) exceeds required " | |
1317 | "max speed (%d Hz)\n", | |
38a41fdf | 1318 | spi_speed_hz(drv_data, SPI_CONTROL_DATARATE_MIN), |
69c202af AP |
1319 | spi->max_speed_hz); |
1320 | if (first_setup) | |
1321 | goto err_first_setup; | |
1322 | else | |
1323 | /* Undo setup using chip as backup copy */ | |
1324 | spi->max_speed_hz = chip->max_speed_hz; | |
1325 | } else { | |
1326 | u32_EDIT(chip->control, SPI_CONTROL_DATARATE, tmp); | |
1327 | /* Actual rounded max_speed_hz */ | |
38a41fdf | 1328 | tmp = spi_speed_hz(drv_data, tmp); |
69c202af AP |
1329 | spi->max_speed_hz = tmp; |
1330 | chip->max_speed_hz = tmp; | |
1331 | } | |
1332 | ||
1333 | /* SPI chip-select management */ | |
1334 | if (chip_info->cs_control) | |
1335 | chip->cs_control = chip_info->cs_control; | |
1336 | else | |
1337 | chip->cs_control = null_cs_control; | |
1338 | ||
1339 | /* Save controller_state */ | |
1340 | spi_set_ctldata(spi, chip); | |
1341 | ||
1342 | /* Summary */ | |
1343 | dev_dbg(&spi->dev, | |
1344 | "setup succeded\n" | |
1345 | " loopback enable = %s\n" | |
1346 | " dma enable = %s\n" | |
1347 | " insert /ss pulse = %s\n" | |
1348 | " period wait = %d\n" | |
1349 | " mode = %d\n" | |
1350 | " bits per word = %d\n" | |
1351 | " min speed = %d Hz\n" | |
1352 | " rounded max speed = %d Hz\n", | |
1353 | chip->test & SPI_TEST_LBC ? "Yes" : "No", | |
1354 | chip->enable_dma ? "Yes" : "No", | |
1355 | chip->control & SPI_CONTROL_SSCTL ? "Yes" : "No", | |
1356 | chip->period & SPI_PERIOD_WAIT, | |
1357 | spi->mode, | |
1358 | spi->bits_per_word, | |
38a41fdf | 1359 | spi_speed_hz(drv_data, SPI_CONTROL_DATARATE_MIN), |
69c202af | 1360 | spi->max_speed_hz); |
ac140a8f | 1361 | return status; |
69c202af AP |
1362 | |
1363 | err_first_setup: | |
1364 | kfree(chip); | |
1365 | return status; | |
1366 | } | |
1367 | ||
bb2d1c36 | 1368 | static void cleanup(struct spi_device *spi) |
69c202af | 1369 | { |
bb2d1c36 | 1370 | kfree(spi_get_ctldata(spi)); |
69c202af AP |
1371 | } |
1372 | ||
d1e44d9c | 1373 | static int __init init_queue(struct driver_data *drv_data) |
69c202af AP |
1374 | { |
1375 | INIT_LIST_HEAD(&drv_data->queue); | |
1376 | spin_lock_init(&drv_data->lock); | |
1377 | ||
1378 | drv_data->run = QUEUE_STOPPED; | |
1379 | drv_data->busy = 0; | |
1380 | ||
1381 | tasklet_init(&drv_data->pump_transfers, | |
1382 | pump_transfers, (unsigned long)drv_data); | |
1383 | ||
1384 | INIT_WORK(&drv_data->work, pump_messages); | |
1385 | drv_data->workqueue = create_singlethread_workqueue( | |
49dce689 | 1386 | drv_data->master->dev.parent->bus_id); |
69c202af AP |
1387 | if (drv_data->workqueue == NULL) |
1388 | return -EBUSY; | |
1389 | ||
1390 | return 0; | |
1391 | } | |
1392 | ||
1393 | static int start_queue(struct driver_data *drv_data) | |
1394 | { | |
1395 | unsigned long flags; | |
1396 | ||
1397 | spin_lock_irqsave(&drv_data->lock, flags); | |
1398 | ||
1399 | if (drv_data->run == QUEUE_RUNNING || drv_data->busy) { | |
1400 | spin_unlock_irqrestore(&drv_data->lock, flags); | |
1401 | return -EBUSY; | |
1402 | } | |
1403 | ||
1404 | drv_data->run = QUEUE_RUNNING; | |
1405 | drv_data->cur_msg = NULL; | |
1406 | drv_data->cur_transfer = NULL; | |
1407 | drv_data->cur_chip = NULL; | |
1408 | spin_unlock_irqrestore(&drv_data->lock, flags); | |
1409 | ||
1410 | queue_work(drv_data->workqueue, &drv_data->work); | |
1411 | ||
1412 | return 0; | |
1413 | } | |
1414 | ||
1415 | static int stop_queue(struct driver_data *drv_data) | |
1416 | { | |
1417 | unsigned long flags; | |
1418 | unsigned limit = 500; | |
1419 | int status = 0; | |
1420 | ||
1421 | spin_lock_irqsave(&drv_data->lock, flags); | |
1422 | ||
1423 | /* This is a bit lame, but is optimized for the common execution path. | |
1424 | * A wait_queue on the drv_data->busy could be used, but then the common | |
1425 | * execution path (pump_messages) would be required to call wake_up or | |
1426 | * friends on every SPI message. Do this instead */ | |
1427 | drv_data->run = QUEUE_STOPPED; | |
1428 | while (!list_empty(&drv_data->queue) && drv_data->busy && limit--) { | |
1429 | spin_unlock_irqrestore(&drv_data->lock, flags); | |
1430 | msleep(10); | |
1431 | spin_lock_irqsave(&drv_data->lock, flags); | |
1432 | } | |
1433 | ||
1434 | if (!list_empty(&drv_data->queue) || drv_data->busy) | |
1435 | status = -EBUSY; | |
1436 | ||
1437 | spin_unlock_irqrestore(&drv_data->lock, flags); | |
1438 | ||
1439 | return status; | |
1440 | } | |
1441 | ||
1442 | static int destroy_queue(struct driver_data *drv_data) | |
1443 | { | |
1444 | int status; | |
1445 | ||
1446 | status = stop_queue(drv_data); | |
1447 | if (status != 0) | |
1448 | return status; | |
1449 | ||
1450 | if (drv_data->workqueue) | |
1451 | destroy_workqueue(drv_data->workqueue); | |
1452 | ||
1453 | return 0; | |
1454 | } | |
1455 | ||
d1e44d9c | 1456 | static int __init spi_imx_probe(struct platform_device *pdev) |
69c202af AP |
1457 | { |
1458 | struct device *dev = &pdev->dev; | |
1459 | struct spi_imx_master *platform_info; | |
1460 | struct spi_master *master; | |
1461 | struct driver_data *drv_data = NULL; | |
1462 | struct resource *res; | |
1463 | int irq, status = 0; | |
1464 | ||
1465 | platform_info = dev->platform_data; | |
1466 | if (platform_info == NULL) { | |
1467 | dev_err(&pdev->dev, "probe - no platform data supplied\n"); | |
1468 | status = -ENODEV; | |
1469 | goto err_no_pdata; | |
1470 | } | |
1471 | ||
38a41fdf SH |
1472 | drv_data->clk = clk_get(&pdev->dev, "perclk2"); |
1473 | if (IS_ERR(drv_data->clk)) { | |
1474 | dev_err(&pdev->dev, "probe - cannot get get\n"); | |
1475 | status = PTR_ERR(drv_data->clk); | |
1476 | goto err_no_clk; | |
1477 | } | |
1478 | clk_enable(drv_data->clk); | |
1479 | ||
69c202af AP |
1480 | /* Allocate master with space for drv_data */ |
1481 | master = spi_alloc_master(dev, sizeof(struct driver_data)); | |
1482 | if (!master) { | |
1483 | dev_err(&pdev->dev, "probe - cannot alloc spi_master\n"); | |
1484 | status = -ENOMEM; | |
1485 | goto err_no_mem; | |
1486 | } | |
1487 | drv_data = spi_master_get_devdata(master); | |
1488 | drv_data->master = master; | |
1489 | drv_data->master_info = platform_info; | |
1490 | drv_data->pdev = pdev; | |
1491 | ||
1492 | master->bus_num = pdev->id; | |
1493 | master->num_chipselect = platform_info->num_chipselect; | |
1494 | master->cleanup = cleanup; | |
1495 | master->setup = setup; | |
1496 | master->transfer = transfer; | |
1497 | ||
1498 | drv_data->dummy_dma_buf = SPI_DUMMY_u32; | |
1499 | ||
1500 | /* Find and map resources */ | |
1501 | res = platform_get_resource(pdev, IORESOURCE_MEM, 0); | |
1502 | if (!res) { | |
1503 | dev_err(&pdev->dev, "probe - MEM resources not defined\n"); | |
1504 | status = -ENODEV; | |
1505 | goto err_no_iores; | |
1506 | } | |
1507 | drv_data->ioarea = request_mem_region(res->start, | |
1508 | res->end - res->start + 1, | |
1509 | pdev->name); | |
1510 | if (drv_data->ioarea == NULL) { | |
1511 | dev_err(&pdev->dev, "probe - cannot reserve region\n"); | |
1512 | status = -ENXIO; | |
1513 | goto err_no_iores; | |
1514 | } | |
1515 | drv_data->regs = ioremap(res->start, res->end - res->start + 1); | |
1516 | if (drv_data->regs == NULL) { | |
1517 | dev_err(&pdev->dev, "probe - cannot map IO\n"); | |
1518 | status = -ENXIO; | |
1519 | goto err_no_iomap; | |
1520 | } | |
1521 | drv_data->rd_data_phys = (dma_addr_t)res->start; | |
1522 | ||
1523 | /* Attach to IRQ */ | |
1524 | irq = platform_get_irq(pdev, 0); | |
1525 | if (irq < 0) { | |
1526 | dev_err(&pdev->dev, "probe - IRQ resource not defined\n"); | |
1527 | status = -ENODEV; | |
1528 | goto err_no_irqres; | |
1529 | } | |
1530 | status = request_irq(irq, spi_int, IRQF_DISABLED, dev->bus_id, drv_data); | |
1531 | if (status < 0) { | |
1532 | dev_err(&pdev->dev, "probe - cannot get IRQ (%d)\n", status); | |
1533 | goto err_no_irqres; | |
1534 | } | |
1535 | ||
1536 | /* Setup DMA if requested */ | |
1537 | drv_data->tx_channel = -1; | |
1538 | drv_data->rx_channel = -1; | |
1539 | if (platform_info->enable_dma) { | |
1540 | /* Get rx DMA channel */ | |
f7def13e PZ |
1541 | drv_data->rx_channel = imx_dma_request_by_prio("spi_imx_rx", |
1542 | DMA_PRIO_HIGH); | |
1543 | if (drv_data->rx_channel < 0) { | |
69c202af AP |
1544 | dev_err(dev, |
1545 | "probe - problem (%d) requesting rx channel\n", | |
f7def13e | 1546 | drv_data->rx_channel); |
69c202af AP |
1547 | goto err_no_rxdma; |
1548 | } else | |
1549 | imx_dma_setup_handlers(drv_data->rx_channel, NULL, | |
1550 | dma_err_handler, drv_data); | |
1551 | ||
1552 | /* Get tx DMA channel */ | |
f7def13e PZ |
1553 | drv_data->tx_channel = imx_dma_request_by_prio("spi_imx_tx", |
1554 | DMA_PRIO_MEDIUM); | |
1555 | if (drv_data->tx_channel < 0) { | |
69c202af AP |
1556 | dev_err(dev, |
1557 | "probe - problem (%d) requesting tx channel\n", | |
f7def13e | 1558 | drv_data->tx_channel); |
69c202af AP |
1559 | imx_dma_free(drv_data->rx_channel); |
1560 | goto err_no_txdma; | |
1561 | } else | |
1562 | imx_dma_setup_handlers(drv_data->tx_channel, | |
1563 | dma_tx_handler, dma_err_handler, | |
1564 | drv_data); | |
1565 | ||
1566 | /* Set request source and burst length for allocated channels */ | |
1567 | switch (drv_data->pdev->id) { | |
1568 | case 1: | |
1569 | /* Using SPI1 */ | |
1570 | RSSR(drv_data->rx_channel) = DMA_REQ_SPI1_R; | |
1571 | RSSR(drv_data->tx_channel) = DMA_REQ_SPI1_T; | |
1572 | break; | |
1573 | case 2: | |
1574 | /* Using SPI2 */ | |
1575 | RSSR(drv_data->rx_channel) = DMA_REQ_SPI2_R; | |
1576 | RSSR(drv_data->tx_channel) = DMA_REQ_SPI2_T; | |
1577 | break; | |
1578 | default: | |
1579 | dev_err(dev, "probe - bad SPI Id\n"); | |
1580 | imx_dma_free(drv_data->rx_channel); | |
1581 | imx_dma_free(drv_data->tx_channel); | |
1582 | status = -ENODEV; | |
1583 | goto err_no_devid; | |
1584 | } | |
1585 | BLR(drv_data->rx_channel) = SPI_DMA_BLR; | |
1586 | BLR(drv_data->tx_channel) = SPI_DMA_BLR; | |
1587 | } | |
1588 | ||
1589 | /* Load default SPI configuration */ | |
1590 | writel(SPI_RESET_START, drv_data->regs + SPI_RESET); | |
1591 | writel(0, drv_data->regs + SPI_RESET); | |
1592 | writel(SPI_DEFAULT_CONTROL, drv_data->regs + SPI_CONTROL); | |
1593 | ||
1594 | /* Initial and start queue */ | |
1595 | status = init_queue(drv_data); | |
1596 | if (status != 0) { | |
1597 | dev_err(&pdev->dev, "probe - problem initializing queue\n"); | |
1598 | goto err_init_queue; | |
1599 | } | |
1600 | status = start_queue(drv_data); | |
1601 | if (status != 0) { | |
1602 | dev_err(&pdev->dev, "probe - problem starting queue\n"); | |
1603 | goto err_start_queue; | |
1604 | } | |
1605 | ||
1606 | /* Register with the SPI framework */ | |
1607 | platform_set_drvdata(pdev, drv_data); | |
1608 | status = spi_register_master(master); | |
1609 | if (status != 0) { | |
1610 | dev_err(&pdev->dev, "probe - problem registering spi master\n"); | |
1611 | goto err_spi_register; | |
1612 | } | |
1613 | ||
1614 | dev_dbg(dev, "probe succeded\n"); | |
1615 | return 0; | |
1616 | ||
1617 | err_init_queue: | |
1618 | err_start_queue: | |
1619 | err_spi_register: | |
1620 | destroy_queue(drv_data); | |
1621 | ||
1622 | err_no_rxdma: | |
1623 | err_no_txdma: | |
1624 | err_no_devid: | |
1625 | free_irq(irq, drv_data); | |
1626 | ||
1627 | err_no_irqres: | |
1628 | iounmap(drv_data->regs); | |
1629 | ||
1630 | err_no_iomap: | |
1631 | release_resource(drv_data->ioarea); | |
1632 | kfree(drv_data->ioarea); | |
1633 | ||
1634 | err_no_iores: | |
1635 | spi_master_put(master); | |
1636 | ||
1637 | err_no_pdata: | |
38a41fdf SH |
1638 | clk_disable(drv_data->clk); |
1639 | clk_put(drv_data->clk); | |
1640 | err_no_clk: | |
69c202af AP |
1641 | err_no_mem: |
1642 | return status; | |
1643 | } | |
1644 | ||
d1e44d9c | 1645 | static int __exit spi_imx_remove(struct platform_device *pdev) |
69c202af AP |
1646 | { |
1647 | struct driver_data *drv_data = platform_get_drvdata(pdev); | |
1648 | int irq; | |
1649 | int status = 0; | |
1650 | ||
1651 | if (!drv_data) | |
1652 | return 0; | |
1653 | ||
1654 | tasklet_kill(&drv_data->pump_transfers); | |
1655 | ||
1656 | /* Remove the queue */ | |
1657 | status = destroy_queue(drv_data); | |
1658 | if (status != 0) { | |
1659 | dev_err(&pdev->dev, "queue remove failed (%d)\n", status); | |
1660 | return status; | |
1661 | } | |
1662 | ||
1663 | /* Reset SPI */ | |
1664 | writel(SPI_RESET_START, drv_data->regs + SPI_RESET); | |
1665 | writel(0, drv_data->regs + SPI_RESET); | |
1666 | ||
1667 | /* Release DMA */ | |
1668 | if (drv_data->master_info->enable_dma) { | |
1669 | RSSR(drv_data->rx_channel) = 0; | |
1670 | RSSR(drv_data->tx_channel) = 0; | |
1671 | imx_dma_free(drv_data->tx_channel); | |
1672 | imx_dma_free(drv_data->rx_channel); | |
1673 | } | |
1674 | ||
1675 | /* Release IRQ */ | |
1676 | irq = platform_get_irq(pdev, 0); | |
1677 | if (irq >= 0) | |
1678 | free_irq(irq, drv_data); | |
1679 | ||
38a41fdf SH |
1680 | clk_disable(drv_data->clk); |
1681 | clk_put(drv_data->clk); | |
1682 | ||
69c202af AP |
1683 | /* Release map resources */ |
1684 | iounmap(drv_data->regs); | |
1685 | release_resource(drv_data->ioarea); | |
1686 | kfree(drv_data->ioarea); | |
1687 | ||
1688 | /* Disconnect from the SPI framework */ | |
1689 | spi_unregister_master(drv_data->master); | |
1690 | spi_master_put(drv_data->master); | |
1691 | ||
1692 | /* Prevent double remove */ | |
1693 | platform_set_drvdata(pdev, NULL); | |
1694 | ||
1695 | dev_dbg(&pdev->dev, "remove succeded\n"); | |
1696 | ||
1697 | return 0; | |
1698 | } | |
1699 | ||
1700 | static void spi_imx_shutdown(struct platform_device *pdev) | |
1701 | { | |
1702 | struct driver_data *drv_data = platform_get_drvdata(pdev); | |
1703 | ||
1704 | /* Reset SPI */ | |
1705 | writel(SPI_RESET_START, drv_data->regs + SPI_RESET); | |
1706 | writel(0, drv_data->regs + SPI_RESET); | |
1707 | ||
1708 | dev_dbg(&pdev->dev, "shutdown succeded\n"); | |
1709 | } | |
1710 | ||
1711 | #ifdef CONFIG_PM | |
69c202af AP |
1712 | |
1713 | static int spi_imx_suspend(struct platform_device *pdev, pm_message_t state) | |
1714 | { | |
1715 | struct driver_data *drv_data = platform_get_drvdata(pdev); | |
1716 | int status = 0; | |
1717 | ||
1718 | status = stop_queue(drv_data); | |
1719 | if (status != 0) { | |
1720 | dev_warn(&pdev->dev, "suspend cannot stop queue\n"); | |
1721 | return status; | |
1722 | } | |
1723 | ||
1724 | dev_dbg(&pdev->dev, "suspended\n"); | |
1725 | ||
1726 | return 0; | |
1727 | } | |
1728 | ||
1729 | static int spi_imx_resume(struct platform_device *pdev) | |
1730 | { | |
1731 | struct driver_data *drv_data = platform_get_drvdata(pdev); | |
1732 | int status = 0; | |
1733 | ||
1734 | /* Start the queue running */ | |
1735 | status = start_queue(drv_data); | |
1736 | if (status != 0) | |
1737 | dev_err(&pdev->dev, "problem starting queue (%d)\n", status); | |
1738 | else | |
1739 | dev_dbg(&pdev->dev, "resumed\n"); | |
1740 | ||
1741 | return status; | |
1742 | } | |
1743 | #else | |
1744 | #define spi_imx_suspend NULL | |
1745 | #define spi_imx_resume NULL | |
1746 | #endif /* CONFIG_PM */ | |
1747 | ||
7e38c3c4 KS |
1748 | /* work with hotplug and coldplug */ |
1749 | MODULE_ALIAS("platform:spi_imx"); | |
1750 | ||
69c202af AP |
1751 | static struct platform_driver driver = { |
1752 | .driver = { | |
fc3ba952 | 1753 | .name = "spi_imx", |
69c202af AP |
1754 | .owner = THIS_MODULE, |
1755 | }, | |
d1e44d9c | 1756 | .remove = __exit_p(spi_imx_remove), |
69c202af AP |
1757 | .shutdown = spi_imx_shutdown, |
1758 | .suspend = spi_imx_suspend, | |
1759 | .resume = spi_imx_resume, | |
1760 | }; | |
1761 | ||
1762 | static int __init spi_imx_init(void) | |
1763 | { | |
d1e44d9c | 1764 | return platform_driver_probe(&driver, spi_imx_probe); |
69c202af AP |
1765 | } |
1766 | module_init(spi_imx_init); | |
1767 | ||
1768 | static void __exit spi_imx_exit(void) | |
1769 | { | |
1770 | platform_driver_unregister(&driver); | |
1771 | } | |
1772 | module_exit(spi_imx_exit); | |
1773 | ||
1774 | MODULE_AUTHOR("Andrea Paterniani, <a.paterniani@swapp-eng.it>"); | |
8805f238 | 1775 | MODULE_DESCRIPTION("iMX SPI Controller Driver"); |
69c202af | 1776 | MODULE_LICENSE("GPL"); |