Commit | Line | Data |
---|---|---|
635d2b00 GKH |
1 | #ifndef CSR_PRIM_DEFS_H__ |
2 | #define CSR_PRIM_DEFS_H__ | |
3 | /***************************************************************************** | |
4 | ||
5 | (c) Cambridge Silicon Radio Limited 2010 | |
6 | All rights reserved and confidential information of CSR | |
7 | ||
8 | Refer to LICENSE.txt included with this source for details | |
9 | on the license terms. | |
10 | ||
11 | *****************************************************************************/ | |
635d2b00 GKH |
12 | |
13 | /************************************************************************************ | |
14 | * Segmentation of primitives in upstream and downstream segment | |
15 | ************************************************************************************/ | |
8c87f69a | 16 | typedef u16 CsrPrim; |
635d2b00 GKH |
17 | #define CSR_PRIM_UPSTREAM ((CsrPrim) (0x8000)) |
18 | ||
19 | /************************************************************************************ | |
20 | * Primitive definitions for Synergy framework | |
21 | ************************************************************************************/ | |
8c87f69a | 22 | #define CSR_SYNERGY_EVENT_CLASS_BASE ((u16) (0x0600)) |
635d2b00 | 23 | |
8c87f69a GKH |
24 | #define CSR_HCI_PRIM ((u16) (0x0000 | CSR_SYNERGY_EVENT_CLASS_BASE)) |
25 | #define CSR_BCCMD_PRIM ((u16) (0x0001 | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
26 | #define CSR_HQ_PRIM ((u16) (0x0002 | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
27 | #define CSR_VM_PRIM ((u16) (0x0003 | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
28 | #define CSR_TM_BLUECORE_PRIM ((u16) (0x0004 | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
29 | #define CSR_FP_PRIM ((u16) (0x0005 | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
30 | #define CSR_IP_SOCKET_PRIM ((u16) (0x0006 | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
31 | #define CSR_IP_ETHER_PRIM ((u16) (0x0007 | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
32 | #define CSR_IP_IFCONFIG_PRIM ((u16) (0x0008 | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
33 | #define CSR_IP_INTERNAL_PRIM ((u16) (0x0009 | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
34 | #define CSR_FSAL_PRIM ((u16) (0x000A | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
35 | #define CSR_DATA_STORE_PRIM ((u16) (0x000B | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
36 | #define CSR_AM_PRIM ((u16) (0x000C | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
37 | #define CSR_TLS_PRIM ((u16) (0x000D | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
38 | #define CSR_DHCP_SERVER_PRIM ((u16) (0x000E | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
39 | #define CSR_TFTP_PRIM ((u16) (0x000F | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
40 | #define CSR_DSPM_PRIM ((u16) (0x0010 | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
41 | #define CSR_TLS_INTERNAL_PRIM ((u16) (0x0011 | CSR_SYNERGY_EVENT_CLASS_BASE)) | |
635d2b00 GKH |
42 | |
43 | #define NUMBER_OF_CSR_FW_EVENTS (CSR_DSPM_PRIM - CSR_SYNERGY_EVENT_CLASS_BASE + 1) | |
44 | ||
8c87f69a | 45 | #define CSR_SYNERGY_EVENT_CLASS_MISC_BASE ((u16) (0x06A0)) |
635d2b00 | 46 | |
8c87f69a GKH |
47 | #define CSR_UI_PRIM ((u16) (0x0000 | CSR_SYNERGY_EVENT_CLASS_MISC_BASE)) |
48 | #define CSR_APP_PRIM ((u16) (0x0001 | CSR_SYNERGY_EVENT_CLASS_MISC_BASE)) | |
49 | #define CSR_SDIO_PROBE_PRIM ((u16) (0x0002 | CSR_SYNERGY_EVENT_CLASS_MISC_BASE)) | |
635d2b00 GKH |
50 | |
51 | #define NUMBER_OF_CSR_FW_MISC_EVENTS (CSR_SDIO_PROBE_PRIM - CSR_SYNERGY_EVENT_CLASS_MISC_BASE + 1) | |
52 | ||
8c87f69a | 53 | #define CSR_ENV_PRIM ((u16) (0x00FF | CSR_SYNERGY_EVENT_CLASS_MISC_BASE)) |
635d2b00 | 54 | |
635d2b00 | 55 | #endif /* CSR_PRIM_DEFS_H__ */ |