Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Copyright (c) 2001-2002 by David Brownell | |
53bd6a60 | 3 | * |
1da177e4 LT |
4 | * This program is free software; you can redistribute it and/or modify it |
5 | * under the terms of the GNU General Public License as published by the | |
6 | * Free Software Foundation; either version 2 of the License, or (at your | |
7 | * option) any later version. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, but | |
10 | * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY | |
11 | * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 | * for more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License | |
15 | * along with this program; if not, write to the Free Software Foundation, | |
16 | * Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
17 | */ | |
18 | ||
19 | #ifndef __LINUX_EHCI_HCD_H | |
20 | #define __LINUX_EHCI_HCD_H | |
21 | ||
22 | /* definitions used for the EHCI driver */ | |
23 | ||
6dbd682b SR |
24 | /* |
25 | * __hc32 and __hc16 are "Host Controller" types, they may be equivalent to | |
26 | * __leXX (normally) or __beXX (given EHCI_BIG_ENDIAN_DESC), depending on | |
27 | * the host controller implementation. | |
28 | * | |
29 | * To facilitate the strongest possible byte-order checking from "sparse" | |
30 | * and so on, we use __leXX unless that's not practical. | |
31 | */ | |
32 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_DESC | |
33 | typedef __u32 __bitwise __hc32; | |
34 | typedef __u16 __bitwise __hc16; | |
35 | #else | |
36 | #define __hc32 __le32 | |
37 | #define __hc16 __le16 | |
38 | #endif | |
39 | ||
411c9403 | 40 | /* statistics can be kept for tuning/monitoring */ |
1c20163d | 41 | #ifdef CONFIG_DYNAMIC_DEBUG |
9ec6e9d3 RQ |
42 | #define EHCI_STATS |
43 | #endif | |
44 | ||
1da177e4 LT |
45 | struct ehci_stats { |
46 | /* irq usage */ | |
47 | unsigned long normal; | |
48 | unsigned long error; | |
99ac5b1e | 49 | unsigned long iaa; |
1da177e4 LT |
50 | unsigned long lost_iaa; |
51 | ||
52 | /* termination of urbs from core */ | |
53 | unsigned long complete; | |
54 | unsigned long unlink; | |
55 | }; | |
56 | ||
ffa0248e AS |
57 | /* |
58 | * Scheduling and budgeting information for periodic transfers, for both | |
59 | * high-speed devices and full/low-speed devices lying behind a TT. | |
60 | */ | |
61 | struct ehci_per_sched { | |
62 | struct usb_device *udev; /* access to the TT */ | |
63 | struct usb_host_endpoint *ep; | |
b35c5009 | 64 | struct list_head ps_list; /* node on ehci_tt's ps_list */ |
ffa0248e | 65 | u16 tt_usecs; /* time on the FS/LS bus */ |
d0ce5c6b | 66 | u16 cs_mask; /* C-mask and S-mask bytes */ |
ffa0248e AS |
67 | u16 period; /* actual period in frames */ |
68 | u16 phase; /* actual phase, frame part */ | |
d0ce5c6b AS |
69 | u8 bw_phase; /* same, for bandwidth |
70 | reservation */ | |
ffa0248e AS |
71 | u8 phase_uf; /* uframe part of the phase */ |
72 | u8 usecs, c_usecs; /* times on the HS bus */ | |
d0ce5c6b AS |
73 | u8 bw_uperiod; /* period in microframes, for |
74 | bandwidth reservation */ | |
75 | u8 bw_period; /* same, in frames */ | |
ffa0248e | 76 | }; |
91a99b5e AS |
77 | #define NO_FRAME 29999 /* frame not assigned yet */ |
78 | ||
1da177e4 | 79 | /* ehci_hcd->lock guards shared data against other CPUs: |
99ac5b1e | 80 | * ehci_hcd: async, unlink, periodic (and shadow), ... |
1da177e4 LT |
81 | * usb_host_endpoint: hcpriv |
82 | * ehci_qh: qh_next, qtd_list | |
83 | * ehci_qtd: qtd_list | |
84 | * | |
85 | * Also, hold this lock when talking to HC registers or | |
86 | * when updating hw_* fields in shared qh/qtd/... structures. | |
87 | */ | |
88 | ||
89 | #define EHCI_MAX_ROOT_PORTS 15 /* see HCS_N_PORTS */ | |
90 | ||
c0c53dbc AS |
91 | /* |
92 | * ehci_rh_state values of EHCI_RH_RUNNING or above mean that the | |
93 | * controller may be doing DMA. Lower values mean there's no DMA. | |
94 | */ | |
e8799906 AS |
95 | enum ehci_rh_state { |
96 | EHCI_RH_HALTED, | |
97 | EHCI_RH_SUSPENDED, | |
c0c53dbc AS |
98 | EHCI_RH_RUNNING, |
99 | EHCI_RH_STOPPING | |
e8799906 AS |
100 | }; |
101 | ||
d58b4bcc AS |
102 | /* |
103 | * Timer events, ordered by increasing delay length. | |
104 | * Always update event_delays_ns[] and event_handlers[] (defined in | |
105 | * ehci-timer.c) in parallel with this list. | |
106 | */ | |
107 | enum ehci_hrtimer_event { | |
31446610 | 108 | EHCI_HRTIMER_POLL_ASS, /* Poll for async schedule off */ |
3ca9aeba | 109 | EHCI_HRTIMER_POLL_PSS, /* Poll for periodic schedule off */ |
bf6387bc | 110 | EHCI_HRTIMER_POLL_DEAD, /* Wait for dead controller to stop */ |
df202255 | 111 | EHCI_HRTIMER_UNLINK_INTR, /* Wait for interrupt QH unlink */ |
55934eb3 | 112 | EHCI_HRTIMER_FREE_ITDS, /* Wait for unused iTDs and siTDs */ |
87d61912 | 113 | EHCI_HRTIMER_ACTIVE_UNLINK, /* Wait while unlinking an active QH */ |
9118f9eb | 114 | EHCI_HRTIMER_START_UNLINK_INTR, /* Unlink empty interrupt QHs */ |
32830f20 | 115 | EHCI_HRTIMER_ASYNC_UNLINKS, /* Unlink empty async QHs */ |
9d938747 | 116 | EHCI_HRTIMER_IAA_WATCHDOG, /* Handle lost IAA interrupts */ |
3ca9aeba | 117 | EHCI_HRTIMER_DISABLE_PERIODIC, /* Wait to disable periodic sched */ |
31446610 | 118 | EHCI_HRTIMER_DISABLE_ASYNC, /* Wait to disable async sched */ |
18aafe64 | 119 | EHCI_HRTIMER_IO_WATCHDOG, /* Check for missing IRQs */ |
d58b4bcc AS |
120 | EHCI_HRTIMER_NUM_EVENTS /* Must come last */ |
121 | }; | |
122 | #define EHCI_HRTIMER_NO_EVENT 99 | |
123 | ||
1da177e4 | 124 | struct ehci_hcd { /* one per controller */ |
d58b4bcc AS |
125 | /* timing support */ |
126 | enum ehci_hrtimer_event next_hrtimer_event; | |
127 | unsigned enabled_hrtimer_events; | |
128 | ktime_t hr_timeouts[EHCI_HRTIMER_NUM_EVENTS]; | |
129 | struct hrtimer hrtimer; | |
130 | ||
3ca9aeba | 131 | int PSS_poll_count; |
31446610 | 132 | int ASS_poll_count; |
bf6387bc | 133 | int died_poll_count; |
3ca9aeba | 134 | |
56c1e26d DB |
135 | /* glue to PCI and HCD framework */ |
136 | struct ehci_caps __iomem *caps; | |
137 | struct ehci_regs __iomem *regs; | |
138 | struct ehci_dbg_port __iomem *debug; | |
139 | ||
140 | __u32 hcs_params; /* cached register copy */ | |
1da177e4 | 141 | spinlock_t lock; |
e8799906 | 142 | enum ehci_rh_state rh_state; |
1da177e4 | 143 | |
df202255 | 144 | /* general schedule support */ |
361aabf3 AS |
145 | bool scanning:1; |
146 | bool need_rescan:1; | |
df202255 | 147 | bool intr_unlinking:1; |
214ac7a0 | 148 | bool iaa_in_progress:1; |
3c273a05 | 149 | bool async_unlinking:1; |
43fe3a99 | 150 | bool shutdown:1; |
569b394f | 151 | struct ehci_qh *qh_scan_next; |
df202255 | 152 | |
1da177e4 LT |
153 | /* async schedule support */ |
154 | struct ehci_qh *async; | |
3d091a6f | 155 | struct ehci_qh *dummy; /* For AMD quirk use */ |
6e018751 | 156 | struct list_head async_unlink; |
214ac7a0 | 157 | struct list_head async_idle; |
32830f20 | 158 | unsigned async_unlink_cycle; |
31446610 | 159 | unsigned async_count; /* async activity count */ |
87d61912 AS |
160 | __hc32 old_current; /* Test for QH becoming */ |
161 | __hc32 old_token; /* inactive during unlink */ | |
1da177e4 LT |
162 | |
163 | /* periodic schedule support */ | |
164 | #define DEFAULT_I_TDPS 1024 /* some HCs can do less */ | |
165 | unsigned periodic_size; | |
6dbd682b | 166 | __hc32 *periodic; /* hw periodic table */ |
1da177e4 | 167 | dma_addr_t periodic_dma; |
569b394f | 168 | struct list_head intr_qh_list; |
1da177e4 LT |
169 | unsigned i_thresh; /* uframes HC might cache */ |
170 | ||
171 | union ehci_shadow *pshadow; /* mirror hw periodic table */ | |
9118f9eb | 172 | struct list_head intr_unlink_wait; |
6e018751 | 173 | struct list_head intr_unlink; |
9118f9eb | 174 | unsigned intr_unlink_wait_cycle; |
df202255 | 175 | unsigned intr_unlink_cycle; |
f4289078 | 176 | unsigned now_frame; /* frame from HC hardware */ |
c3ee9b76 | 177 | unsigned last_iso_frame; /* last frame scanned for iso */ |
569b394f AS |
178 | unsigned intr_count; /* intr activity count */ |
179 | unsigned isoc_count; /* isoc activity count */ | |
3ca9aeba | 180 | unsigned periodic_count; /* periodic activity count */ |
cc62a7eb KS |
181 | unsigned uframe_periodic_max; /* max periodic time per uframe */ |
182 | ||
1da177e4 | 183 | |
f4289078 | 184 | /* list of itds & sitds completed while now_frame was still active */ |
9aa09d2f | 185 | struct list_head cached_itd_list; |
55934eb3 | 186 | struct ehci_itd *last_itd_to_free; |
0e5f231b | 187 | struct list_head cached_sitd_list; |
55934eb3 | 188 | struct ehci_sitd *last_sitd_to_free; |
9aa09d2f | 189 | |
1da177e4 | 190 | /* per root hub port */ |
9dc3af5e | 191 | unsigned long reset_done[EHCI_MAX_ROOT_PORTS]; |
383975d7 | 192 | |
57e06c11 AS |
193 | /* bit vectors (one bit per port) */ |
194 | unsigned long bus_suspended; /* which ports were | |
195 | already suspended at the start of a bus suspend */ | |
196 | unsigned long companion_ports; /* which ports are | |
197 | dedicated to the companion controller */ | |
383975d7 AS |
198 | unsigned long owned_ports; /* which ports are |
199 | owned by the companion during a bus suspend */ | |
d1f114d1 AS |
200 | unsigned long port_c_suspend; /* which ports have |
201 | the change-suspend feature turned on */ | |
eafe5b99 AS |
202 | unsigned long suspended_ports; /* which ports are |
203 | suspended */ | |
a448e4dc AS |
204 | unsigned long resuming_ports; /* which ports have |
205 | started to resume */ | |
1da177e4 LT |
206 | |
207 | /* per-HC memory pools (could be per-bus, but ...) */ | |
208 | struct dma_pool *qh_pool; /* qh per active urb */ | |
209 | struct dma_pool *qtd_pool; /* one or more per qh */ | |
210 | struct dma_pool *itd_pool; /* itd per iso urb */ | |
211 | struct dma_pool *sitd_pool; /* sitd per split iso urb */ | |
212 | ||
68335e81 | 213 | unsigned random_frame; |
1da177e4 | 214 | unsigned long next_statechange; |
ee4ecb8a | 215 | ktime_t last_periodic_enable; |
1da177e4 LT |
216 | u32 command; |
217 | ||
8cd42e97 | 218 | /* SILICON QUIRKS */ |
f8aeb3bb | 219 | unsigned no_selective_suspend:1; |
8cd42e97 | 220 | unsigned has_fsl_port_bug:1; /* FreeScale */ |
f8786a91 | 221 | unsigned has_fsl_hs_errata:1; /* Freescale HS quirk */ |
083522d7 | 222 | unsigned big_endian_mmio:1; |
6dbd682b | 223 | unsigned big_endian_desc:1; |
c430131a | 224 | unsigned big_endian_capbase:1; |
796bcae7 | 225 | unsigned has_amcc_usb23:1; |
403dbd36 | 226 | unsigned need_io_watchdog:1; |
ad93562b | 227 | unsigned amd_pll_fix:1; |
3d091a6f | 228 | unsigned use_dummy_qh:1; /* AMD Frame List table quirk*/ |
2f7ac6c1 | 229 | unsigned has_synopsys_hc_bug:1; /* Synopsys HC */ |
68aa95d5 | 230 | unsigned frame_index_bug:1; /* MosChip (AKA NetMos) */ |
e6604a7f | 231 | unsigned need_oc_pp_cycle:1; /* MPC834X port power */ |
feffe09f | 232 | unsigned imx28_write_fix:1; /* For Freescale i.MX28 */ |
796bcae7 VB |
233 | |
234 | /* required for usb32 quirk */ | |
235 | #define OHCI_CTRL_HCFS (3 << 6) | |
236 | #define OHCI_USB_OPER (2 << 6) | |
237 | #define OHCI_USB_SUSPEND (3 << 6) | |
238 | ||
239 | #define OHCI_HCCTRL_OFFSET 0x4 | |
240 | #define OHCI_HCCTRL_LEN 0x4 | |
241 | __hc32 *ohci_hcctrl_reg; | |
331ac6b2 | 242 | unsigned has_hostpc:1; |
2cdcec4f | 243 | unsigned has_tdi_phy_lpm:1; |
5a9cdf33 | 244 | unsigned has_ppcd:1; /* support per-port change bits */ |
f8aeb3bb | 245 | u8 sbrn; /* packed release number */ |
1da177e4 | 246 | |
1da177e4 LT |
247 | /* irq statistics */ |
248 | #ifdef EHCI_STATS | |
249 | struct ehci_stats stats; | |
bc4beada | 250 | # define COUNT(x) ((x)++) |
1da177e4 | 251 | #else |
bc4beada | 252 | # define COUNT(x) |
694cc208 TJ |
253 | #endif |
254 | ||
255 | /* debug files */ | |
1c20163d | 256 | #ifdef CONFIG_DYNAMIC_DEBUG |
694cc208 | 257 | struct dentry *debug_dir; |
1da177e4 | 258 | #endif |
9debc179 | 259 | |
d0ce5c6b AS |
260 | /* bandwidth usage */ |
261 | #define EHCI_BANDWIDTH_SIZE 64 | |
262 | #define EHCI_BANDWIDTH_FRAMES (EHCI_BANDWIDTH_SIZE >> 3) | |
263 | u8 bandwidth[EHCI_BANDWIDTH_SIZE]; | |
264 | /* us allocated per uframe */ | |
b35c5009 AS |
265 | u8 tt_budget[EHCI_BANDWIDTH_SIZE]; |
266 | /* us budgeted per uframe */ | |
267 | struct list_head tt_list; | |
d0ce5c6b | 268 | |
9debc179 AS |
269 | /* platform-specific data -- must come last */ |
270 | unsigned long priv[0] __aligned(sizeof(s64)); | |
1da177e4 LT |
271 | }; |
272 | ||
53bd6a60 | 273 | /* convert between an HCD pointer and the corresponding EHCI_HCD */ |
e06e2264 | 274 | static inline struct ehci_hcd *hcd_to_ehci(struct usb_hcd *hcd) |
1da177e4 LT |
275 | { |
276 | return (struct ehci_hcd *) (hcd->hcd_priv); | |
277 | } | |
e06e2264 | 278 | static inline struct usb_hcd *ehci_to_hcd(struct ehci_hcd *ehci) |
1da177e4 | 279 | { |
e06e2264 | 280 | return container_of((void *) ehci, struct usb_hcd, hcd_priv); |
1da177e4 LT |
281 | } |
282 | ||
1da177e4 LT |
283 | /*-------------------------------------------------------------------------*/ |
284 | ||
0af36739 | 285 | #include <linux/usb/ehci_def.h> |
1da177e4 LT |
286 | |
287 | /*-------------------------------------------------------------------------*/ | |
288 | ||
6dbd682b | 289 | #define QTD_NEXT(ehci, dma) cpu_to_hc32(ehci, (u32)dma) |
1da177e4 LT |
290 | |
291 | /* | |
292 | * EHCI Specification 0.95 Section 3.5 | |
53bd6a60 | 293 | * QTD: describe data transfer components (buffer, direction, ...) |
1da177e4 LT |
294 | * See Fig 3-6 "Queue Element Transfer Descriptor Block Diagram". |
295 | * | |
296 | * These are associated only with "QH" (Queue Head) structures, | |
297 | * used with control, bulk, and interrupt transfers. | |
298 | */ | |
299 | struct ehci_qtd { | |
300 | /* first part defined by EHCI spec */ | |
6dbd682b SR |
301 | __hc32 hw_next; /* see EHCI 3.5.1 */ |
302 | __hc32 hw_alt_next; /* see EHCI 3.5.2 */ | |
303 | __hc32 hw_token; /* see EHCI 3.5.3 */ | |
1da177e4 LT |
304 | #define QTD_TOGGLE (1 << 31) /* data toggle */ |
305 | #define QTD_LENGTH(tok) (((tok)>>16) & 0x7fff) | |
306 | #define QTD_IOC (1 << 15) /* interrupt on complete */ | |
307 | #define QTD_CERR(tok) (((tok)>>10) & 0x3) | |
308 | #define QTD_PID(tok) (((tok)>>8) & 0x3) | |
309 | #define QTD_STS_ACTIVE (1 << 7) /* HC may execute this */ | |
310 | #define QTD_STS_HALT (1 << 6) /* halted on error */ | |
311 | #define QTD_STS_DBE (1 << 5) /* data buffer error (in HC) */ | |
312 | #define QTD_STS_BABBLE (1 << 4) /* device was babbling (qtd halted) */ | |
313 | #define QTD_STS_XACT (1 << 3) /* device gave illegal response */ | |
314 | #define QTD_STS_MMF (1 << 2) /* incomplete split transaction */ | |
315 | #define QTD_STS_STS (1 << 1) /* split transaction state */ | |
316 | #define QTD_STS_PING (1 << 0) /* issue PING? */ | |
6dbd682b SR |
317 | |
318 | #define ACTIVE_BIT(ehci) cpu_to_hc32(ehci, QTD_STS_ACTIVE) | |
319 | #define HALT_BIT(ehci) cpu_to_hc32(ehci, QTD_STS_HALT) | |
320 | #define STATUS_BIT(ehci) cpu_to_hc32(ehci, QTD_STS_STS) | |
321 | ||
9dc3af5e GB |
322 | __hc32 hw_buf[5]; /* see EHCI 3.5.4 */ |
323 | __hc32 hw_buf_hi[5]; /* Appendix B */ | |
1da177e4 LT |
324 | |
325 | /* the rest is HCD-private */ | |
326 | dma_addr_t qtd_dma; /* qtd address */ | |
327 | struct list_head qtd_list; /* sw qtd list */ | |
328 | struct urb *urb; /* qtd's urb */ | |
329 | size_t length; /* length of buffer */ | |
3a9e742f | 330 | } __aligned(32); |
1da177e4 LT |
331 | |
332 | /* mask NakCnt+T in qh->hw_alt_next */ | |
e06e2264 | 333 | #define QTD_MASK(ehci) cpu_to_hc32(ehci, ~0x1f) |
1da177e4 | 334 | |
e06e2264 | 335 | #define IS_SHORT_READ(token) (QTD_LENGTH(token) != 0 && QTD_PID(token) == 1) |
1da177e4 LT |
336 | |
337 | /*-------------------------------------------------------------------------*/ | |
338 | ||
339 | /* type tag from {qh,itd,sitd,fstn}->hw_next */ | |
10f2b962 | 340 | #define Q_NEXT_TYPE(ehci, dma) ((dma) & cpu_to_hc32(ehci, 3 << 1)) |
1da177e4 | 341 | |
6dbd682b SR |
342 | /* |
343 | * Now the following defines are not converted using the | |
551509d2 | 344 | * cpu_to_le32() macro anymore, since we have to support |
6dbd682b SR |
345 | * "dynamic" switching between be and le support, so that the driver |
346 | * can be used on one system with SoC EHCI controller using big-endian | |
347 | * descriptors as well as a normal little-endian PCI EHCI controller. | |
348 | */ | |
1da177e4 | 349 | /* values for that type tag */ |
6dbd682b SR |
350 | #define Q_TYPE_ITD (0 << 1) |
351 | #define Q_TYPE_QH (1 << 1) | |
352 | #define Q_TYPE_SITD (2 << 1) | |
353 | #define Q_TYPE_FSTN (3 << 1) | |
1da177e4 LT |
354 | |
355 | /* next async queue entry, or pointer to interrupt/periodic QH */ | |
10f2b962 GB |
356 | #define QH_NEXT(ehci, dma) \ |
357 | (cpu_to_hc32(ehci, (((u32) dma) & ~0x01f) | Q_TYPE_QH)) | |
1da177e4 LT |
358 | |
359 | /* for periodic/async schedules and qtd lists, mark end of list */ | |
6dbd682b | 360 | #define EHCI_LIST_END(ehci) cpu_to_hc32(ehci, 1) /* "null pointer" to hw */ |
1da177e4 LT |
361 | |
362 | /* | |
363 | * Entries in periodic shadow table are pointers to one of four kinds | |
364 | * of data structure. That's dictated by the hardware; a type tag is | |
365 | * encoded in the low bits of the hardware's periodic schedule. Use | |
366 | * Q_NEXT_TYPE to get the tag. | |
367 | * | |
368 | * For entries in the async schedule, the type tag always says "qh". | |
369 | */ | |
370 | union ehci_shadow { | |
53bd6a60 | 371 | struct ehci_qh *qh; /* Q_TYPE_QH */ |
1da177e4 LT |
372 | struct ehci_itd *itd; /* Q_TYPE_ITD */ |
373 | struct ehci_sitd *sitd; /* Q_TYPE_SITD */ | |
374 | struct ehci_fstn *fstn; /* Q_TYPE_FSTN */ | |
6dbd682b | 375 | __hc32 *hw_next; /* (all types) */ |
1da177e4 LT |
376 | void *ptr; |
377 | }; | |
378 | ||
379 | /*-------------------------------------------------------------------------*/ | |
380 | ||
381 | /* | |
382 | * EHCI Specification 0.95 Section 3.6 | |
383 | * QH: describes control/bulk/interrupt endpoints | |
384 | * See Fig 3-7 "Queue Head Structure Layout". | |
385 | * | |
386 | * These appear in both the async and (for interrupt) periodic schedules. | |
387 | */ | |
388 | ||
3807e26d AD |
389 | /* first part defined by EHCI spec */ |
390 | struct ehci_qh_hw { | |
6dbd682b SR |
391 | __hc32 hw_next; /* see EHCI 3.6.1 */ |
392 | __hc32 hw_info1; /* see EHCI 3.6.2 */ | |
4c53de72 AS |
393 | #define QH_CONTROL_EP (1 << 27) /* FS/LS control endpoint */ |
394 | #define QH_HEAD (1 << 15) /* Head of async reclamation list */ | |
395 | #define QH_TOGGLE_CTL (1 << 14) /* Data toggle control */ | |
396 | #define QH_HIGH_SPEED (2 << 12) /* Endpoint speed */ | |
397 | #define QH_LOW_SPEED (1 << 12) | |
398 | #define QH_FULL_SPEED (0 << 12) | |
399 | #define QH_INACTIVATE (1 << 7) /* Inactivate on next transaction */ | |
6dbd682b | 400 | __hc32 hw_info2; /* see EHCI 3.6.2 */ |
7dedacf4 DB |
401 | #define QH_SMASK 0x000000ff |
402 | #define QH_CMASK 0x0000ff00 | |
403 | #define QH_HUBADDR 0x007f0000 | |
404 | #define QH_HUBPORT 0x3f800000 | |
405 | #define QH_MULT 0xc0000000 | |
6dbd682b | 406 | __hc32 hw_current; /* qtd list - see EHCI 3.6.4 */ |
53bd6a60 | 407 | |
1da177e4 | 408 | /* qtd overlay (hardware parts of a struct ehci_qtd) */ |
6dbd682b SR |
409 | __hc32 hw_qtd_next; |
410 | __hc32 hw_alt_next; | |
411 | __hc32 hw_token; | |
9dc3af5e GB |
412 | __hc32 hw_buf[5]; |
413 | __hc32 hw_buf_hi[5]; | |
3a9e742f | 414 | } __aligned(32); |
1da177e4 | 415 | |
3807e26d | 416 | struct ehci_qh { |
8c5bf7be | 417 | struct ehci_qh_hw *hw; /* Must come first */ |
1da177e4 LT |
418 | /* the rest is HCD-private */ |
419 | dma_addr_t qh_dma; /* address of qh */ | |
420 | union ehci_shadow qh_next; /* ptr to qh; or periodic */ | |
421 | struct list_head qtd_list; /* sw qtd list */ | |
569b394f | 422 | struct list_head intr_node; /* list of intr QHs */ |
1da177e4 | 423 | struct ehci_qtd *dummy; |
6e018751 | 424 | struct list_head unlink_node; |
ffa0248e | 425 | struct ehci_per_sched ps; /* scheduling info */ |
1da177e4 | 426 | |
df202255 | 427 | unsigned unlink_cycle; |
1da177e4 LT |
428 | |
429 | u8 qh_state; | |
430 | #define QH_STATE_LINKED 1 /* HC sees this */ | |
431 | #define QH_STATE_UNLINK 2 /* HC may still see this */ | |
432 | #define QH_STATE_IDLE 3 /* HC doesn't see this */ | |
99ac5b1e | 433 | #define QH_STATE_UNLINK_WAIT 4 /* LINKED and on unlink q */ |
1da177e4 LT |
434 | #define QH_STATE_COMPLETING 5 /* don't touch token.HALT */ |
435 | ||
a2c2706e AS |
436 | u8 xacterrs; /* XactErr retry counter */ |
437 | #define QH_XACTERR_MAX 32 /* XactErr retry limit */ | |
438 | ||
fcc5184e AS |
439 | u8 unlink_reason; |
440 | #define QH_UNLINK_HALTED 0x01 /* Halt flag is set */ | |
441 | #define QH_UNLINK_SHORT_READ 0x02 /* Recover from a short read */ | |
442 | #define QH_UNLINK_DUMMY_OVERLAY 0x04 /* QH overlayed the dummy TD */ | |
443 | #define QH_UNLINK_SHUTDOWN 0x08 /* The HC isn't running */ | |
444 | #define QH_UNLINK_QUEUE_EMPTY 0x10 /* Reached end of the queue */ | |
445 | #define QH_UNLINK_REQUESTED 0x20 /* Disable, reset, or dequeue */ | |
446 | ||
1da177e4 | 447 | u8 gap_uf; /* uframes split/csplit gap */ |
914b7012 | 448 | |
e04f5f7e | 449 | unsigned is_out:1; /* bulk or intr OUT */ |
914b7012 | 450 | unsigned clearing_tt:1; /* Clear-TT-Buf in progress */ |
7bc782d7 | 451 | unsigned dequeue_during_giveback:1; |
fc0855f2 | 452 | unsigned should_be_inactive:1; |
3807e26d | 453 | }; |
1da177e4 LT |
454 | |
455 | /*-------------------------------------------------------------------------*/ | |
456 | ||
457 | /* description of one iso transaction (up to 3 KB data if highspeed) */ | |
458 | struct ehci_iso_packet { | |
459 | /* These will be copied to iTD when scheduling */ | |
460 | u64 bufp; /* itd->hw_bufp{,_hi}[pg] |= */ | |
6dbd682b | 461 | __hc32 transaction; /* itd->hw_transaction[i] |= */ |
1da177e4 LT |
462 | u8 cross; /* buf crosses pages */ |
463 | /* for full speed OUT splits */ | |
464 | u32 buf1; | |
465 | }; | |
466 | ||
467 | /* temporary schedule data for packets from iso urbs (both speeds) | |
468 | * each packet is one logical usb transaction to the device (not TT), | |
469 | * beginning at stream->next_uframe | |
470 | */ | |
471 | struct ehci_iso_sched { | |
472 | struct list_head td_list; | |
473 | unsigned span; | |
46c73d1d | 474 | unsigned first_packet; |
9dc3af5e | 475 | struct ehci_iso_packet packet[0]; |
1da177e4 LT |
476 | }; |
477 | ||
478 | /* | |
479 | * ehci_iso_stream - groups all (s)itds for this endpoint. | |
480 | * acts like a qh would, if EHCI had them for ISO. | |
481 | */ | |
482 | struct ehci_iso_stream { | |
1082f57a CL |
483 | /* first field matches ehci_hq, but is NULL */ |
484 | struct ehci_qh_hw *hw; | |
1da177e4 | 485 | |
1da177e4 LT |
486 | u8 bEndpointAddress; |
487 | u8 highspeed; | |
1da177e4 LT |
488 | struct list_head td_list; /* queued itds/sitds */ |
489 | struct list_head free_list; /* list of unused itds/sitds */ | |
1da177e4 LT |
490 | |
491 | /* output of (re)scheduling */ | |
ffa0248e | 492 | struct ehci_per_sched ps; /* scheduling info */ |
91a99b5e | 493 | unsigned next_uframe; |
6dbd682b | 494 | __hc32 splits; |
1da177e4 LT |
495 | |
496 | /* the rest is derived from the endpoint descriptor, | |
1da177e4 LT |
497 | * including the extra info for hw_bufp[0..2] |
498 | */ | |
ffa0248e | 499 | u16 uperiod; /* period in uframes */ |
1da177e4 | 500 | u16 maxp; |
1da177e4 LT |
501 | unsigned bandwidth; |
502 | ||
503 | /* This is used to initialize iTD's hw_bufp fields */ | |
6dbd682b SR |
504 | __hc32 buf0; |
505 | __hc32 buf1; | |
506 | __hc32 buf2; | |
1da177e4 LT |
507 | |
508 | /* this is used to initialize sITD's tt info */ | |
6dbd682b | 509 | __hc32 address; |
1da177e4 LT |
510 | }; |
511 | ||
512 | /*-------------------------------------------------------------------------*/ | |
513 | ||
514 | /* | |
515 | * EHCI Specification 0.95 Section 3.3 | |
516 | * Fig 3-4 "Isochronous Transaction Descriptor (iTD)" | |
517 | * | |
518 | * Schedule records for high speed iso xfers | |
519 | */ | |
520 | struct ehci_itd { | |
521 | /* first part defined by EHCI spec */ | |
6dbd682b | 522 | __hc32 hw_next; /* see EHCI 3.3.1 */ |
9dc3af5e | 523 | __hc32 hw_transaction[8]; /* see EHCI 3.3.2 */ |
1da177e4 LT |
524 | #define EHCI_ISOC_ACTIVE (1<<31) /* activate transfer this slot */ |
525 | #define EHCI_ISOC_BUF_ERR (1<<30) /* Data buffer error */ | |
526 | #define EHCI_ISOC_BABBLE (1<<29) /* babble detected */ | |
527 | #define EHCI_ISOC_XACTERR (1<<28) /* XactErr - transaction error */ | |
528 | #define EHCI_ITD_LENGTH(tok) (((tok)>>16) & 0x0fff) | |
529 | #define EHCI_ITD_IOC (1 << 15) /* interrupt on complete */ | |
530 | ||
6dbd682b | 531 | #define ITD_ACTIVE(ehci) cpu_to_hc32(ehci, EHCI_ISOC_ACTIVE) |
1da177e4 | 532 | |
9dc3af5e GB |
533 | __hc32 hw_bufp[7]; /* see EHCI 3.3.3 */ |
534 | __hc32 hw_bufp_hi[7]; /* Appendix B */ | |
1da177e4 LT |
535 | |
536 | /* the rest is HCD-private */ | |
537 | dma_addr_t itd_dma; /* for this itd */ | |
538 | union ehci_shadow itd_next; /* ptr to periodic q entry */ | |
539 | ||
540 | struct urb *urb; | |
541 | struct ehci_iso_stream *stream; /* endpoint's queue */ | |
542 | struct list_head itd_list; /* list of stream's itds */ | |
543 | ||
544 | /* any/all hw_transactions here may be used by that urb */ | |
545 | unsigned frame; /* where scheduled */ | |
546 | unsigned pg; | |
547 | unsigned index[8]; /* in urb->iso_frame_desc */ | |
3a9e742f | 548 | } __aligned(32); |
1da177e4 LT |
549 | |
550 | /*-------------------------------------------------------------------------*/ | |
551 | ||
552 | /* | |
53bd6a60 | 553 | * EHCI Specification 0.95 Section 3.4 |
1da177e4 LT |
554 | * siTD, aka split-transaction isochronous Transfer Descriptor |
555 | * ... describe full speed iso xfers through TT in hubs | |
556 | * see Figure 3-5 "Split-transaction Isochronous Transaction Descriptor (siTD) | |
557 | */ | |
558 | struct ehci_sitd { | |
559 | /* first part defined by EHCI spec */ | |
6dbd682b | 560 | __hc32 hw_next; |
1da177e4 | 561 | /* uses bit field macros above - see EHCI 0.95 Table 3-8 */ |
6dbd682b SR |
562 | __hc32 hw_fullspeed_ep; /* EHCI table 3-9 */ |
563 | __hc32 hw_uframe; /* EHCI table 3-10 */ | |
564 | __hc32 hw_results; /* EHCI table 3-11 */ | |
1da177e4 LT |
565 | #define SITD_IOC (1 << 31) /* interrupt on completion */ |
566 | #define SITD_PAGE (1 << 30) /* buffer 0/1 */ | |
567 | #define SITD_LENGTH(x) (0x3ff & ((x)>>16)) | |
568 | #define SITD_STS_ACTIVE (1 << 7) /* HC may execute this */ | |
569 | #define SITD_STS_ERR (1 << 6) /* error from TT */ | |
570 | #define SITD_STS_DBE (1 << 5) /* data buffer error (in HC) */ | |
571 | #define SITD_STS_BABBLE (1 << 4) /* device was babbling */ | |
572 | #define SITD_STS_XACT (1 << 3) /* illegal IN response */ | |
573 | #define SITD_STS_MMF (1 << 2) /* incomplete split transaction */ | |
574 | #define SITD_STS_STS (1 << 1) /* split transaction state */ | |
575 | ||
6dbd682b | 576 | #define SITD_ACTIVE(ehci) cpu_to_hc32(ehci, SITD_STS_ACTIVE) |
1da177e4 | 577 | |
9dc3af5e | 578 | __hc32 hw_buf[2]; /* EHCI table 3-12 */ |
6dbd682b | 579 | __hc32 hw_backpointer; /* EHCI table 3-13 */ |
9dc3af5e | 580 | __hc32 hw_buf_hi[2]; /* Appendix B */ |
1da177e4 LT |
581 | |
582 | /* the rest is HCD-private */ | |
583 | dma_addr_t sitd_dma; | |
584 | union ehci_shadow sitd_next; /* ptr to periodic q entry */ | |
585 | ||
586 | struct urb *urb; | |
587 | struct ehci_iso_stream *stream; /* endpoint's queue */ | |
588 | struct list_head sitd_list; /* list of stream's sitds */ | |
589 | unsigned frame; | |
590 | unsigned index; | |
3a9e742f | 591 | } __aligned(32); |
1da177e4 LT |
592 | |
593 | /*-------------------------------------------------------------------------*/ | |
594 | ||
595 | /* | |
596 | * EHCI Specification 0.96 Section 3.7 | |
597 | * Periodic Frame Span Traversal Node (FSTN) | |
598 | * | |
599 | * Manages split interrupt transactions (using TT) that span frame boundaries | |
600 | * into uframes 0/1; see 4.12.2.2. In those uframes, a "save place" FSTN | |
601 | * makes the HC jump (back) to a QH to scan for fs/ls QH completions until | |
602 | * it hits a "restore" FSTN; then it returns to finish other uframe 0/1 work. | |
603 | */ | |
604 | struct ehci_fstn { | |
6dbd682b SR |
605 | __hc32 hw_next; /* any periodic q entry */ |
606 | __hc32 hw_prev; /* qh or EHCI_LIST_END */ | |
1da177e4 LT |
607 | |
608 | /* the rest is HCD-private */ | |
609 | dma_addr_t fstn_dma; | |
610 | union ehci_shadow fstn_next; /* ptr to periodic q entry */ | |
3a9e742f | 611 | } __aligned(32); |
1da177e4 LT |
612 | |
613 | /*-------------------------------------------------------------------------*/ | |
614 | ||
b35c5009 AS |
615 | /* |
616 | * USB-2.0 Specification Sections 11.14 and 11.18 | |
617 | * Scheduling and budgeting split transactions using TTs | |
618 | * | |
619 | * A hub can have a single TT for all its ports, or multiple TTs (one for each | |
620 | * port). The bandwidth and budgeting information for the full/low-speed bus | |
621 | * below each TT is self-contained and independent of the other TTs or the | |
622 | * high-speed bus. | |
623 | * | |
624 | * "Bandwidth" refers to the number of microseconds on the FS/LS bus allocated | |
625 | * to an interrupt or isochronous endpoint for each frame. "Budget" refers to | |
626 | * the best-case estimate of the number of full-speed bytes allocated to an | |
627 | * endpoint for each microframe within an allocated frame. | |
628 | * | |
629 | * Removal of an endpoint invalidates a TT's budget. Instead of trying to | |
630 | * keep an up-to-date record, we recompute the budget when it is needed. | |
631 | */ | |
632 | ||
633 | struct ehci_tt { | |
634 | u16 bandwidth[EHCI_BANDWIDTH_FRAMES]; | |
635 | ||
636 | struct list_head tt_list; /* List of all ehci_tt's */ | |
637 | struct list_head ps_list; /* Items using this TT */ | |
638 | struct usb_tt *usb_tt; | |
639 | int tt_port; /* TT port number */ | |
640 | }; | |
641 | ||
642 | /*-------------------------------------------------------------------------*/ | |
643 | ||
16032c4f AS |
644 | /* Prepare the PORTSC wakeup flags during controller suspend/resume */ |
645 | ||
4147200d AS |
646 | #define ehci_prepare_ports_for_controller_suspend(ehci, do_wakeup) \ |
647 | ehci_adjust_port_wakeup_flags(ehci, true, do_wakeup); | |
16032c4f | 648 | |
4147200d AS |
649 | #define ehci_prepare_ports_for_controller_resume(ehci) \ |
650 | ehci_adjust_port_wakeup_flags(ehci, false, false); | |
16032c4f AS |
651 | |
652 | /*-------------------------------------------------------------------------*/ | |
653 | ||
1da177e4 LT |
654 | #ifdef CONFIG_USB_EHCI_ROOT_HUB_TT |
655 | ||
656 | /* | |
657 | * Some EHCI controllers have a Transaction Translator built into the | |
658 | * root hub. This is a non-standard feature. Each controller will need | |
659 | * to add code to the following inline functions, and call them as | |
660 | * needed (mostly in root hub code). | |
661 | */ | |
662 | ||
a8e51775 | 663 | #define ehci_is_TDI(e) (ehci_to_hcd(e)->has_tt) |
1da177e4 LT |
664 | |
665 | /* Returns the speed of a device attached to a port on the root hub. */ | |
666 | static inline unsigned int | |
667 | ehci_port_speed(struct ehci_hcd *ehci, unsigned int portsc) | |
668 | { | |
669 | if (ehci_is_TDI(ehci)) { | |
331ac6b2 | 670 | switch ((portsc >> (ehci->has_hostpc ? 25 : 26)) & 3) { |
1da177e4 LT |
671 | case 0: |
672 | return 0; | |
673 | case 1: | |
288ead45 | 674 | return USB_PORT_STAT_LOW_SPEED; |
1da177e4 LT |
675 | case 2: |
676 | default: | |
288ead45 | 677 | return USB_PORT_STAT_HIGH_SPEED; |
1da177e4 LT |
678 | } |
679 | } | |
288ead45 | 680 | return USB_PORT_STAT_HIGH_SPEED; |
1da177e4 LT |
681 | } |
682 | ||
683 | #else | |
684 | ||
685 | #define ehci_is_TDI(e) (0) | |
686 | ||
288ead45 | 687 | #define ehci_port_speed(ehci, portsc) USB_PORT_STAT_HIGH_SPEED |
1da177e4 LT |
688 | #endif |
689 | ||
8cd42e97 KG |
690 | /*-------------------------------------------------------------------------*/ |
691 | ||
692 | #ifdef CONFIG_PPC_83xx | |
693 | /* Some Freescale processors have an erratum in which the TT | |
694 | * port number in the queue head was 0..N-1 instead of 1..N. | |
695 | */ | |
696 | #define ehci_has_fsl_portno_bug(e) ((e)->has_fsl_port_bug) | |
697 | #else | |
698 | #define ehci_has_fsl_portno_bug(e) (0) | |
699 | #endif | |
700 | ||
f8786a91 NB |
701 | #define PORTSC_FSL_PFSC 24 /* Port Force Full-Speed Connect */ |
702 | ||
703 | #if defined(CONFIG_PPC_85xx) | |
704 | /* Some Freescale processors have an erratum (USB A-005275) in which | |
705 | * incoming packets get corrupted in HS mode | |
706 | */ | |
707 | #define ehci_has_fsl_hs_errata(e) ((e)->has_fsl_hs_errata) | |
708 | #else | |
709 | #define ehci_has_fsl_hs_errata(e) (0) | |
710 | #endif | |
711 | ||
083522d7 BH |
712 | /* |
713 | * While most USB host controllers implement their registers in | |
714 | * little-endian format, a minority (celleb companion chip) implement | |
715 | * them in big endian format. | |
716 | * | |
717 | * This attempts to support either format at compile time without a | |
718 | * runtime penalty, or both formats with the additional overhead | |
719 | * of checking a flag bit. | |
c430131a JA |
720 | * |
721 | * ehci_big_endian_capbase is a special quirk for controllers that | |
722 | * implement the HC capability registers as separate registers and not | |
723 | * as fields of a 32-bit register. | |
083522d7 BH |
724 | */ |
725 | ||
726 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO | |
727 | #define ehci_big_endian_mmio(e) ((e)->big_endian_mmio) | |
c430131a | 728 | #define ehci_big_endian_capbase(e) ((e)->big_endian_capbase) |
083522d7 BH |
729 | #else |
730 | #define ehci_big_endian_mmio(e) 0 | |
c430131a | 731 | #define ehci_big_endian_capbase(e) 0 |
083522d7 BH |
732 | #endif |
733 | ||
6dbd682b SR |
734 | /* |
735 | * Big-endian read/write functions are arch-specific. | |
736 | * Other arches can be added if/when they're needed. | |
6dbd682b | 737 | */ |
91bc4d31 VB |
738 | #if defined(CONFIG_ARM) && defined(CONFIG_ARCH_IXP4XX) |
739 | #define readl_be(addr) __raw_readl((__force unsigned *)addr) | |
740 | #define writel_be(val, addr) __raw_writel(val, (__force unsigned *)addr) | |
741 | #endif | |
742 | ||
6dbd682b SR |
743 | static inline unsigned int ehci_readl(const struct ehci_hcd *ehci, |
744 | __u32 __iomem * regs) | |
083522d7 | 745 | { |
d728e327 | 746 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO |
083522d7 | 747 | return ehci_big_endian_mmio(ehci) ? |
68f50e52 AV |
748 | readl_be(regs) : |
749 | readl(regs); | |
d728e327 | 750 | #else |
68f50e52 | 751 | return readl(regs); |
d728e327 | 752 | #endif |
083522d7 BH |
753 | } |
754 | ||
feffe09f PC |
755 | #ifdef CONFIG_SOC_IMX28 |
756 | static inline void imx28_ehci_writel(const unsigned int val, | |
757 | volatile __u32 __iomem *addr) | |
758 | { | |
759 | __asm__ ("swp %0, %0, [%1]" : : "r"(val), "r"(addr)); | |
760 | } | |
761 | #else | |
762 | static inline void imx28_ehci_writel(const unsigned int val, | |
763 | volatile __u32 __iomem *addr) | |
764 | { | |
765 | } | |
766 | #endif | |
6dbd682b SR |
767 | static inline void ehci_writel(const struct ehci_hcd *ehci, |
768 | const unsigned int val, __u32 __iomem *regs) | |
083522d7 | 769 | { |
d728e327 | 770 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO |
083522d7 | 771 | ehci_big_endian_mmio(ehci) ? |
68f50e52 AV |
772 | writel_be(val, regs) : |
773 | writel(val, regs); | |
d728e327 | 774 | #else |
feffe09f PC |
775 | if (ehci->imx28_write_fix) |
776 | imx28_ehci_writel(val, regs); | |
777 | else | |
778 | writel(val, regs); | |
d728e327 | 779 | #endif |
083522d7 | 780 | } |
8cd42e97 | 781 | |
796bcae7 VB |
782 | /* |
783 | * On certain ppc-44x SoC there is a HW issue, that could only worked around with | |
784 | * explicit suspend/operate of OHCI. This function hereby makes sense only on that arch. | |
25985edc | 785 | * Other common bits are dependent on has_amcc_usb23 quirk flag. |
796bcae7 VB |
786 | */ |
787 | #ifdef CONFIG_44x | |
788 | static inline void set_ohci_hcfs(struct ehci_hcd *ehci, int operational) | |
789 | { | |
790 | u32 hc_control; | |
791 | ||
792 | hc_control = (readl_be(ehci->ohci_hcctrl_reg) & ~OHCI_CTRL_HCFS); | |
793 | if (operational) | |
794 | hc_control |= OHCI_USB_OPER; | |
795 | else | |
796 | hc_control |= OHCI_USB_SUSPEND; | |
797 | ||
798 | writel_be(hc_control, ehci->ohci_hcctrl_reg); | |
799 | (void) readl_be(ehci->ohci_hcctrl_reg); | |
800 | } | |
801 | #else | |
802 | static inline void set_ohci_hcfs(struct ehci_hcd *ehci, int operational) | |
803 | { } | |
804 | #endif | |
805 | ||
1da177e4 LT |
806 | /*-------------------------------------------------------------------------*/ |
807 | ||
6dbd682b SR |
808 | /* |
809 | * The AMCC 440EPx not only implements its EHCI registers in big-endian | |
810 | * format, but also its DMA data structures (descriptors). | |
811 | * | |
812 | * EHCI controllers accessed through PCI work normally (little-endian | |
813 | * everywhere), so we won't bother supporting a BE-only mode for now. | |
814 | */ | |
815 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_DESC | |
816 | #define ehci_big_endian_desc(e) ((e)->big_endian_desc) | |
817 | ||
818 | /* cpu to ehci */ | |
e06e2264 | 819 | static inline __hc32 cpu_to_hc32(const struct ehci_hcd *ehci, const u32 x) |
6dbd682b SR |
820 | { |
821 | return ehci_big_endian_desc(ehci) | |
822 | ? (__force __hc32)cpu_to_be32(x) | |
823 | : (__force __hc32)cpu_to_le32(x); | |
824 | } | |
825 | ||
826 | /* ehci to cpu */ | |
e06e2264 | 827 | static inline u32 hc32_to_cpu(const struct ehci_hcd *ehci, const __hc32 x) |
6dbd682b SR |
828 | { |
829 | return ehci_big_endian_desc(ehci) | |
830 | ? be32_to_cpu((__force __be32)x) | |
831 | : le32_to_cpu((__force __le32)x); | |
832 | } | |
833 | ||
e06e2264 | 834 | static inline u32 hc32_to_cpup(const struct ehci_hcd *ehci, const __hc32 *x) |
6dbd682b SR |
835 | { |
836 | return ehci_big_endian_desc(ehci) | |
837 | ? be32_to_cpup((__force __be32 *)x) | |
838 | : le32_to_cpup((__force __le32 *)x); | |
839 | } | |
840 | ||
841 | #else | |
842 | ||
843 | /* cpu to ehci */ | |
e06e2264 | 844 | static inline __hc32 cpu_to_hc32(const struct ehci_hcd *ehci, const u32 x) |
6dbd682b SR |
845 | { |
846 | return cpu_to_le32(x); | |
847 | } | |
848 | ||
849 | /* ehci to cpu */ | |
e06e2264 | 850 | static inline u32 hc32_to_cpu(const struct ehci_hcd *ehci, const __hc32 x) |
6dbd682b SR |
851 | { |
852 | return le32_to_cpu(x); | |
853 | } | |
854 | ||
e06e2264 | 855 | static inline u32 hc32_to_cpup(const struct ehci_hcd *ehci, const __hc32 *x) |
6dbd682b SR |
856 | { |
857 | return le32_to_cpup(x); | |
858 | } | |
859 | ||
860 | #endif | |
861 | ||
862 | /*-------------------------------------------------------------------------*/ | |
863 | ||
d6064aca | 864 | #define ehci_dbg(ehci, fmt, args...) \ |
b5566d07 | 865 | dev_dbg(ehci_to_hcd(ehci)->self.controller, fmt, ## args) |
d6064aca | 866 | #define ehci_err(ehci, fmt, args...) \ |
b5566d07 | 867 | dev_err(ehci_to_hcd(ehci)->self.controller, fmt, ## args) |
d6064aca | 868 | #define ehci_info(ehci, fmt, args...) \ |
b5566d07 | 869 | dev_info(ehci_to_hcd(ehci)->self.controller, fmt, ## args) |
d6064aca | 870 | #define ehci_warn(ehci, fmt, args...) \ |
b5566d07 | 871 | dev_warn(ehci_to_hcd(ehci)->self.controller, fmt, ## args) |
d6064aca | 872 | |
d6064aca | 873 | |
1c20163d | 874 | #ifndef CONFIG_DYNAMIC_DEBUG |
1da177e4 | 875 | #define STUB_DEBUG_FILES |
1c20163d | 876 | #endif |
1da177e4 LT |
877 | |
878 | /*-------------------------------------------------------------------------*/ | |
879 | ||
3e023203 AS |
880 | /* Declarations of things exported for use by ehci platform drivers */ |
881 | ||
882 | struct ehci_driver_overrides { | |
3e023203 AS |
883 | size_t extra_priv_size; |
884 | int (*reset)(struct usb_hcd *hcd); | |
11a7e594 MG |
885 | int (*port_power)(struct usb_hcd *hcd, |
886 | int portnum, bool enable); | |
3e023203 AS |
887 | }; |
888 | ||
889 | extern void ehci_init_driver(struct hc_driver *drv, | |
890 | const struct ehci_driver_overrides *over); | |
891 | extern int ehci_setup(struct usb_hcd *hcd); | |
2f3a6b86 MG |
892 | extern int ehci_handshake(struct ehci_hcd *ehci, void __iomem *ptr, |
893 | u32 mask, u32 done, int usec); | |
74db22cb | 894 | extern int ehci_reset(struct ehci_hcd *ehci); |
3e023203 AS |
895 | |
896 | #ifdef CONFIG_PM | |
897 | extern int ehci_suspend(struct usb_hcd *hcd, bool do_wakeup); | |
314b41b1 | 898 | extern int ehci_resume(struct usb_hcd *hcd, bool force_reset); |
74db22cb RM |
899 | extern void ehci_adjust_port_wakeup_flags(struct ehci_hcd *ehci, |
900 | bool suspending, bool do_wakeup); | |
3e023203 AS |
901 | #endif /* CONFIG_PM */ |
902 | ||
37769939 LP |
903 | extern int ehci_hub_control(struct usb_hcd *hcd, u16 typeReq, u16 wValue, |
904 | u16 wIndex, char *buf, u16 wLength); | |
905 | ||
1da177e4 | 906 | #endif /* __LINUX_EHCI_HCD_H */ |