Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Copyright (c) 2001-2002 by David Brownell | |
53bd6a60 | 3 | * |
1da177e4 LT |
4 | * This program is free software; you can redistribute it and/or modify it |
5 | * under the terms of the GNU General Public License as published by the | |
6 | * Free Software Foundation; either version 2 of the License, or (at your | |
7 | * option) any later version. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, but | |
10 | * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY | |
11 | * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 | * for more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License | |
15 | * along with this program; if not, write to the Free Software Foundation, | |
16 | * Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
17 | */ | |
18 | ||
19 | #ifndef __LINUX_EHCI_HCD_H | |
20 | #define __LINUX_EHCI_HCD_H | |
21 | ||
22 | /* definitions used for the EHCI driver */ | |
23 | ||
6dbd682b SR |
24 | /* |
25 | * __hc32 and __hc16 are "Host Controller" types, they may be equivalent to | |
26 | * __leXX (normally) or __beXX (given EHCI_BIG_ENDIAN_DESC), depending on | |
27 | * the host controller implementation. | |
28 | * | |
29 | * To facilitate the strongest possible byte-order checking from "sparse" | |
30 | * and so on, we use __leXX unless that's not practical. | |
31 | */ | |
32 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_DESC | |
33 | typedef __u32 __bitwise __hc32; | |
34 | typedef __u16 __bitwise __hc16; | |
35 | #else | |
36 | #define __hc32 __le32 | |
37 | #define __hc16 __le16 | |
38 | #endif | |
39 | ||
411c9403 | 40 | /* statistics can be kept for tuning/monitoring */ |
1da177e4 LT |
41 | struct ehci_stats { |
42 | /* irq usage */ | |
43 | unsigned long normal; | |
44 | unsigned long error; | |
99ac5b1e | 45 | unsigned long iaa; |
1da177e4 LT |
46 | unsigned long lost_iaa; |
47 | ||
48 | /* termination of urbs from core */ | |
49 | unsigned long complete; | |
50 | unsigned long unlink; | |
51 | }; | |
52 | ||
53 | /* ehci_hcd->lock guards shared data against other CPUs: | |
99ac5b1e | 54 | * ehci_hcd: async, unlink, periodic (and shadow), ... |
1da177e4 LT |
55 | * usb_host_endpoint: hcpriv |
56 | * ehci_qh: qh_next, qtd_list | |
57 | * ehci_qtd: qtd_list | |
58 | * | |
59 | * Also, hold this lock when talking to HC registers or | |
60 | * when updating hw_* fields in shared qh/qtd/... structures. | |
61 | */ | |
62 | ||
63 | #define EHCI_MAX_ROOT_PORTS 15 /* see HCS_N_PORTS */ | |
64 | ||
c0c53dbc AS |
65 | /* |
66 | * ehci_rh_state values of EHCI_RH_RUNNING or above mean that the | |
67 | * controller may be doing DMA. Lower values mean there's no DMA. | |
68 | */ | |
e8799906 AS |
69 | enum ehci_rh_state { |
70 | EHCI_RH_HALTED, | |
71 | EHCI_RH_SUSPENDED, | |
c0c53dbc AS |
72 | EHCI_RH_RUNNING, |
73 | EHCI_RH_STOPPING | |
e8799906 AS |
74 | }; |
75 | ||
d58b4bcc AS |
76 | /* |
77 | * Timer events, ordered by increasing delay length. | |
78 | * Always update event_delays_ns[] and event_handlers[] (defined in | |
79 | * ehci-timer.c) in parallel with this list. | |
80 | */ | |
81 | enum ehci_hrtimer_event { | |
31446610 | 82 | EHCI_HRTIMER_POLL_ASS, /* Poll for async schedule off */ |
3ca9aeba | 83 | EHCI_HRTIMER_POLL_PSS, /* Poll for periodic schedule off */ |
bf6387bc | 84 | EHCI_HRTIMER_POLL_DEAD, /* Wait for dead controller to stop */ |
df202255 | 85 | EHCI_HRTIMER_UNLINK_INTR, /* Wait for interrupt QH unlink */ |
55934eb3 | 86 | EHCI_HRTIMER_FREE_ITDS, /* Wait for unused iTDs and siTDs */ |
9d938747 | 87 | EHCI_HRTIMER_IAA_WATCHDOG, /* Handle lost IAA interrupts */ |
3ca9aeba | 88 | EHCI_HRTIMER_DISABLE_PERIODIC, /* Wait to disable periodic sched */ |
31446610 | 89 | EHCI_HRTIMER_DISABLE_ASYNC, /* Wait to disable async sched */ |
d58b4bcc AS |
90 | EHCI_HRTIMER_NUM_EVENTS /* Must come last */ |
91 | }; | |
92 | #define EHCI_HRTIMER_NO_EVENT 99 | |
93 | ||
1da177e4 | 94 | struct ehci_hcd { /* one per controller */ |
d58b4bcc AS |
95 | /* timing support */ |
96 | enum ehci_hrtimer_event next_hrtimer_event; | |
97 | unsigned enabled_hrtimer_events; | |
98 | ktime_t hr_timeouts[EHCI_HRTIMER_NUM_EVENTS]; | |
99 | struct hrtimer hrtimer; | |
100 | ||
3ca9aeba | 101 | int PSS_poll_count; |
31446610 | 102 | int ASS_poll_count; |
bf6387bc | 103 | int died_poll_count; |
3ca9aeba | 104 | |
56c1e26d DB |
105 | /* glue to PCI and HCD framework */ |
106 | struct ehci_caps __iomem *caps; | |
107 | struct ehci_regs __iomem *regs; | |
108 | struct ehci_dbg_port __iomem *debug; | |
109 | ||
110 | __u32 hcs_params; /* cached register copy */ | |
1da177e4 | 111 | spinlock_t lock; |
e8799906 | 112 | enum ehci_rh_state rh_state; |
1da177e4 | 113 | |
df202255 AS |
114 | /* general schedule support */ |
115 | unsigned scanning:1; | |
116 | bool intr_unlinking:1; | |
3c273a05 | 117 | bool async_unlinking:1; |
df202255 | 118 | |
1da177e4 LT |
119 | /* async schedule support */ |
120 | struct ehci_qh *async; | |
3d091a6f | 121 | struct ehci_qh *dummy; /* For AMD quirk use */ |
99ac5b1e | 122 | struct ehci_qh *async_unlink; |
2f5bb665 | 123 | struct ehci_qh *async_unlink_last; |
3c273a05 | 124 | struct ehci_qh *async_iaa; |
004c1968 | 125 | struct ehci_qh *qh_scan_next; |
31446610 | 126 | unsigned async_count; /* async activity count */ |
1da177e4 LT |
127 | |
128 | /* periodic schedule support */ | |
129 | #define DEFAULT_I_TDPS 1024 /* some HCs can do less */ | |
130 | unsigned periodic_size; | |
6dbd682b | 131 | __hc32 *periodic; /* hw periodic table */ |
1da177e4 LT |
132 | dma_addr_t periodic_dma; |
133 | unsigned i_thresh; /* uframes HC might cache */ | |
134 | ||
135 | union ehci_shadow *pshadow; /* mirror hw periodic table */ | |
df202255 AS |
136 | struct ehci_qh *intr_unlink; |
137 | struct ehci_qh *intr_unlink_last; | |
138 | unsigned intr_unlink_cycle; | |
1da177e4 | 139 | int next_uframe; /* scan periodic, start here */ |
3ca9aeba | 140 | unsigned periodic_count; /* periodic activity count */ |
cc62a7eb KS |
141 | unsigned uframe_periodic_max; /* max periodic time per uframe */ |
142 | ||
1da177e4 | 143 | |
0e5f231b | 144 | /* list of itds & sitds completed while clock_frame was still active */ |
9aa09d2f | 145 | struct list_head cached_itd_list; |
55934eb3 | 146 | struct ehci_itd *last_itd_to_free; |
0e5f231b | 147 | struct list_head cached_sitd_list; |
55934eb3 | 148 | struct ehci_sitd *last_sitd_to_free; |
9aa09d2f KW |
149 | unsigned clock_frame; |
150 | ||
1da177e4 LT |
151 | /* per root hub port */ |
152 | unsigned long reset_done [EHCI_MAX_ROOT_PORTS]; | |
383975d7 | 153 | |
57e06c11 AS |
154 | /* bit vectors (one bit per port) */ |
155 | unsigned long bus_suspended; /* which ports were | |
156 | already suspended at the start of a bus suspend */ | |
157 | unsigned long companion_ports; /* which ports are | |
158 | dedicated to the companion controller */ | |
383975d7 AS |
159 | unsigned long owned_ports; /* which ports are |
160 | owned by the companion during a bus suspend */ | |
d1f114d1 AS |
161 | unsigned long port_c_suspend; /* which ports have |
162 | the change-suspend feature turned on */ | |
eafe5b99 AS |
163 | unsigned long suspended_ports; /* which ports are |
164 | suspended */ | |
a448e4dc AS |
165 | unsigned long resuming_ports; /* which ports have |
166 | started to resume */ | |
1da177e4 LT |
167 | |
168 | /* per-HC memory pools (could be per-bus, but ...) */ | |
169 | struct dma_pool *qh_pool; /* qh per active urb */ | |
170 | struct dma_pool *qtd_pool; /* one or more per qh */ | |
171 | struct dma_pool *itd_pool; /* itd per iso urb */ | |
172 | struct dma_pool *sitd_pool; /* sitd per split iso urb */ | |
173 | ||
174 | struct timer_list watchdog; | |
1da177e4 | 175 | unsigned long actions; |
1e12c910 | 176 | unsigned periodic_stamp; |
68335e81 | 177 | unsigned random_frame; |
1da177e4 | 178 | unsigned long next_statechange; |
ee4ecb8a | 179 | ktime_t last_periodic_enable; |
1da177e4 LT |
180 | u32 command; |
181 | ||
8cd42e97 | 182 | /* SILICON QUIRKS */ |
f8aeb3bb | 183 | unsigned no_selective_suspend:1; |
8cd42e97 | 184 | unsigned has_fsl_port_bug:1; /* FreeScale */ |
083522d7 | 185 | unsigned big_endian_mmio:1; |
6dbd682b | 186 | unsigned big_endian_desc:1; |
c430131a | 187 | unsigned big_endian_capbase:1; |
796bcae7 | 188 | unsigned has_amcc_usb23:1; |
403dbd36 | 189 | unsigned need_io_watchdog:1; |
ad93562b | 190 | unsigned amd_pll_fix:1; |
ae68a83b | 191 | unsigned fs_i_thresh:1; /* Intel iso scheduling */ |
3d091a6f | 192 | unsigned use_dummy_qh:1; /* AMD Frame List table quirk*/ |
2f7ac6c1 | 193 | unsigned has_synopsys_hc_bug:1; /* Synopsys HC */ |
68aa95d5 | 194 | unsigned frame_index_bug:1; /* MosChip (AKA NetMos) */ |
796bcae7 VB |
195 | |
196 | /* required for usb32 quirk */ | |
197 | #define OHCI_CTRL_HCFS (3 << 6) | |
198 | #define OHCI_USB_OPER (2 << 6) | |
199 | #define OHCI_USB_SUSPEND (3 << 6) | |
200 | ||
201 | #define OHCI_HCCTRL_OFFSET 0x4 | |
202 | #define OHCI_HCCTRL_LEN 0x4 | |
203 | __hc32 *ohci_hcctrl_reg; | |
331ac6b2 | 204 | unsigned has_hostpc:1; |
48f24970 | 205 | unsigned has_lpm:1; /* support link power management */ |
5a9cdf33 | 206 | unsigned has_ppcd:1; /* support per-port change bits */ |
f8aeb3bb | 207 | u8 sbrn; /* packed release number */ |
1da177e4 | 208 | |
1da177e4 LT |
209 | /* irq statistics */ |
210 | #ifdef EHCI_STATS | |
211 | struct ehci_stats stats; | |
212 | # define COUNT(x) do { (x)++; } while (0) | |
213 | #else | |
214 | # define COUNT(x) do {} while (0) | |
694cc208 TJ |
215 | #endif |
216 | ||
217 | /* debug files */ | |
218 | #ifdef DEBUG | |
219 | struct dentry *debug_dir; | |
1da177e4 LT |
220 | #endif |
221 | }; | |
222 | ||
53bd6a60 | 223 | /* convert between an HCD pointer and the corresponding EHCI_HCD */ |
1da177e4 LT |
224 | static inline struct ehci_hcd *hcd_to_ehci (struct usb_hcd *hcd) |
225 | { | |
226 | return (struct ehci_hcd *) (hcd->hcd_priv); | |
227 | } | |
228 | static inline struct usb_hcd *ehci_to_hcd (struct ehci_hcd *ehci) | |
229 | { | |
230 | return container_of ((void *) ehci, struct usb_hcd, hcd_priv); | |
231 | } | |
232 | ||
1da177e4 LT |
233 | enum ehci_timer_action { |
234 | TIMER_IO_WATCHDOG, | |
1da177e4 | 235 | TIMER_ASYNC_SHRINK, |
1da177e4 LT |
236 | }; |
237 | ||
238 | static inline void | |
239 | timer_action_done (struct ehci_hcd *ehci, enum ehci_timer_action action) | |
240 | { | |
241 | clear_bit (action, &ehci->actions); | |
242 | } | |
243 | ||
1da177e4 LT |
244 | /*-------------------------------------------------------------------------*/ |
245 | ||
0af36739 | 246 | #include <linux/usb/ehci_def.h> |
1da177e4 LT |
247 | |
248 | /*-------------------------------------------------------------------------*/ | |
249 | ||
6dbd682b | 250 | #define QTD_NEXT(ehci, dma) cpu_to_hc32(ehci, (u32)dma) |
1da177e4 LT |
251 | |
252 | /* | |
253 | * EHCI Specification 0.95 Section 3.5 | |
53bd6a60 | 254 | * QTD: describe data transfer components (buffer, direction, ...) |
1da177e4 LT |
255 | * See Fig 3-6 "Queue Element Transfer Descriptor Block Diagram". |
256 | * | |
257 | * These are associated only with "QH" (Queue Head) structures, | |
258 | * used with control, bulk, and interrupt transfers. | |
259 | */ | |
260 | struct ehci_qtd { | |
261 | /* first part defined by EHCI spec */ | |
6dbd682b SR |
262 | __hc32 hw_next; /* see EHCI 3.5.1 */ |
263 | __hc32 hw_alt_next; /* see EHCI 3.5.2 */ | |
264 | __hc32 hw_token; /* see EHCI 3.5.3 */ | |
1da177e4 LT |
265 | #define QTD_TOGGLE (1 << 31) /* data toggle */ |
266 | #define QTD_LENGTH(tok) (((tok)>>16) & 0x7fff) | |
267 | #define QTD_IOC (1 << 15) /* interrupt on complete */ | |
268 | #define QTD_CERR(tok) (((tok)>>10) & 0x3) | |
269 | #define QTD_PID(tok) (((tok)>>8) & 0x3) | |
270 | #define QTD_STS_ACTIVE (1 << 7) /* HC may execute this */ | |
271 | #define QTD_STS_HALT (1 << 6) /* halted on error */ | |
272 | #define QTD_STS_DBE (1 << 5) /* data buffer error (in HC) */ | |
273 | #define QTD_STS_BABBLE (1 << 4) /* device was babbling (qtd halted) */ | |
274 | #define QTD_STS_XACT (1 << 3) /* device gave illegal response */ | |
275 | #define QTD_STS_MMF (1 << 2) /* incomplete split transaction */ | |
276 | #define QTD_STS_STS (1 << 1) /* split transaction state */ | |
277 | #define QTD_STS_PING (1 << 0) /* issue PING? */ | |
6dbd682b SR |
278 | |
279 | #define ACTIVE_BIT(ehci) cpu_to_hc32(ehci, QTD_STS_ACTIVE) | |
280 | #define HALT_BIT(ehci) cpu_to_hc32(ehci, QTD_STS_HALT) | |
281 | #define STATUS_BIT(ehci) cpu_to_hc32(ehci, QTD_STS_STS) | |
282 | ||
283 | __hc32 hw_buf [5]; /* see EHCI 3.5.4 */ | |
284 | __hc32 hw_buf_hi [5]; /* Appendix B */ | |
1da177e4 LT |
285 | |
286 | /* the rest is HCD-private */ | |
287 | dma_addr_t qtd_dma; /* qtd address */ | |
288 | struct list_head qtd_list; /* sw qtd list */ | |
289 | struct urb *urb; /* qtd's urb */ | |
290 | size_t length; /* length of buffer */ | |
291 | } __attribute__ ((aligned (32))); | |
292 | ||
293 | /* mask NakCnt+T in qh->hw_alt_next */ | |
6dbd682b | 294 | #define QTD_MASK(ehci) cpu_to_hc32 (ehci, ~0x1f) |
1da177e4 LT |
295 | |
296 | #define IS_SHORT_READ(token) (QTD_LENGTH (token) != 0 && QTD_PID (token) == 1) | |
297 | ||
298 | /*-------------------------------------------------------------------------*/ | |
299 | ||
300 | /* type tag from {qh,itd,sitd,fstn}->hw_next */ | |
6dbd682b | 301 | #define Q_NEXT_TYPE(ehci,dma) ((dma) & cpu_to_hc32(ehci, 3 << 1)) |
1da177e4 | 302 | |
6dbd682b SR |
303 | /* |
304 | * Now the following defines are not converted using the | |
551509d2 | 305 | * cpu_to_le32() macro anymore, since we have to support |
6dbd682b SR |
306 | * "dynamic" switching between be and le support, so that the driver |
307 | * can be used on one system with SoC EHCI controller using big-endian | |
308 | * descriptors as well as a normal little-endian PCI EHCI controller. | |
309 | */ | |
1da177e4 | 310 | /* values for that type tag */ |
6dbd682b SR |
311 | #define Q_TYPE_ITD (0 << 1) |
312 | #define Q_TYPE_QH (1 << 1) | |
313 | #define Q_TYPE_SITD (2 << 1) | |
314 | #define Q_TYPE_FSTN (3 << 1) | |
1da177e4 LT |
315 | |
316 | /* next async queue entry, or pointer to interrupt/periodic QH */ | |
6dbd682b | 317 | #define QH_NEXT(ehci,dma) (cpu_to_hc32(ehci, (((u32)dma)&~0x01f)|Q_TYPE_QH)) |
1da177e4 LT |
318 | |
319 | /* for periodic/async schedules and qtd lists, mark end of list */ | |
6dbd682b | 320 | #define EHCI_LIST_END(ehci) cpu_to_hc32(ehci, 1) /* "null pointer" to hw */ |
1da177e4 LT |
321 | |
322 | /* | |
323 | * Entries in periodic shadow table are pointers to one of four kinds | |
324 | * of data structure. That's dictated by the hardware; a type tag is | |
325 | * encoded in the low bits of the hardware's periodic schedule. Use | |
326 | * Q_NEXT_TYPE to get the tag. | |
327 | * | |
328 | * For entries in the async schedule, the type tag always says "qh". | |
329 | */ | |
330 | union ehci_shadow { | |
53bd6a60 | 331 | struct ehci_qh *qh; /* Q_TYPE_QH */ |
1da177e4 LT |
332 | struct ehci_itd *itd; /* Q_TYPE_ITD */ |
333 | struct ehci_sitd *sitd; /* Q_TYPE_SITD */ | |
334 | struct ehci_fstn *fstn; /* Q_TYPE_FSTN */ | |
6dbd682b | 335 | __hc32 *hw_next; /* (all types) */ |
1da177e4 LT |
336 | void *ptr; |
337 | }; | |
338 | ||
339 | /*-------------------------------------------------------------------------*/ | |
340 | ||
341 | /* | |
342 | * EHCI Specification 0.95 Section 3.6 | |
343 | * QH: describes control/bulk/interrupt endpoints | |
344 | * See Fig 3-7 "Queue Head Structure Layout". | |
345 | * | |
346 | * These appear in both the async and (for interrupt) periodic schedules. | |
347 | */ | |
348 | ||
3807e26d AD |
349 | /* first part defined by EHCI spec */ |
350 | struct ehci_qh_hw { | |
6dbd682b SR |
351 | __hc32 hw_next; /* see EHCI 3.6.1 */ |
352 | __hc32 hw_info1; /* see EHCI 3.6.2 */ | |
4c53de72 AS |
353 | #define QH_CONTROL_EP (1 << 27) /* FS/LS control endpoint */ |
354 | #define QH_HEAD (1 << 15) /* Head of async reclamation list */ | |
355 | #define QH_TOGGLE_CTL (1 << 14) /* Data toggle control */ | |
356 | #define QH_HIGH_SPEED (2 << 12) /* Endpoint speed */ | |
357 | #define QH_LOW_SPEED (1 << 12) | |
358 | #define QH_FULL_SPEED (0 << 12) | |
359 | #define QH_INACTIVATE (1 << 7) /* Inactivate on next transaction */ | |
6dbd682b | 360 | __hc32 hw_info2; /* see EHCI 3.6.2 */ |
7dedacf4 DB |
361 | #define QH_SMASK 0x000000ff |
362 | #define QH_CMASK 0x0000ff00 | |
363 | #define QH_HUBADDR 0x007f0000 | |
364 | #define QH_HUBPORT 0x3f800000 | |
365 | #define QH_MULT 0xc0000000 | |
6dbd682b | 366 | __hc32 hw_current; /* qtd list - see EHCI 3.6.4 */ |
53bd6a60 | 367 | |
1da177e4 | 368 | /* qtd overlay (hardware parts of a struct ehci_qtd) */ |
6dbd682b SR |
369 | __hc32 hw_qtd_next; |
370 | __hc32 hw_alt_next; | |
371 | __hc32 hw_token; | |
372 | __hc32 hw_buf [5]; | |
373 | __hc32 hw_buf_hi [5]; | |
3807e26d | 374 | } __attribute__ ((aligned(32))); |
1da177e4 | 375 | |
3807e26d | 376 | struct ehci_qh { |
8c5bf7be | 377 | struct ehci_qh_hw *hw; /* Must come first */ |
1da177e4 LT |
378 | /* the rest is HCD-private */ |
379 | dma_addr_t qh_dma; /* address of qh */ | |
380 | union ehci_shadow qh_next; /* ptr to qh; or periodic */ | |
381 | struct list_head qtd_list; /* sw qtd list */ | |
382 | struct ehci_qtd *dummy; | |
99ac5b1e | 383 | struct ehci_qh *unlink_next; /* next on unlink list */ |
1da177e4 | 384 | |
004c1968 | 385 | unsigned long unlink_time; |
df202255 | 386 | unsigned unlink_cycle; |
1da177e4 LT |
387 | unsigned stamp; |
388 | ||
3a44494e | 389 | u8 needs_rescan; /* Dequeue during giveback */ |
1da177e4 LT |
390 | u8 qh_state; |
391 | #define QH_STATE_LINKED 1 /* HC sees this */ | |
392 | #define QH_STATE_UNLINK 2 /* HC may still see this */ | |
393 | #define QH_STATE_IDLE 3 /* HC doesn't see this */ | |
99ac5b1e | 394 | #define QH_STATE_UNLINK_WAIT 4 /* LINKED and on unlink q */ |
1da177e4 LT |
395 | #define QH_STATE_COMPLETING 5 /* don't touch token.HALT */ |
396 | ||
a2c2706e AS |
397 | u8 xacterrs; /* XactErr retry counter */ |
398 | #define QH_XACTERR_MAX 32 /* XactErr retry limit */ | |
399 | ||
1da177e4 LT |
400 | /* periodic schedule info */ |
401 | u8 usecs; /* intr bandwidth */ | |
402 | u8 gap_uf; /* uframes split/csplit gap */ | |
403 | u8 c_usecs; /* ... split completion bw */ | |
d0384200 | 404 | u16 tt_usecs; /* tt downstream bandwidth */ |
1da177e4 LT |
405 | unsigned short period; /* polling interval */ |
406 | unsigned short start; /* where polling starts */ | |
407 | #define NO_FRAME ((unsigned short)~0) /* pick new start */ | |
914b7012 | 408 | |
1da177e4 | 409 | struct usb_device *dev; /* access to TT */ |
e04f5f7e | 410 | unsigned is_out:1; /* bulk or intr OUT */ |
914b7012 | 411 | unsigned clearing_tt:1; /* Clear-TT-Buf in progress */ |
3807e26d | 412 | }; |
1da177e4 LT |
413 | |
414 | /*-------------------------------------------------------------------------*/ | |
415 | ||
416 | /* description of one iso transaction (up to 3 KB data if highspeed) */ | |
417 | struct ehci_iso_packet { | |
418 | /* These will be copied to iTD when scheduling */ | |
419 | u64 bufp; /* itd->hw_bufp{,_hi}[pg] |= */ | |
6dbd682b | 420 | __hc32 transaction; /* itd->hw_transaction[i] |= */ |
1da177e4 LT |
421 | u8 cross; /* buf crosses pages */ |
422 | /* for full speed OUT splits */ | |
423 | u32 buf1; | |
424 | }; | |
425 | ||
426 | /* temporary schedule data for packets from iso urbs (both speeds) | |
427 | * each packet is one logical usb transaction to the device (not TT), | |
428 | * beginning at stream->next_uframe | |
429 | */ | |
430 | struct ehci_iso_sched { | |
431 | struct list_head td_list; | |
432 | unsigned span; | |
433 | struct ehci_iso_packet packet [0]; | |
434 | }; | |
435 | ||
436 | /* | |
437 | * ehci_iso_stream - groups all (s)itds for this endpoint. | |
438 | * acts like a qh would, if EHCI had them for ISO. | |
439 | */ | |
440 | struct ehci_iso_stream { | |
1082f57a CL |
441 | /* first field matches ehci_hq, but is NULL */ |
442 | struct ehci_qh_hw *hw; | |
1da177e4 | 443 | |
1da177e4 LT |
444 | u8 bEndpointAddress; |
445 | u8 highspeed; | |
1da177e4 LT |
446 | struct list_head td_list; /* queued itds/sitds */ |
447 | struct list_head free_list; /* list of unused itds/sitds */ | |
448 | struct usb_device *udev; | |
53bd6a60 | 449 | struct usb_host_endpoint *ep; |
1da177e4 LT |
450 | |
451 | /* output of (re)scheduling */ | |
1da177e4 | 452 | int next_uframe; |
6dbd682b | 453 | __hc32 splits; |
1da177e4 LT |
454 | |
455 | /* the rest is derived from the endpoint descriptor, | |
456 | * trusting urb->interval == f(epdesc->bInterval) and | |
457 | * including the extra info for hw_bufp[0..2] | |
458 | */ | |
1da177e4 | 459 | u8 usecs, c_usecs; |
c06d4dcf | 460 | u16 interval; |
d0384200 | 461 | u16 tt_usecs; |
1da177e4 LT |
462 | u16 maxp; |
463 | u16 raw_mask; | |
464 | unsigned bandwidth; | |
465 | ||
466 | /* This is used to initialize iTD's hw_bufp fields */ | |
6dbd682b SR |
467 | __hc32 buf0; |
468 | __hc32 buf1; | |
469 | __hc32 buf2; | |
1da177e4 LT |
470 | |
471 | /* this is used to initialize sITD's tt info */ | |
6dbd682b | 472 | __hc32 address; |
1da177e4 LT |
473 | }; |
474 | ||
475 | /*-------------------------------------------------------------------------*/ | |
476 | ||
477 | /* | |
478 | * EHCI Specification 0.95 Section 3.3 | |
479 | * Fig 3-4 "Isochronous Transaction Descriptor (iTD)" | |
480 | * | |
481 | * Schedule records for high speed iso xfers | |
482 | */ | |
483 | struct ehci_itd { | |
484 | /* first part defined by EHCI spec */ | |
6dbd682b SR |
485 | __hc32 hw_next; /* see EHCI 3.3.1 */ |
486 | __hc32 hw_transaction [8]; /* see EHCI 3.3.2 */ | |
1da177e4 LT |
487 | #define EHCI_ISOC_ACTIVE (1<<31) /* activate transfer this slot */ |
488 | #define EHCI_ISOC_BUF_ERR (1<<30) /* Data buffer error */ | |
489 | #define EHCI_ISOC_BABBLE (1<<29) /* babble detected */ | |
490 | #define EHCI_ISOC_XACTERR (1<<28) /* XactErr - transaction error */ | |
491 | #define EHCI_ITD_LENGTH(tok) (((tok)>>16) & 0x0fff) | |
492 | #define EHCI_ITD_IOC (1 << 15) /* interrupt on complete */ | |
493 | ||
6dbd682b | 494 | #define ITD_ACTIVE(ehci) cpu_to_hc32(ehci, EHCI_ISOC_ACTIVE) |
1da177e4 | 495 | |
6dbd682b SR |
496 | __hc32 hw_bufp [7]; /* see EHCI 3.3.3 */ |
497 | __hc32 hw_bufp_hi [7]; /* Appendix B */ | |
1da177e4 LT |
498 | |
499 | /* the rest is HCD-private */ | |
500 | dma_addr_t itd_dma; /* for this itd */ | |
501 | union ehci_shadow itd_next; /* ptr to periodic q entry */ | |
502 | ||
503 | struct urb *urb; | |
504 | struct ehci_iso_stream *stream; /* endpoint's queue */ | |
505 | struct list_head itd_list; /* list of stream's itds */ | |
506 | ||
507 | /* any/all hw_transactions here may be used by that urb */ | |
508 | unsigned frame; /* where scheduled */ | |
509 | unsigned pg; | |
510 | unsigned index[8]; /* in urb->iso_frame_desc */ | |
1da177e4 LT |
511 | } __attribute__ ((aligned (32))); |
512 | ||
513 | /*-------------------------------------------------------------------------*/ | |
514 | ||
515 | /* | |
53bd6a60 | 516 | * EHCI Specification 0.95 Section 3.4 |
1da177e4 LT |
517 | * siTD, aka split-transaction isochronous Transfer Descriptor |
518 | * ... describe full speed iso xfers through TT in hubs | |
519 | * see Figure 3-5 "Split-transaction Isochronous Transaction Descriptor (siTD) | |
520 | */ | |
521 | struct ehci_sitd { | |
522 | /* first part defined by EHCI spec */ | |
6dbd682b | 523 | __hc32 hw_next; |
1da177e4 | 524 | /* uses bit field macros above - see EHCI 0.95 Table 3-8 */ |
6dbd682b SR |
525 | __hc32 hw_fullspeed_ep; /* EHCI table 3-9 */ |
526 | __hc32 hw_uframe; /* EHCI table 3-10 */ | |
527 | __hc32 hw_results; /* EHCI table 3-11 */ | |
1da177e4 LT |
528 | #define SITD_IOC (1 << 31) /* interrupt on completion */ |
529 | #define SITD_PAGE (1 << 30) /* buffer 0/1 */ | |
530 | #define SITD_LENGTH(x) (0x3ff & ((x)>>16)) | |
531 | #define SITD_STS_ACTIVE (1 << 7) /* HC may execute this */ | |
532 | #define SITD_STS_ERR (1 << 6) /* error from TT */ | |
533 | #define SITD_STS_DBE (1 << 5) /* data buffer error (in HC) */ | |
534 | #define SITD_STS_BABBLE (1 << 4) /* device was babbling */ | |
535 | #define SITD_STS_XACT (1 << 3) /* illegal IN response */ | |
536 | #define SITD_STS_MMF (1 << 2) /* incomplete split transaction */ | |
537 | #define SITD_STS_STS (1 << 1) /* split transaction state */ | |
538 | ||
6dbd682b | 539 | #define SITD_ACTIVE(ehci) cpu_to_hc32(ehci, SITD_STS_ACTIVE) |
1da177e4 | 540 | |
6dbd682b SR |
541 | __hc32 hw_buf [2]; /* EHCI table 3-12 */ |
542 | __hc32 hw_backpointer; /* EHCI table 3-13 */ | |
543 | __hc32 hw_buf_hi [2]; /* Appendix B */ | |
1da177e4 LT |
544 | |
545 | /* the rest is HCD-private */ | |
546 | dma_addr_t sitd_dma; | |
547 | union ehci_shadow sitd_next; /* ptr to periodic q entry */ | |
548 | ||
549 | struct urb *urb; | |
550 | struct ehci_iso_stream *stream; /* endpoint's queue */ | |
551 | struct list_head sitd_list; /* list of stream's sitds */ | |
552 | unsigned frame; | |
553 | unsigned index; | |
554 | } __attribute__ ((aligned (32))); | |
555 | ||
556 | /*-------------------------------------------------------------------------*/ | |
557 | ||
558 | /* | |
559 | * EHCI Specification 0.96 Section 3.7 | |
560 | * Periodic Frame Span Traversal Node (FSTN) | |
561 | * | |
562 | * Manages split interrupt transactions (using TT) that span frame boundaries | |
563 | * into uframes 0/1; see 4.12.2.2. In those uframes, a "save place" FSTN | |
564 | * makes the HC jump (back) to a QH to scan for fs/ls QH completions until | |
565 | * it hits a "restore" FSTN; then it returns to finish other uframe 0/1 work. | |
566 | */ | |
567 | struct ehci_fstn { | |
6dbd682b SR |
568 | __hc32 hw_next; /* any periodic q entry */ |
569 | __hc32 hw_prev; /* qh or EHCI_LIST_END */ | |
1da177e4 LT |
570 | |
571 | /* the rest is HCD-private */ | |
572 | dma_addr_t fstn_dma; | |
573 | union ehci_shadow fstn_next; /* ptr to periodic q entry */ | |
574 | } __attribute__ ((aligned (32))); | |
575 | ||
576 | /*-------------------------------------------------------------------------*/ | |
577 | ||
16032c4f AS |
578 | /* Prepare the PORTSC wakeup flags during controller suspend/resume */ |
579 | ||
4147200d AS |
580 | #define ehci_prepare_ports_for_controller_suspend(ehci, do_wakeup) \ |
581 | ehci_adjust_port_wakeup_flags(ehci, true, do_wakeup); | |
16032c4f | 582 | |
4147200d AS |
583 | #define ehci_prepare_ports_for_controller_resume(ehci) \ |
584 | ehci_adjust_port_wakeup_flags(ehci, false, false); | |
16032c4f AS |
585 | |
586 | /*-------------------------------------------------------------------------*/ | |
587 | ||
1da177e4 LT |
588 | #ifdef CONFIG_USB_EHCI_ROOT_HUB_TT |
589 | ||
590 | /* | |
591 | * Some EHCI controllers have a Transaction Translator built into the | |
592 | * root hub. This is a non-standard feature. Each controller will need | |
593 | * to add code to the following inline functions, and call them as | |
594 | * needed (mostly in root hub code). | |
595 | */ | |
596 | ||
a8e51775 | 597 | #define ehci_is_TDI(e) (ehci_to_hcd(e)->has_tt) |
1da177e4 LT |
598 | |
599 | /* Returns the speed of a device attached to a port on the root hub. */ | |
600 | static inline unsigned int | |
601 | ehci_port_speed(struct ehci_hcd *ehci, unsigned int portsc) | |
602 | { | |
603 | if (ehci_is_TDI(ehci)) { | |
331ac6b2 | 604 | switch ((portsc >> (ehci->has_hostpc ? 25 : 26)) & 3) { |
1da177e4 LT |
605 | case 0: |
606 | return 0; | |
607 | case 1: | |
288ead45 | 608 | return USB_PORT_STAT_LOW_SPEED; |
1da177e4 LT |
609 | case 2: |
610 | default: | |
288ead45 | 611 | return USB_PORT_STAT_HIGH_SPEED; |
1da177e4 LT |
612 | } |
613 | } | |
288ead45 | 614 | return USB_PORT_STAT_HIGH_SPEED; |
1da177e4 LT |
615 | } |
616 | ||
617 | #else | |
618 | ||
619 | #define ehci_is_TDI(e) (0) | |
620 | ||
288ead45 | 621 | #define ehci_port_speed(ehci, portsc) USB_PORT_STAT_HIGH_SPEED |
1da177e4 LT |
622 | #endif |
623 | ||
8cd42e97 KG |
624 | /*-------------------------------------------------------------------------*/ |
625 | ||
626 | #ifdef CONFIG_PPC_83xx | |
627 | /* Some Freescale processors have an erratum in which the TT | |
628 | * port number in the queue head was 0..N-1 instead of 1..N. | |
629 | */ | |
630 | #define ehci_has_fsl_portno_bug(e) ((e)->has_fsl_port_bug) | |
631 | #else | |
632 | #define ehci_has_fsl_portno_bug(e) (0) | |
633 | #endif | |
634 | ||
083522d7 BH |
635 | /* |
636 | * While most USB host controllers implement their registers in | |
637 | * little-endian format, a minority (celleb companion chip) implement | |
638 | * them in big endian format. | |
639 | * | |
640 | * This attempts to support either format at compile time without a | |
641 | * runtime penalty, or both formats with the additional overhead | |
642 | * of checking a flag bit. | |
c430131a JA |
643 | * |
644 | * ehci_big_endian_capbase is a special quirk for controllers that | |
645 | * implement the HC capability registers as separate registers and not | |
646 | * as fields of a 32-bit register. | |
083522d7 BH |
647 | */ |
648 | ||
649 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO | |
650 | #define ehci_big_endian_mmio(e) ((e)->big_endian_mmio) | |
c430131a | 651 | #define ehci_big_endian_capbase(e) ((e)->big_endian_capbase) |
083522d7 BH |
652 | #else |
653 | #define ehci_big_endian_mmio(e) 0 | |
c430131a | 654 | #define ehci_big_endian_capbase(e) 0 |
083522d7 BH |
655 | #endif |
656 | ||
6dbd682b SR |
657 | /* |
658 | * Big-endian read/write functions are arch-specific. | |
659 | * Other arches can be added if/when they're needed. | |
6dbd682b | 660 | */ |
91bc4d31 VB |
661 | #if defined(CONFIG_ARM) && defined(CONFIG_ARCH_IXP4XX) |
662 | #define readl_be(addr) __raw_readl((__force unsigned *)addr) | |
663 | #define writel_be(val, addr) __raw_writel(val, (__force unsigned *)addr) | |
664 | #endif | |
665 | ||
6dbd682b SR |
666 | static inline unsigned int ehci_readl(const struct ehci_hcd *ehci, |
667 | __u32 __iomem * regs) | |
083522d7 | 668 | { |
d728e327 | 669 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO |
083522d7 | 670 | return ehci_big_endian_mmio(ehci) ? |
68f50e52 AV |
671 | readl_be(regs) : |
672 | readl(regs); | |
d728e327 | 673 | #else |
68f50e52 | 674 | return readl(regs); |
d728e327 | 675 | #endif |
083522d7 BH |
676 | } |
677 | ||
6dbd682b SR |
678 | static inline void ehci_writel(const struct ehci_hcd *ehci, |
679 | const unsigned int val, __u32 __iomem *regs) | |
083522d7 | 680 | { |
d728e327 | 681 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO |
083522d7 | 682 | ehci_big_endian_mmio(ehci) ? |
68f50e52 AV |
683 | writel_be(val, regs) : |
684 | writel(val, regs); | |
d728e327 | 685 | #else |
68f50e52 | 686 | writel(val, regs); |
d728e327 | 687 | #endif |
083522d7 | 688 | } |
8cd42e97 | 689 | |
796bcae7 VB |
690 | /* |
691 | * On certain ppc-44x SoC there is a HW issue, that could only worked around with | |
692 | * explicit suspend/operate of OHCI. This function hereby makes sense only on that arch. | |
25985edc | 693 | * Other common bits are dependent on has_amcc_usb23 quirk flag. |
796bcae7 VB |
694 | */ |
695 | #ifdef CONFIG_44x | |
696 | static inline void set_ohci_hcfs(struct ehci_hcd *ehci, int operational) | |
697 | { | |
698 | u32 hc_control; | |
699 | ||
700 | hc_control = (readl_be(ehci->ohci_hcctrl_reg) & ~OHCI_CTRL_HCFS); | |
701 | if (operational) | |
702 | hc_control |= OHCI_USB_OPER; | |
703 | else | |
704 | hc_control |= OHCI_USB_SUSPEND; | |
705 | ||
706 | writel_be(hc_control, ehci->ohci_hcctrl_reg); | |
707 | (void) readl_be(ehci->ohci_hcctrl_reg); | |
708 | } | |
709 | #else | |
710 | static inline void set_ohci_hcfs(struct ehci_hcd *ehci, int operational) | |
711 | { } | |
712 | #endif | |
713 | ||
1da177e4 LT |
714 | /*-------------------------------------------------------------------------*/ |
715 | ||
6dbd682b SR |
716 | /* |
717 | * The AMCC 440EPx not only implements its EHCI registers in big-endian | |
718 | * format, but also its DMA data structures (descriptors). | |
719 | * | |
720 | * EHCI controllers accessed through PCI work normally (little-endian | |
721 | * everywhere), so we won't bother supporting a BE-only mode for now. | |
722 | */ | |
723 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_DESC | |
724 | #define ehci_big_endian_desc(e) ((e)->big_endian_desc) | |
725 | ||
726 | /* cpu to ehci */ | |
727 | static inline __hc32 cpu_to_hc32 (const struct ehci_hcd *ehci, const u32 x) | |
728 | { | |
729 | return ehci_big_endian_desc(ehci) | |
730 | ? (__force __hc32)cpu_to_be32(x) | |
731 | : (__force __hc32)cpu_to_le32(x); | |
732 | } | |
733 | ||
734 | /* ehci to cpu */ | |
735 | static inline u32 hc32_to_cpu (const struct ehci_hcd *ehci, const __hc32 x) | |
736 | { | |
737 | return ehci_big_endian_desc(ehci) | |
738 | ? be32_to_cpu((__force __be32)x) | |
739 | : le32_to_cpu((__force __le32)x); | |
740 | } | |
741 | ||
742 | static inline u32 hc32_to_cpup (const struct ehci_hcd *ehci, const __hc32 *x) | |
743 | { | |
744 | return ehci_big_endian_desc(ehci) | |
745 | ? be32_to_cpup((__force __be32 *)x) | |
746 | : le32_to_cpup((__force __le32 *)x); | |
747 | } | |
748 | ||
749 | #else | |
750 | ||
751 | /* cpu to ehci */ | |
752 | static inline __hc32 cpu_to_hc32 (const struct ehci_hcd *ehci, const u32 x) | |
753 | { | |
754 | return cpu_to_le32(x); | |
755 | } | |
756 | ||
757 | /* ehci to cpu */ | |
758 | static inline u32 hc32_to_cpu (const struct ehci_hcd *ehci, const __hc32 x) | |
759 | { | |
760 | return le32_to_cpu(x); | |
761 | } | |
762 | ||
763 | static inline u32 hc32_to_cpup (const struct ehci_hcd *ehci, const __hc32 *x) | |
764 | { | |
765 | return le32_to_cpup(x); | |
766 | } | |
767 | ||
768 | #endif | |
769 | ||
770 | /*-------------------------------------------------------------------------*/ | |
771 | ||
68aa95d5 AS |
772 | #ifdef CONFIG_PCI |
773 | ||
774 | /* For working around the MosChip frame-index-register bug */ | |
775 | static unsigned ehci_read_frame_index(struct ehci_hcd *ehci); | |
776 | ||
777 | #else | |
778 | ||
779 | static inline unsigned ehci_read_frame_index(struct ehci_hcd *ehci) | |
780 | { | |
781 | return ehci_readl(ehci, &ehci->regs->frame_index); | |
782 | } | |
783 | ||
784 | #endif | |
785 | ||
786 | /*-------------------------------------------------------------------------*/ | |
787 | ||
1da177e4 LT |
788 | #ifndef DEBUG |
789 | #define STUB_DEBUG_FILES | |
790 | #endif /* DEBUG */ | |
791 | ||
792 | /*-------------------------------------------------------------------------*/ | |
793 | ||
794 | #endif /* __LINUX_EHCI_HCD_H */ |