Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * Copyright (c) 2001-2002 by David Brownell | |
53bd6a60 | 3 | * |
1da177e4 LT |
4 | * This program is free software; you can redistribute it and/or modify it |
5 | * under the terms of the GNU General Public License as published by the | |
6 | * Free Software Foundation; either version 2 of the License, or (at your | |
7 | * option) any later version. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, but | |
10 | * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY | |
11 | * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 | * for more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License | |
15 | * along with this program; if not, write to the Free Software Foundation, | |
16 | * Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
17 | */ | |
18 | ||
19 | #ifndef __LINUX_EHCI_HCD_H | |
20 | #define __LINUX_EHCI_HCD_H | |
21 | ||
22 | /* definitions used for the EHCI driver */ | |
23 | ||
6dbd682b SR |
24 | /* |
25 | * __hc32 and __hc16 are "Host Controller" types, they may be equivalent to | |
26 | * __leXX (normally) or __beXX (given EHCI_BIG_ENDIAN_DESC), depending on | |
27 | * the host controller implementation. | |
28 | * | |
29 | * To facilitate the strongest possible byte-order checking from "sparse" | |
30 | * and so on, we use __leXX unless that's not practical. | |
31 | */ | |
32 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_DESC | |
33 | typedef __u32 __bitwise __hc32; | |
34 | typedef __u16 __bitwise __hc16; | |
35 | #else | |
36 | #define __hc32 __le32 | |
37 | #define __hc16 __le16 | |
38 | #endif | |
39 | ||
411c9403 | 40 | /* statistics can be kept for tuning/monitoring */ |
9ec6e9d3 RQ |
41 | #ifdef DEBUG |
42 | #define EHCI_STATS | |
43 | #endif | |
44 | ||
1da177e4 LT |
45 | struct ehci_stats { |
46 | /* irq usage */ | |
47 | unsigned long normal; | |
48 | unsigned long error; | |
99ac5b1e | 49 | unsigned long iaa; |
1da177e4 LT |
50 | unsigned long lost_iaa; |
51 | ||
52 | /* termination of urbs from core */ | |
53 | unsigned long complete; | |
54 | unsigned long unlink; | |
55 | }; | |
56 | ||
57 | /* ehci_hcd->lock guards shared data against other CPUs: | |
99ac5b1e | 58 | * ehci_hcd: async, unlink, periodic (and shadow), ... |
1da177e4 LT |
59 | * usb_host_endpoint: hcpriv |
60 | * ehci_qh: qh_next, qtd_list | |
61 | * ehci_qtd: qtd_list | |
62 | * | |
63 | * Also, hold this lock when talking to HC registers or | |
64 | * when updating hw_* fields in shared qh/qtd/... structures. | |
65 | */ | |
66 | ||
67 | #define EHCI_MAX_ROOT_PORTS 15 /* see HCS_N_PORTS */ | |
68 | ||
c0c53dbc AS |
69 | /* |
70 | * ehci_rh_state values of EHCI_RH_RUNNING or above mean that the | |
71 | * controller may be doing DMA. Lower values mean there's no DMA. | |
72 | */ | |
e8799906 AS |
73 | enum ehci_rh_state { |
74 | EHCI_RH_HALTED, | |
75 | EHCI_RH_SUSPENDED, | |
c0c53dbc AS |
76 | EHCI_RH_RUNNING, |
77 | EHCI_RH_STOPPING | |
e8799906 AS |
78 | }; |
79 | ||
d58b4bcc AS |
80 | /* |
81 | * Timer events, ordered by increasing delay length. | |
82 | * Always update event_delays_ns[] and event_handlers[] (defined in | |
83 | * ehci-timer.c) in parallel with this list. | |
84 | */ | |
85 | enum ehci_hrtimer_event { | |
31446610 | 86 | EHCI_HRTIMER_POLL_ASS, /* Poll for async schedule off */ |
3ca9aeba | 87 | EHCI_HRTIMER_POLL_PSS, /* Poll for periodic schedule off */ |
bf6387bc | 88 | EHCI_HRTIMER_POLL_DEAD, /* Wait for dead controller to stop */ |
df202255 | 89 | EHCI_HRTIMER_UNLINK_INTR, /* Wait for interrupt QH unlink */ |
55934eb3 | 90 | EHCI_HRTIMER_FREE_ITDS, /* Wait for unused iTDs and siTDs */ |
32830f20 | 91 | EHCI_HRTIMER_ASYNC_UNLINKS, /* Unlink empty async QHs */ |
9d938747 | 92 | EHCI_HRTIMER_IAA_WATCHDOG, /* Handle lost IAA interrupts */ |
3ca9aeba | 93 | EHCI_HRTIMER_DISABLE_PERIODIC, /* Wait to disable periodic sched */ |
31446610 | 94 | EHCI_HRTIMER_DISABLE_ASYNC, /* Wait to disable async sched */ |
18aafe64 | 95 | EHCI_HRTIMER_IO_WATCHDOG, /* Check for missing IRQs */ |
d58b4bcc AS |
96 | EHCI_HRTIMER_NUM_EVENTS /* Must come last */ |
97 | }; | |
98 | #define EHCI_HRTIMER_NO_EVENT 99 | |
99 | ||
1da177e4 | 100 | struct ehci_hcd { /* one per controller */ |
d58b4bcc AS |
101 | /* timing support */ |
102 | enum ehci_hrtimer_event next_hrtimer_event; | |
103 | unsigned enabled_hrtimer_events; | |
104 | ktime_t hr_timeouts[EHCI_HRTIMER_NUM_EVENTS]; | |
105 | struct hrtimer hrtimer; | |
106 | ||
3ca9aeba | 107 | int PSS_poll_count; |
31446610 | 108 | int ASS_poll_count; |
bf6387bc | 109 | int died_poll_count; |
3ca9aeba | 110 | |
56c1e26d DB |
111 | /* glue to PCI and HCD framework */ |
112 | struct ehci_caps __iomem *caps; | |
113 | struct ehci_regs __iomem *regs; | |
114 | struct ehci_dbg_port __iomem *debug; | |
115 | ||
116 | __u32 hcs_params; /* cached register copy */ | |
1da177e4 | 117 | spinlock_t lock; |
e8799906 | 118 | enum ehci_rh_state rh_state; |
1da177e4 | 119 | |
df202255 | 120 | /* general schedule support */ |
361aabf3 AS |
121 | bool scanning:1; |
122 | bool need_rescan:1; | |
df202255 | 123 | bool intr_unlinking:1; |
214ac7a0 | 124 | bool iaa_in_progress:1; |
3c273a05 | 125 | bool async_unlinking:1; |
43fe3a99 | 126 | bool shutdown:1; |
569b394f | 127 | struct ehci_qh *qh_scan_next; |
df202255 | 128 | |
1da177e4 LT |
129 | /* async schedule support */ |
130 | struct ehci_qh *async; | |
3d091a6f | 131 | struct ehci_qh *dummy; /* For AMD quirk use */ |
6e018751 | 132 | struct list_head async_unlink; |
214ac7a0 | 133 | struct list_head async_idle; |
32830f20 | 134 | unsigned async_unlink_cycle; |
31446610 | 135 | unsigned async_count; /* async activity count */ |
1da177e4 LT |
136 | |
137 | /* periodic schedule support */ | |
138 | #define DEFAULT_I_TDPS 1024 /* some HCs can do less */ | |
139 | unsigned periodic_size; | |
6dbd682b | 140 | __hc32 *periodic; /* hw periodic table */ |
1da177e4 | 141 | dma_addr_t periodic_dma; |
569b394f | 142 | struct list_head intr_qh_list; |
1da177e4 LT |
143 | unsigned i_thresh; /* uframes HC might cache */ |
144 | ||
145 | union ehci_shadow *pshadow; /* mirror hw periodic table */ | |
6e018751 | 146 | struct list_head intr_unlink; |
df202255 | 147 | unsigned intr_unlink_cycle; |
f4289078 | 148 | unsigned now_frame; /* frame from HC hardware */ |
c3ee9b76 | 149 | unsigned last_iso_frame; /* last frame scanned for iso */ |
569b394f AS |
150 | unsigned intr_count; /* intr activity count */ |
151 | unsigned isoc_count; /* isoc activity count */ | |
3ca9aeba | 152 | unsigned periodic_count; /* periodic activity count */ |
cc62a7eb KS |
153 | unsigned uframe_periodic_max; /* max periodic time per uframe */ |
154 | ||
1da177e4 | 155 | |
f4289078 | 156 | /* list of itds & sitds completed while now_frame was still active */ |
9aa09d2f | 157 | struct list_head cached_itd_list; |
55934eb3 | 158 | struct ehci_itd *last_itd_to_free; |
0e5f231b | 159 | struct list_head cached_sitd_list; |
55934eb3 | 160 | struct ehci_sitd *last_sitd_to_free; |
9aa09d2f | 161 | |
1da177e4 LT |
162 | /* per root hub port */ |
163 | unsigned long reset_done [EHCI_MAX_ROOT_PORTS]; | |
383975d7 | 164 | |
57e06c11 AS |
165 | /* bit vectors (one bit per port) */ |
166 | unsigned long bus_suspended; /* which ports were | |
167 | already suspended at the start of a bus suspend */ | |
168 | unsigned long companion_ports; /* which ports are | |
169 | dedicated to the companion controller */ | |
383975d7 AS |
170 | unsigned long owned_ports; /* which ports are |
171 | owned by the companion during a bus suspend */ | |
d1f114d1 AS |
172 | unsigned long port_c_suspend; /* which ports have |
173 | the change-suspend feature turned on */ | |
eafe5b99 AS |
174 | unsigned long suspended_ports; /* which ports are |
175 | suspended */ | |
a448e4dc AS |
176 | unsigned long resuming_ports; /* which ports have |
177 | started to resume */ | |
1da177e4 LT |
178 | |
179 | /* per-HC memory pools (could be per-bus, but ...) */ | |
180 | struct dma_pool *qh_pool; /* qh per active urb */ | |
181 | struct dma_pool *qtd_pool; /* one or more per qh */ | |
182 | struct dma_pool *itd_pool; /* itd per iso urb */ | |
183 | struct dma_pool *sitd_pool; /* sitd per split iso urb */ | |
184 | ||
68335e81 | 185 | unsigned random_frame; |
1da177e4 | 186 | unsigned long next_statechange; |
ee4ecb8a | 187 | ktime_t last_periodic_enable; |
1da177e4 LT |
188 | u32 command; |
189 | ||
8cd42e97 | 190 | /* SILICON QUIRKS */ |
f8aeb3bb | 191 | unsigned no_selective_suspend:1; |
8cd42e97 | 192 | unsigned has_fsl_port_bug:1; /* FreeScale */ |
083522d7 | 193 | unsigned big_endian_mmio:1; |
6dbd682b | 194 | unsigned big_endian_desc:1; |
c430131a | 195 | unsigned big_endian_capbase:1; |
796bcae7 | 196 | unsigned has_amcc_usb23:1; |
403dbd36 | 197 | unsigned need_io_watchdog:1; |
ad93562b | 198 | unsigned amd_pll_fix:1; |
3d091a6f | 199 | unsigned use_dummy_qh:1; /* AMD Frame List table quirk*/ |
2f7ac6c1 | 200 | unsigned has_synopsys_hc_bug:1; /* Synopsys HC */ |
68aa95d5 | 201 | unsigned frame_index_bug:1; /* MosChip (AKA NetMos) */ |
796bcae7 VB |
202 | |
203 | /* required for usb32 quirk */ | |
204 | #define OHCI_CTRL_HCFS (3 << 6) | |
205 | #define OHCI_USB_OPER (2 << 6) | |
206 | #define OHCI_USB_SUSPEND (3 << 6) | |
207 | ||
208 | #define OHCI_HCCTRL_OFFSET 0x4 | |
209 | #define OHCI_HCCTRL_LEN 0x4 | |
210 | __hc32 *ohci_hcctrl_reg; | |
331ac6b2 | 211 | unsigned has_hostpc:1; |
5a9cdf33 | 212 | unsigned has_ppcd:1; /* support per-port change bits */ |
f8aeb3bb | 213 | u8 sbrn; /* packed release number */ |
1da177e4 | 214 | |
1da177e4 LT |
215 | /* irq statistics */ |
216 | #ifdef EHCI_STATS | |
217 | struct ehci_stats stats; | |
218 | # define COUNT(x) do { (x)++; } while (0) | |
219 | #else | |
220 | # define COUNT(x) do {} while (0) | |
694cc208 TJ |
221 | #endif |
222 | ||
223 | /* debug files */ | |
224 | #ifdef DEBUG | |
225 | struct dentry *debug_dir; | |
1da177e4 | 226 | #endif |
9debc179 AS |
227 | |
228 | /* platform-specific data -- must come last */ | |
229 | unsigned long priv[0] __aligned(sizeof(s64)); | |
1da177e4 LT |
230 | }; |
231 | ||
53bd6a60 | 232 | /* convert between an HCD pointer and the corresponding EHCI_HCD */ |
1da177e4 LT |
233 | static inline struct ehci_hcd *hcd_to_ehci (struct usb_hcd *hcd) |
234 | { | |
235 | return (struct ehci_hcd *) (hcd->hcd_priv); | |
236 | } | |
237 | static inline struct usb_hcd *ehci_to_hcd (struct ehci_hcd *ehci) | |
238 | { | |
239 | return container_of ((void *) ehci, struct usb_hcd, hcd_priv); | |
240 | } | |
241 | ||
1da177e4 LT |
242 | /*-------------------------------------------------------------------------*/ |
243 | ||
0af36739 | 244 | #include <linux/usb/ehci_def.h> |
1da177e4 LT |
245 | |
246 | /*-------------------------------------------------------------------------*/ | |
247 | ||
6dbd682b | 248 | #define QTD_NEXT(ehci, dma) cpu_to_hc32(ehci, (u32)dma) |
1da177e4 LT |
249 | |
250 | /* | |
251 | * EHCI Specification 0.95 Section 3.5 | |
53bd6a60 | 252 | * QTD: describe data transfer components (buffer, direction, ...) |
1da177e4 LT |
253 | * See Fig 3-6 "Queue Element Transfer Descriptor Block Diagram". |
254 | * | |
255 | * These are associated only with "QH" (Queue Head) structures, | |
256 | * used with control, bulk, and interrupt transfers. | |
257 | */ | |
258 | struct ehci_qtd { | |
259 | /* first part defined by EHCI spec */ | |
6dbd682b SR |
260 | __hc32 hw_next; /* see EHCI 3.5.1 */ |
261 | __hc32 hw_alt_next; /* see EHCI 3.5.2 */ | |
262 | __hc32 hw_token; /* see EHCI 3.5.3 */ | |
1da177e4 LT |
263 | #define QTD_TOGGLE (1 << 31) /* data toggle */ |
264 | #define QTD_LENGTH(tok) (((tok)>>16) & 0x7fff) | |
265 | #define QTD_IOC (1 << 15) /* interrupt on complete */ | |
266 | #define QTD_CERR(tok) (((tok)>>10) & 0x3) | |
267 | #define QTD_PID(tok) (((tok)>>8) & 0x3) | |
268 | #define QTD_STS_ACTIVE (1 << 7) /* HC may execute this */ | |
269 | #define QTD_STS_HALT (1 << 6) /* halted on error */ | |
270 | #define QTD_STS_DBE (1 << 5) /* data buffer error (in HC) */ | |
271 | #define QTD_STS_BABBLE (1 << 4) /* device was babbling (qtd halted) */ | |
272 | #define QTD_STS_XACT (1 << 3) /* device gave illegal response */ | |
273 | #define QTD_STS_MMF (1 << 2) /* incomplete split transaction */ | |
274 | #define QTD_STS_STS (1 << 1) /* split transaction state */ | |
275 | #define QTD_STS_PING (1 << 0) /* issue PING? */ | |
6dbd682b SR |
276 | |
277 | #define ACTIVE_BIT(ehci) cpu_to_hc32(ehci, QTD_STS_ACTIVE) | |
278 | #define HALT_BIT(ehci) cpu_to_hc32(ehci, QTD_STS_HALT) | |
279 | #define STATUS_BIT(ehci) cpu_to_hc32(ehci, QTD_STS_STS) | |
280 | ||
281 | __hc32 hw_buf [5]; /* see EHCI 3.5.4 */ | |
282 | __hc32 hw_buf_hi [5]; /* Appendix B */ | |
1da177e4 LT |
283 | |
284 | /* the rest is HCD-private */ | |
285 | dma_addr_t qtd_dma; /* qtd address */ | |
286 | struct list_head qtd_list; /* sw qtd list */ | |
287 | struct urb *urb; /* qtd's urb */ | |
288 | size_t length; /* length of buffer */ | |
289 | } __attribute__ ((aligned (32))); | |
290 | ||
291 | /* mask NakCnt+T in qh->hw_alt_next */ | |
6dbd682b | 292 | #define QTD_MASK(ehci) cpu_to_hc32 (ehci, ~0x1f) |
1da177e4 LT |
293 | |
294 | #define IS_SHORT_READ(token) (QTD_LENGTH (token) != 0 && QTD_PID (token) == 1) | |
295 | ||
296 | /*-------------------------------------------------------------------------*/ | |
297 | ||
298 | /* type tag from {qh,itd,sitd,fstn}->hw_next */ | |
6dbd682b | 299 | #define Q_NEXT_TYPE(ehci,dma) ((dma) & cpu_to_hc32(ehci, 3 << 1)) |
1da177e4 | 300 | |
6dbd682b SR |
301 | /* |
302 | * Now the following defines are not converted using the | |
551509d2 | 303 | * cpu_to_le32() macro anymore, since we have to support |
6dbd682b SR |
304 | * "dynamic" switching between be and le support, so that the driver |
305 | * can be used on one system with SoC EHCI controller using big-endian | |
306 | * descriptors as well as a normal little-endian PCI EHCI controller. | |
307 | */ | |
1da177e4 | 308 | /* values for that type tag */ |
6dbd682b SR |
309 | #define Q_TYPE_ITD (0 << 1) |
310 | #define Q_TYPE_QH (1 << 1) | |
311 | #define Q_TYPE_SITD (2 << 1) | |
312 | #define Q_TYPE_FSTN (3 << 1) | |
1da177e4 LT |
313 | |
314 | /* next async queue entry, or pointer to interrupt/periodic QH */ | |
6dbd682b | 315 | #define QH_NEXT(ehci,dma) (cpu_to_hc32(ehci, (((u32)dma)&~0x01f)|Q_TYPE_QH)) |
1da177e4 LT |
316 | |
317 | /* for periodic/async schedules and qtd lists, mark end of list */ | |
6dbd682b | 318 | #define EHCI_LIST_END(ehci) cpu_to_hc32(ehci, 1) /* "null pointer" to hw */ |
1da177e4 LT |
319 | |
320 | /* | |
321 | * Entries in periodic shadow table are pointers to one of four kinds | |
322 | * of data structure. That's dictated by the hardware; a type tag is | |
323 | * encoded in the low bits of the hardware's periodic schedule. Use | |
324 | * Q_NEXT_TYPE to get the tag. | |
325 | * | |
326 | * For entries in the async schedule, the type tag always says "qh". | |
327 | */ | |
328 | union ehci_shadow { | |
53bd6a60 | 329 | struct ehci_qh *qh; /* Q_TYPE_QH */ |
1da177e4 LT |
330 | struct ehci_itd *itd; /* Q_TYPE_ITD */ |
331 | struct ehci_sitd *sitd; /* Q_TYPE_SITD */ | |
332 | struct ehci_fstn *fstn; /* Q_TYPE_FSTN */ | |
6dbd682b | 333 | __hc32 *hw_next; /* (all types) */ |
1da177e4 LT |
334 | void *ptr; |
335 | }; | |
336 | ||
337 | /*-------------------------------------------------------------------------*/ | |
338 | ||
339 | /* | |
340 | * EHCI Specification 0.95 Section 3.6 | |
341 | * QH: describes control/bulk/interrupt endpoints | |
342 | * See Fig 3-7 "Queue Head Structure Layout". | |
343 | * | |
344 | * These appear in both the async and (for interrupt) periodic schedules. | |
345 | */ | |
346 | ||
3807e26d AD |
347 | /* first part defined by EHCI spec */ |
348 | struct ehci_qh_hw { | |
6dbd682b SR |
349 | __hc32 hw_next; /* see EHCI 3.6.1 */ |
350 | __hc32 hw_info1; /* see EHCI 3.6.2 */ | |
4c53de72 AS |
351 | #define QH_CONTROL_EP (1 << 27) /* FS/LS control endpoint */ |
352 | #define QH_HEAD (1 << 15) /* Head of async reclamation list */ | |
353 | #define QH_TOGGLE_CTL (1 << 14) /* Data toggle control */ | |
354 | #define QH_HIGH_SPEED (2 << 12) /* Endpoint speed */ | |
355 | #define QH_LOW_SPEED (1 << 12) | |
356 | #define QH_FULL_SPEED (0 << 12) | |
357 | #define QH_INACTIVATE (1 << 7) /* Inactivate on next transaction */ | |
6dbd682b | 358 | __hc32 hw_info2; /* see EHCI 3.6.2 */ |
7dedacf4 DB |
359 | #define QH_SMASK 0x000000ff |
360 | #define QH_CMASK 0x0000ff00 | |
361 | #define QH_HUBADDR 0x007f0000 | |
362 | #define QH_HUBPORT 0x3f800000 | |
363 | #define QH_MULT 0xc0000000 | |
6dbd682b | 364 | __hc32 hw_current; /* qtd list - see EHCI 3.6.4 */ |
53bd6a60 | 365 | |
1da177e4 | 366 | /* qtd overlay (hardware parts of a struct ehci_qtd) */ |
6dbd682b SR |
367 | __hc32 hw_qtd_next; |
368 | __hc32 hw_alt_next; | |
369 | __hc32 hw_token; | |
370 | __hc32 hw_buf [5]; | |
371 | __hc32 hw_buf_hi [5]; | |
3807e26d | 372 | } __attribute__ ((aligned(32))); |
1da177e4 | 373 | |
3807e26d | 374 | struct ehci_qh { |
8c5bf7be | 375 | struct ehci_qh_hw *hw; /* Must come first */ |
1da177e4 LT |
376 | /* the rest is HCD-private */ |
377 | dma_addr_t qh_dma; /* address of qh */ | |
378 | union ehci_shadow qh_next; /* ptr to qh; or periodic */ | |
379 | struct list_head qtd_list; /* sw qtd list */ | |
569b394f | 380 | struct list_head intr_node; /* list of intr QHs */ |
1da177e4 | 381 | struct ehci_qtd *dummy; |
6e018751 | 382 | struct list_head unlink_node; |
1da177e4 | 383 | |
df202255 | 384 | unsigned unlink_cycle; |
1da177e4 LT |
385 | |
386 | u8 qh_state; | |
387 | #define QH_STATE_LINKED 1 /* HC sees this */ | |
388 | #define QH_STATE_UNLINK 2 /* HC may still see this */ | |
389 | #define QH_STATE_IDLE 3 /* HC doesn't see this */ | |
99ac5b1e | 390 | #define QH_STATE_UNLINK_WAIT 4 /* LINKED and on unlink q */ |
1da177e4 LT |
391 | #define QH_STATE_COMPLETING 5 /* don't touch token.HALT */ |
392 | ||
a2c2706e AS |
393 | u8 xacterrs; /* XactErr retry counter */ |
394 | #define QH_XACTERR_MAX 32 /* XactErr retry limit */ | |
395 | ||
1da177e4 LT |
396 | /* periodic schedule info */ |
397 | u8 usecs; /* intr bandwidth */ | |
398 | u8 gap_uf; /* uframes split/csplit gap */ | |
399 | u8 c_usecs; /* ... split completion bw */ | |
d0384200 | 400 | u16 tt_usecs; /* tt downstream bandwidth */ |
1da177e4 LT |
401 | unsigned short period; /* polling interval */ |
402 | unsigned short start; /* where polling starts */ | |
403 | #define NO_FRAME ((unsigned short)~0) /* pick new start */ | |
914b7012 | 404 | |
1da177e4 | 405 | struct usb_device *dev; /* access to TT */ |
e04f5f7e | 406 | unsigned is_out:1; /* bulk or intr OUT */ |
914b7012 | 407 | unsigned clearing_tt:1; /* Clear-TT-Buf in progress */ |
7bc782d7 AS |
408 | unsigned dequeue_during_giveback:1; |
409 | unsigned exception:1; /* got a fault, or an unlink | |
410 | was requested */ | |
3807e26d | 411 | }; |
1da177e4 LT |
412 | |
413 | /*-------------------------------------------------------------------------*/ | |
414 | ||
415 | /* description of one iso transaction (up to 3 KB data if highspeed) */ | |
416 | struct ehci_iso_packet { | |
417 | /* These will be copied to iTD when scheduling */ | |
418 | u64 bufp; /* itd->hw_bufp{,_hi}[pg] |= */ | |
6dbd682b | 419 | __hc32 transaction; /* itd->hw_transaction[i] |= */ |
1da177e4 LT |
420 | u8 cross; /* buf crosses pages */ |
421 | /* for full speed OUT splits */ | |
422 | u32 buf1; | |
423 | }; | |
424 | ||
425 | /* temporary schedule data for packets from iso urbs (both speeds) | |
426 | * each packet is one logical usb transaction to the device (not TT), | |
427 | * beginning at stream->next_uframe | |
428 | */ | |
429 | struct ehci_iso_sched { | |
430 | struct list_head td_list; | |
431 | unsigned span; | |
432 | struct ehci_iso_packet packet [0]; | |
433 | }; | |
434 | ||
435 | /* | |
436 | * ehci_iso_stream - groups all (s)itds for this endpoint. | |
437 | * acts like a qh would, if EHCI had them for ISO. | |
438 | */ | |
439 | struct ehci_iso_stream { | |
1082f57a CL |
440 | /* first field matches ehci_hq, but is NULL */ |
441 | struct ehci_qh_hw *hw; | |
1da177e4 | 442 | |
1da177e4 LT |
443 | u8 bEndpointAddress; |
444 | u8 highspeed; | |
1da177e4 LT |
445 | struct list_head td_list; /* queued itds/sitds */ |
446 | struct list_head free_list; /* list of unused itds/sitds */ | |
447 | struct usb_device *udev; | |
53bd6a60 | 448 | struct usb_host_endpoint *ep; |
1da177e4 LT |
449 | |
450 | /* output of (re)scheduling */ | |
1da177e4 | 451 | int next_uframe; |
6dbd682b | 452 | __hc32 splits; |
1da177e4 LT |
453 | |
454 | /* the rest is derived from the endpoint descriptor, | |
455 | * trusting urb->interval == f(epdesc->bInterval) and | |
456 | * including the extra info for hw_bufp[0..2] | |
457 | */ | |
1da177e4 | 458 | u8 usecs, c_usecs; |
c06d4dcf | 459 | u16 interval; |
d0384200 | 460 | u16 tt_usecs; |
1da177e4 LT |
461 | u16 maxp; |
462 | u16 raw_mask; | |
463 | unsigned bandwidth; | |
464 | ||
465 | /* This is used to initialize iTD's hw_bufp fields */ | |
6dbd682b SR |
466 | __hc32 buf0; |
467 | __hc32 buf1; | |
468 | __hc32 buf2; | |
1da177e4 LT |
469 | |
470 | /* this is used to initialize sITD's tt info */ | |
6dbd682b | 471 | __hc32 address; |
1da177e4 LT |
472 | }; |
473 | ||
474 | /*-------------------------------------------------------------------------*/ | |
475 | ||
476 | /* | |
477 | * EHCI Specification 0.95 Section 3.3 | |
478 | * Fig 3-4 "Isochronous Transaction Descriptor (iTD)" | |
479 | * | |
480 | * Schedule records for high speed iso xfers | |
481 | */ | |
482 | struct ehci_itd { | |
483 | /* first part defined by EHCI spec */ | |
6dbd682b SR |
484 | __hc32 hw_next; /* see EHCI 3.3.1 */ |
485 | __hc32 hw_transaction [8]; /* see EHCI 3.3.2 */ | |
1da177e4 LT |
486 | #define EHCI_ISOC_ACTIVE (1<<31) /* activate transfer this slot */ |
487 | #define EHCI_ISOC_BUF_ERR (1<<30) /* Data buffer error */ | |
488 | #define EHCI_ISOC_BABBLE (1<<29) /* babble detected */ | |
489 | #define EHCI_ISOC_XACTERR (1<<28) /* XactErr - transaction error */ | |
490 | #define EHCI_ITD_LENGTH(tok) (((tok)>>16) & 0x0fff) | |
491 | #define EHCI_ITD_IOC (1 << 15) /* interrupt on complete */ | |
492 | ||
6dbd682b | 493 | #define ITD_ACTIVE(ehci) cpu_to_hc32(ehci, EHCI_ISOC_ACTIVE) |
1da177e4 | 494 | |
6dbd682b SR |
495 | __hc32 hw_bufp [7]; /* see EHCI 3.3.3 */ |
496 | __hc32 hw_bufp_hi [7]; /* Appendix B */ | |
1da177e4 LT |
497 | |
498 | /* the rest is HCD-private */ | |
499 | dma_addr_t itd_dma; /* for this itd */ | |
500 | union ehci_shadow itd_next; /* ptr to periodic q entry */ | |
501 | ||
502 | struct urb *urb; | |
503 | struct ehci_iso_stream *stream; /* endpoint's queue */ | |
504 | struct list_head itd_list; /* list of stream's itds */ | |
505 | ||
506 | /* any/all hw_transactions here may be used by that urb */ | |
507 | unsigned frame; /* where scheduled */ | |
508 | unsigned pg; | |
509 | unsigned index[8]; /* in urb->iso_frame_desc */ | |
1da177e4 LT |
510 | } __attribute__ ((aligned (32))); |
511 | ||
512 | /*-------------------------------------------------------------------------*/ | |
513 | ||
514 | /* | |
53bd6a60 | 515 | * EHCI Specification 0.95 Section 3.4 |
1da177e4 LT |
516 | * siTD, aka split-transaction isochronous Transfer Descriptor |
517 | * ... describe full speed iso xfers through TT in hubs | |
518 | * see Figure 3-5 "Split-transaction Isochronous Transaction Descriptor (siTD) | |
519 | */ | |
520 | struct ehci_sitd { | |
521 | /* first part defined by EHCI spec */ | |
6dbd682b | 522 | __hc32 hw_next; |
1da177e4 | 523 | /* uses bit field macros above - see EHCI 0.95 Table 3-8 */ |
6dbd682b SR |
524 | __hc32 hw_fullspeed_ep; /* EHCI table 3-9 */ |
525 | __hc32 hw_uframe; /* EHCI table 3-10 */ | |
526 | __hc32 hw_results; /* EHCI table 3-11 */ | |
1da177e4 LT |
527 | #define SITD_IOC (1 << 31) /* interrupt on completion */ |
528 | #define SITD_PAGE (1 << 30) /* buffer 0/1 */ | |
529 | #define SITD_LENGTH(x) (0x3ff & ((x)>>16)) | |
530 | #define SITD_STS_ACTIVE (1 << 7) /* HC may execute this */ | |
531 | #define SITD_STS_ERR (1 << 6) /* error from TT */ | |
532 | #define SITD_STS_DBE (1 << 5) /* data buffer error (in HC) */ | |
533 | #define SITD_STS_BABBLE (1 << 4) /* device was babbling */ | |
534 | #define SITD_STS_XACT (1 << 3) /* illegal IN response */ | |
535 | #define SITD_STS_MMF (1 << 2) /* incomplete split transaction */ | |
536 | #define SITD_STS_STS (1 << 1) /* split transaction state */ | |
537 | ||
6dbd682b | 538 | #define SITD_ACTIVE(ehci) cpu_to_hc32(ehci, SITD_STS_ACTIVE) |
1da177e4 | 539 | |
6dbd682b SR |
540 | __hc32 hw_buf [2]; /* EHCI table 3-12 */ |
541 | __hc32 hw_backpointer; /* EHCI table 3-13 */ | |
542 | __hc32 hw_buf_hi [2]; /* Appendix B */ | |
1da177e4 LT |
543 | |
544 | /* the rest is HCD-private */ | |
545 | dma_addr_t sitd_dma; | |
546 | union ehci_shadow sitd_next; /* ptr to periodic q entry */ | |
547 | ||
548 | struct urb *urb; | |
549 | struct ehci_iso_stream *stream; /* endpoint's queue */ | |
550 | struct list_head sitd_list; /* list of stream's sitds */ | |
551 | unsigned frame; | |
552 | unsigned index; | |
553 | } __attribute__ ((aligned (32))); | |
554 | ||
555 | /*-------------------------------------------------------------------------*/ | |
556 | ||
557 | /* | |
558 | * EHCI Specification 0.96 Section 3.7 | |
559 | * Periodic Frame Span Traversal Node (FSTN) | |
560 | * | |
561 | * Manages split interrupt transactions (using TT) that span frame boundaries | |
562 | * into uframes 0/1; see 4.12.2.2. In those uframes, a "save place" FSTN | |
563 | * makes the HC jump (back) to a QH to scan for fs/ls QH completions until | |
564 | * it hits a "restore" FSTN; then it returns to finish other uframe 0/1 work. | |
565 | */ | |
566 | struct ehci_fstn { | |
6dbd682b SR |
567 | __hc32 hw_next; /* any periodic q entry */ |
568 | __hc32 hw_prev; /* qh or EHCI_LIST_END */ | |
1da177e4 LT |
569 | |
570 | /* the rest is HCD-private */ | |
571 | dma_addr_t fstn_dma; | |
572 | union ehci_shadow fstn_next; /* ptr to periodic q entry */ | |
573 | } __attribute__ ((aligned (32))); | |
574 | ||
575 | /*-------------------------------------------------------------------------*/ | |
576 | ||
16032c4f AS |
577 | /* Prepare the PORTSC wakeup flags during controller suspend/resume */ |
578 | ||
4147200d AS |
579 | #define ehci_prepare_ports_for_controller_suspend(ehci, do_wakeup) \ |
580 | ehci_adjust_port_wakeup_flags(ehci, true, do_wakeup); | |
16032c4f | 581 | |
4147200d AS |
582 | #define ehci_prepare_ports_for_controller_resume(ehci) \ |
583 | ehci_adjust_port_wakeup_flags(ehci, false, false); | |
16032c4f AS |
584 | |
585 | /*-------------------------------------------------------------------------*/ | |
586 | ||
1da177e4 LT |
587 | #ifdef CONFIG_USB_EHCI_ROOT_HUB_TT |
588 | ||
589 | /* | |
590 | * Some EHCI controllers have a Transaction Translator built into the | |
591 | * root hub. This is a non-standard feature. Each controller will need | |
592 | * to add code to the following inline functions, and call them as | |
593 | * needed (mostly in root hub code). | |
594 | */ | |
595 | ||
a8e51775 | 596 | #define ehci_is_TDI(e) (ehci_to_hcd(e)->has_tt) |
1da177e4 LT |
597 | |
598 | /* Returns the speed of a device attached to a port on the root hub. */ | |
599 | static inline unsigned int | |
600 | ehci_port_speed(struct ehci_hcd *ehci, unsigned int portsc) | |
601 | { | |
602 | if (ehci_is_TDI(ehci)) { | |
331ac6b2 | 603 | switch ((portsc >> (ehci->has_hostpc ? 25 : 26)) & 3) { |
1da177e4 LT |
604 | case 0: |
605 | return 0; | |
606 | case 1: | |
288ead45 | 607 | return USB_PORT_STAT_LOW_SPEED; |
1da177e4 LT |
608 | case 2: |
609 | default: | |
288ead45 | 610 | return USB_PORT_STAT_HIGH_SPEED; |
1da177e4 LT |
611 | } |
612 | } | |
288ead45 | 613 | return USB_PORT_STAT_HIGH_SPEED; |
1da177e4 LT |
614 | } |
615 | ||
616 | #else | |
617 | ||
618 | #define ehci_is_TDI(e) (0) | |
619 | ||
288ead45 | 620 | #define ehci_port_speed(ehci, portsc) USB_PORT_STAT_HIGH_SPEED |
1da177e4 LT |
621 | #endif |
622 | ||
8cd42e97 KG |
623 | /*-------------------------------------------------------------------------*/ |
624 | ||
625 | #ifdef CONFIG_PPC_83xx | |
626 | /* Some Freescale processors have an erratum in which the TT | |
627 | * port number in the queue head was 0..N-1 instead of 1..N. | |
628 | */ | |
629 | #define ehci_has_fsl_portno_bug(e) ((e)->has_fsl_port_bug) | |
630 | #else | |
631 | #define ehci_has_fsl_portno_bug(e) (0) | |
632 | #endif | |
633 | ||
083522d7 BH |
634 | /* |
635 | * While most USB host controllers implement their registers in | |
636 | * little-endian format, a minority (celleb companion chip) implement | |
637 | * them in big endian format. | |
638 | * | |
639 | * This attempts to support either format at compile time without a | |
640 | * runtime penalty, or both formats with the additional overhead | |
641 | * of checking a flag bit. | |
c430131a JA |
642 | * |
643 | * ehci_big_endian_capbase is a special quirk for controllers that | |
644 | * implement the HC capability registers as separate registers and not | |
645 | * as fields of a 32-bit register. | |
083522d7 BH |
646 | */ |
647 | ||
648 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO | |
649 | #define ehci_big_endian_mmio(e) ((e)->big_endian_mmio) | |
c430131a | 650 | #define ehci_big_endian_capbase(e) ((e)->big_endian_capbase) |
083522d7 BH |
651 | #else |
652 | #define ehci_big_endian_mmio(e) 0 | |
c430131a | 653 | #define ehci_big_endian_capbase(e) 0 |
083522d7 BH |
654 | #endif |
655 | ||
6dbd682b SR |
656 | /* |
657 | * Big-endian read/write functions are arch-specific. | |
658 | * Other arches can be added if/when they're needed. | |
6dbd682b | 659 | */ |
91bc4d31 VB |
660 | #if defined(CONFIG_ARM) && defined(CONFIG_ARCH_IXP4XX) |
661 | #define readl_be(addr) __raw_readl((__force unsigned *)addr) | |
662 | #define writel_be(val, addr) __raw_writel(val, (__force unsigned *)addr) | |
663 | #endif | |
664 | ||
6dbd682b SR |
665 | static inline unsigned int ehci_readl(const struct ehci_hcd *ehci, |
666 | __u32 __iomem * regs) | |
083522d7 | 667 | { |
d728e327 | 668 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO |
083522d7 | 669 | return ehci_big_endian_mmio(ehci) ? |
68f50e52 AV |
670 | readl_be(regs) : |
671 | readl(regs); | |
d728e327 | 672 | #else |
68f50e52 | 673 | return readl(regs); |
d728e327 | 674 | #endif |
083522d7 BH |
675 | } |
676 | ||
6dbd682b SR |
677 | static inline void ehci_writel(const struct ehci_hcd *ehci, |
678 | const unsigned int val, __u32 __iomem *regs) | |
083522d7 | 679 | { |
d728e327 | 680 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_MMIO |
083522d7 | 681 | ehci_big_endian_mmio(ehci) ? |
68f50e52 AV |
682 | writel_be(val, regs) : |
683 | writel(val, regs); | |
d728e327 | 684 | #else |
68f50e52 | 685 | writel(val, regs); |
d728e327 | 686 | #endif |
083522d7 | 687 | } |
8cd42e97 | 688 | |
796bcae7 VB |
689 | /* |
690 | * On certain ppc-44x SoC there is a HW issue, that could only worked around with | |
691 | * explicit suspend/operate of OHCI. This function hereby makes sense only on that arch. | |
25985edc | 692 | * Other common bits are dependent on has_amcc_usb23 quirk flag. |
796bcae7 VB |
693 | */ |
694 | #ifdef CONFIG_44x | |
695 | static inline void set_ohci_hcfs(struct ehci_hcd *ehci, int operational) | |
696 | { | |
697 | u32 hc_control; | |
698 | ||
699 | hc_control = (readl_be(ehci->ohci_hcctrl_reg) & ~OHCI_CTRL_HCFS); | |
700 | if (operational) | |
701 | hc_control |= OHCI_USB_OPER; | |
702 | else | |
703 | hc_control |= OHCI_USB_SUSPEND; | |
704 | ||
705 | writel_be(hc_control, ehci->ohci_hcctrl_reg); | |
706 | (void) readl_be(ehci->ohci_hcctrl_reg); | |
707 | } | |
708 | #else | |
709 | static inline void set_ohci_hcfs(struct ehci_hcd *ehci, int operational) | |
710 | { } | |
711 | #endif | |
712 | ||
1da177e4 LT |
713 | /*-------------------------------------------------------------------------*/ |
714 | ||
6dbd682b SR |
715 | /* |
716 | * The AMCC 440EPx not only implements its EHCI registers in big-endian | |
717 | * format, but also its DMA data structures (descriptors). | |
718 | * | |
719 | * EHCI controllers accessed through PCI work normally (little-endian | |
720 | * everywhere), so we won't bother supporting a BE-only mode for now. | |
721 | */ | |
722 | #ifdef CONFIG_USB_EHCI_BIG_ENDIAN_DESC | |
723 | #define ehci_big_endian_desc(e) ((e)->big_endian_desc) | |
724 | ||
725 | /* cpu to ehci */ | |
726 | static inline __hc32 cpu_to_hc32 (const struct ehci_hcd *ehci, const u32 x) | |
727 | { | |
728 | return ehci_big_endian_desc(ehci) | |
729 | ? (__force __hc32)cpu_to_be32(x) | |
730 | : (__force __hc32)cpu_to_le32(x); | |
731 | } | |
732 | ||
733 | /* ehci to cpu */ | |
734 | static inline u32 hc32_to_cpu (const struct ehci_hcd *ehci, const __hc32 x) | |
735 | { | |
736 | return ehci_big_endian_desc(ehci) | |
737 | ? be32_to_cpu((__force __be32)x) | |
738 | : le32_to_cpu((__force __le32)x); | |
739 | } | |
740 | ||
741 | static inline u32 hc32_to_cpup (const struct ehci_hcd *ehci, const __hc32 *x) | |
742 | { | |
743 | return ehci_big_endian_desc(ehci) | |
744 | ? be32_to_cpup((__force __be32 *)x) | |
745 | : le32_to_cpup((__force __le32 *)x); | |
746 | } | |
747 | ||
748 | #else | |
749 | ||
750 | /* cpu to ehci */ | |
751 | static inline __hc32 cpu_to_hc32 (const struct ehci_hcd *ehci, const u32 x) | |
752 | { | |
753 | return cpu_to_le32(x); | |
754 | } | |
755 | ||
756 | /* ehci to cpu */ | |
757 | static inline u32 hc32_to_cpu (const struct ehci_hcd *ehci, const __hc32 x) | |
758 | { | |
759 | return le32_to_cpu(x); | |
760 | } | |
761 | ||
762 | static inline u32 hc32_to_cpup (const struct ehci_hcd *ehci, const __hc32 *x) | |
763 | { | |
764 | return le32_to_cpup(x); | |
765 | } | |
766 | ||
767 | #endif | |
768 | ||
769 | /*-------------------------------------------------------------------------*/ | |
770 | ||
d6064aca AS |
771 | #define ehci_dbg(ehci, fmt, args...) \ |
772 | dev_dbg(ehci_to_hcd(ehci)->self.controller , fmt , ## args) | |
773 | #define ehci_err(ehci, fmt, args...) \ | |
774 | dev_err(ehci_to_hcd(ehci)->self.controller , fmt , ## args) | |
775 | #define ehci_info(ehci, fmt, args...) \ | |
776 | dev_info(ehci_to_hcd(ehci)->self.controller , fmt , ## args) | |
777 | #define ehci_warn(ehci, fmt, args...) \ | |
778 | dev_warn(ehci_to_hcd(ehci)->self.controller , fmt , ## args) | |
779 | ||
780 | #ifdef VERBOSE_DEBUG | |
781 | # define ehci_vdbg ehci_dbg | |
782 | #else | |
783 | static inline void ehci_vdbg(struct ehci_hcd *ehci, ...) {} | |
784 | #endif | |
785 | ||
1da177e4 LT |
786 | #ifndef DEBUG |
787 | #define STUB_DEBUG_FILES | |
788 | #endif /* DEBUG */ | |
789 | ||
790 | /*-------------------------------------------------------------------------*/ | |
791 | ||
3e023203 AS |
792 | /* Declarations of things exported for use by ehci platform drivers */ |
793 | ||
794 | struct ehci_driver_overrides { | |
3e023203 AS |
795 | size_t extra_priv_size; |
796 | int (*reset)(struct usb_hcd *hcd); | |
797 | }; | |
798 | ||
799 | extern void ehci_init_driver(struct hc_driver *drv, | |
800 | const struct ehci_driver_overrides *over); | |
801 | extern int ehci_setup(struct usb_hcd *hcd); | |
802 | ||
803 | #ifdef CONFIG_PM | |
804 | extern int ehci_suspend(struct usb_hcd *hcd, bool do_wakeup); | |
805 | extern int ehci_resume(struct usb_hcd *hcd, bool hibernated); | |
806 | #endif /* CONFIG_PM */ | |
807 | ||
1da177e4 | 808 | #endif /* __LINUX_EHCI_HCD_H */ |