Commit | Line | Data |
---|---|---|
66d4eadd SS |
1 | /* |
2 | * xHCI host controller driver | |
3 | * | |
4 | * Copyright (C) 2008 Intel Corp. | |
5 | * | |
6 | * Author: Sarah Sharp | |
7 | * Some code borrowed from the Linux EHCI driver. | |
8 | * | |
9 | * This program is free software; you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License version 2 as | |
11 | * published by the Free Software Foundation. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, but | |
14 | * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY | |
15 | * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
16 | * for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software Foundation, | |
20 | * Inc., 675 Mass Ave, Cambridge, MA 02139, USA. | |
21 | */ | |
22 | ||
23 | #include <linux/usb.h> | |
0ebbab37 | 24 | #include <linux/pci.h> |
5a0e3ad6 | 25 | #include <linux/slab.h> |
527c6d7f | 26 | #include <linux/dmapool.h> |
008eb957 | 27 | #include <linux/dma-mapping.h> |
66d4eadd SS |
28 | |
29 | #include "xhci.h" | |
3a7fa5be | 30 | #include "xhci-trace.h" |
66d4eadd | 31 | |
0ebbab37 SS |
32 | /* |
33 | * Allocates a generic ring segment from the ring pool, sets the dma address, | |
34 | * initializes the segment to zero, and sets the private next pointer to NULL. | |
35 | * | |
36 | * Section 4.11.1.1: | |
37 | * "All components of all Command and Transfer TRBs shall be initialized to '0'" | |
38 | */ | |
186a7ef1 AX |
39 | static struct xhci_segment *xhci_segment_alloc(struct xhci_hcd *xhci, |
40 | unsigned int cycle_state, gfp_t flags) | |
0ebbab37 SS |
41 | { |
42 | struct xhci_segment *seg; | |
43 | dma_addr_t dma; | |
186a7ef1 | 44 | int i; |
0ebbab37 SS |
45 | |
46 | seg = kzalloc(sizeof *seg, flags); | |
47 | if (!seg) | |
326b4810 | 48 | return NULL; |
0ebbab37 SS |
49 | |
50 | seg->trbs = dma_pool_alloc(xhci->segment_pool, flags, &dma); | |
51 | if (!seg->trbs) { | |
52 | kfree(seg); | |
326b4810 | 53 | return NULL; |
0ebbab37 | 54 | } |
0ebbab37 | 55 | |
eb8ccd2b | 56 | memset(seg->trbs, 0, TRB_SEGMENT_SIZE); |
186a7ef1 AX |
57 | /* If the cycle state is 0, set the cycle bit to 1 for all the TRBs */ |
58 | if (cycle_state == 0) { | |
59 | for (i = 0; i < TRBS_PER_SEGMENT; i++) | |
58719487 | 60 | seg->trbs[i].link.control |= cpu_to_le32(TRB_CYCLE); |
186a7ef1 | 61 | } |
0ebbab37 SS |
62 | seg->dma = dma; |
63 | seg->next = NULL; | |
64 | ||
65 | return seg; | |
66 | } | |
67 | ||
68 | static void xhci_segment_free(struct xhci_hcd *xhci, struct xhci_segment *seg) | |
69 | { | |
0ebbab37 | 70 | if (seg->trbs) { |
0ebbab37 SS |
71 | dma_pool_free(xhci->segment_pool, seg->trbs, seg->dma); |
72 | seg->trbs = NULL; | |
73 | } | |
0ebbab37 SS |
74 | kfree(seg); |
75 | } | |
76 | ||
70d43601 AX |
77 | static void xhci_free_segments_for_ring(struct xhci_hcd *xhci, |
78 | struct xhci_segment *first) | |
79 | { | |
80 | struct xhci_segment *seg; | |
81 | ||
82 | seg = first->next; | |
83 | while (seg != first) { | |
84 | struct xhci_segment *next = seg->next; | |
85 | xhci_segment_free(xhci, seg); | |
86 | seg = next; | |
87 | } | |
88 | xhci_segment_free(xhci, first); | |
89 | } | |
90 | ||
0ebbab37 SS |
91 | /* |
92 | * Make the prev segment point to the next segment. | |
93 | * | |
94 | * Change the last TRB in the prev segment to be a Link TRB which points to the | |
95 | * DMA address of the next segment. The caller needs to set any Link TRB | |
96 | * related flags, such as End TRB, Toggle Cycle, and no snoop. | |
97 | */ | |
98 | static void xhci_link_segments(struct xhci_hcd *xhci, struct xhci_segment *prev, | |
3b72fca0 | 99 | struct xhci_segment *next, enum xhci_ring_type type) |
0ebbab37 SS |
100 | { |
101 | u32 val; | |
102 | ||
103 | if (!prev || !next) | |
104 | return; | |
105 | prev->next = next; | |
3b72fca0 | 106 | if (type != TYPE_EVENT) { |
f5960b69 ME |
107 | prev->trbs[TRBS_PER_SEGMENT-1].link.segment_ptr = |
108 | cpu_to_le64(next->dma); | |
0ebbab37 SS |
109 | |
110 | /* Set the last TRB in the segment to have a TRB type ID of Link TRB */ | |
28ccd296 | 111 | val = le32_to_cpu(prev->trbs[TRBS_PER_SEGMENT-1].link.control); |
0ebbab37 SS |
112 | val &= ~TRB_TYPE_BITMASK; |
113 | val |= TRB_TYPE(TRB_LINK); | |
b0567b3f | 114 | /* Always set the chain bit with 0.95 hardware */ |
7e393a83 AX |
115 | /* Set chain bit for isoc rings on AMD 0.96 host */ |
116 | if (xhci_link_trb_quirk(xhci) || | |
3b72fca0 AX |
117 | (type == TYPE_ISOC && |
118 | (xhci->quirks & XHCI_AMD_0x96_HOST))) | |
b0567b3f | 119 | val |= TRB_CHAIN; |
28ccd296 | 120 | prev->trbs[TRBS_PER_SEGMENT-1].link.control = cpu_to_le32(val); |
0ebbab37 | 121 | } |
0ebbab37 SS |
122 | } |
123 | ||
8dfec614 AX |
124 | /* |
125 | * Link the ring to the new segments. | |
126 | * Set Toggle Cycle for the new ring if needed. | |
127 | */ | |
128 | static void xhci_link_rings(struct xhci_hcd *xhci, struct xhci_ring *ring, | |
129 | struct xhci_segment *first, struct xhci_segment *last, | |
130 | unsigned int num_segs) | |
131 | { | |
132 | struct xhci_segment *next; | |
133 | ||
134 | if (!ring || !first || !last) | |
135 | return; | |
136 | ||
137 | next = ring->enq_seg->next; | |
138 | xhci_link_segments(xhci, ring->enq_seg, first, ring->type); | |
139 | xhci_link_segments(xhci, last, next, ring->type); | |
140 | ring->num_segs += num_segs; | |
141 | ring->num_trbs_free += (TRBS_PER_SEGMENT - 1) * num_segs; | |
142 | ||
143 | if (ring->type != TYPE_EVENT && ring->enq_seg == ring->last_seg) { | |
144 | ring->last_seg->trbs[TRBS_PER_SEGMENT-1].link.control | |
145 | &= ~cpu_to_le32(LINK_TOGGLE); | |
146 | last->trbs[TRBS_PER_SEGMENT-1].link.control | |
147 | |= cpu_to_le32(LINK_TOGGLE); | |
148 | ring->last_seg = last; | |
149 | } | |
150 | } | |
151 | ||
15341303 GH |
152 | /* |
153 | * We need a radix tree for mapping physical addresses of TRBs to which stream | |
154 | * ID they belong to. We need to do this because the host controller won't tell | |
155 | * us which stream ring the TRB came from. We could store the stream ID in an | |
156 | * event data TRB, but that doesn't help us for the cancellation case, since the | |
157 | * endpoint may stop before it reaches that event data TRB. | |
158 | * | |
159 | * The radix tree maps the upper portion of the TRB DMA address to a ring | |
160 | * segment that has the same upper portion of DMA addresses. For example, say I | |
84c1e40f | 161 | * have segments of size 1KB, that are always 1KB aligned. A segment may |
15341303 GH |
162 | * start at 0x10c91000 and end at 0x10c913f0. If I use the upper 10 bits, the |
163 | * key to the stream ID is 0x43244. I can use the DMA address of the TRB to | |
164 | * pass the radix tree a key to get the right stream ID: | |
165 | * | |
166 | * 0x10c90fff >> 10 = 0x43243 | |
167 | * 0x10c912c0 >> 10 = 0x43244 | |
168 | * 0x10c91400 >> 10 = 0x43245 | |
169 | * | |
170 | * Obviously, only those TRBs with DMA addresses that are within the segment | |
171 | * will make the radix tree return the stream ID for that ring. | |
172 | * | |
173 | * Caveats for the radix tree: | |
174 | * | |
175 | * The radix tree uses an unsigned long as a key pair. On 32-bit systems, an | |
176 | * unsigned long will be 32-bits; on a 64-bit system an unsigned long will be | |
177 | * 64-bits. Since we only request 32-bit DMA addresses, we can use that as the | |
178 | * key on 32-bit or 64-bit systems (it would also be fine if we asked for 64-bit | |
179 | * PCI DMA addresses on a 64-bit system). There might be a problem on 32-bit | |
180 | * extended systems (where the DMA address can be bigger than 32-bits), | |
181 | * if we allow the PCI dma mask to be bigger than 32-bits. So don't do that. | |
182 | */ | |
d5734223 SS |
183 | static int xhci_insert_segment_mapping(struct radix_tree_root *trb_address_map, |
184 | struct xhci_ring *ring, | |
185 | struct xhci_segment *seg, | |
186 | gfp_t mem_flags) | |
15341303 | 187 | { |
15341303 GH |
188 | unsigned long key; |
189 | int ret; | |
190 | ||
d5734223 SS |
191 | key = (unsigned long)(seg->dma >> TRB_SEGMENT_SHIFT); |
192 | /* Skip any segments that were already added. */ | |
193 | if (radix_tree_lookup(trb_address_map, key)) | |
15341303 GH |
194 | return 0; |
195 | ||
d5734223 SS |
196 | ret = radix_tree_maybe_preload(mem_flags); |
197 | if (ret) | |
198 | return ret; | |
199 | ret = radix_tree_insert(trb_address_map, | |
200 | key, ring); | |
201 | radix_tree_preload_end(); | |
202 | return ret; | |
203 | } | |
15341303 | 204 | |
d5734223 SS |
205 | static void xhci_remove_segment_mapping(struct radix_tree_root *trb_address_map, |
206 | struct xhci_segment *seg) | |
207 | { | |
208 | unsigned long key; | |
209 | ||
210 | key = (unsigned long)(seg->dma >> TRB_SEGMENT_SHIFT); | |
211 | if (radix_tree_lookup(trb_address_map, key)) | |
212 | radix_tree_delete(trb_address_map, key); | |
213 | } | |
214 | ||
215 | static int xhci_update_stream_segment_mapping( | |
216 | struct radix_tree_root *trb_address_map, | |
217 | struct xhci_ring *ring, | |
218 | struct xhci_segment *first_seg, | |
219 | struct xhci_segment *last_seg, | |
220 | gfp_t mem_flags) | |
221 | { | |
222 | struct xhci_segment *seg; | |
223 | struct xhci_segment *failed_seg; | |
224 | int ret; | |
225 | ||
226 | if (WARN_ON_ONCE(trb_address_map == NULL)) | |
227 | return 0; | |
228 | ||
229 | seg = first_seg; | |
230 | do { | |
231 | ret = xhci_insert_segment_mapping(trb_address_map, | |
232 | ring, seg, mem_flags); | |
15341303 | 233 | if (ret) |
d5734223 SS |
234 | goto remove_streams; |
235 | if (seg == last_seg) | |
236 | return 0; | |
15341303 | 237 | seg = seg->next; |
d5734223 | 238 | } while (seg != first_seg); |
15341303 GH |
239 | |
240 | return 0; | |
d5734223 SS |
241 | |
242 | remove_streams: | |
243 | failed_seg = seg; | |
244 | seg = first_seg; | |
245 | do { | |
246 | xhci_remove_segment_mapping(trb_address_map, seg); | |
247 | if (seg == failed_seg) | |
248 | return ret; | |
249 | seg = seg->next; | |
250 | } while (seg != first_seg); | |
251 | ||
252 | return ret; | |
15341303 GH |
253 | } |
254 | ||
255 | static void xhci_remove_stream_mapping(struct xhci_ring *ring) | |
256 | { | |
257 | struct xhci_segment *seg; | |
15341303 GH |
258 | |
259 | if (WARN_ON_ONCE(ring->trb_address_map == NULL)) | |
260 | return; | |
261 | ||
262 | seg = ring->first_seg; | |
263 | do { | |
d5734223 | 264 | xhci_remove_segment_mapping(ring->trb_address_map, seg); |
15341303 GH |
265 | seg = seg->next; |
266 | } while (seg != ring->first_seg); | |
267 | } | |
268 | ||
d5734223 SS |
269 | static int xhci_update_stream_mapping(struct xhci_ring *ring, gfp_t mem_flags) |
270 | { | |
271 | return xhci_update_stream_segment_mapping(ring->trb_address_map, ring, | |
272 | ring->first_seg, ring->last_seg, mem_flags); | |
273 | } | |
274 | ||
0ebbab37 | 275 | /* XXX: Do we need the hcd structure in all these functions? */ |
f94e0186 | 276 | void xhci_ring_free(struct xhci_hcd *xhci, struct xhci_ring *ring) |
0ebbab37 | 277 | { |
0e6c7f74 | 278 | if (!ring) |
0ebbab37 | 279 | return; |
70d43601 | 280 | |
15341303 GH |
281 | if (ring->first_seg) { |
282 | if (ring->type == TYPE_STREAM) | |
283 | xhci_remove_stream_mapping(ring); | |
70d43601 | 284 | xhci_free_segments_for_ring(xhci, ring->first_seg); |
15341303 | 285 | } |
70d43601 | 286 | |
0ebbab37 SS |
287 | kfree(ring); |
288 | } | |
289 | ||
186a7ef1 AX |
290 | static void xhci_initialize_ring_info(struct xhci_ring *ring, |
291 | unsigned int cycle_state) | |
74f9fe21 SS |
292 | { |
293 | /* The ring is empty, so the enqueue pointer == dequeue pointer */ | |
294 | ring->enqueue = ring->first_seg->trbs; | |
295 | ring->enq_seg = ring->first_seg; | |
296 | ring->dequeue = ring->enqueue; | |
297 | ring->deq_seg = ring->first_seg; | |
298 | /* The ring is initialized to 0. The producer must write 1 to the cycle | |
299 | * bit to handover ownership of the TRB, so PCS = 1. The consumer must | |
300 | * compare CCS to the cycle bit to check ownership, so CCS = 1. | |
186a7ef1 AX |
301 | * |
302 | * New rings are initialized with cycle state equal to 1; if we are | |
303 | * handling ring expansion, set the cycle state equal to the old ring. | |
74f9fe21 | 304 | */ |
186a7ef1 | 305 | ring->cycle_state = cycle_state; |
74f9fe21 SS |
306 | /* Not necessary for new rings, but needed for re-initialized rings */ |
307 | ring->enq_updates = 0; | |
308 | ring->deq_updates = 0; | |
b008df60 AX |
309 | |
310 | /* | |
311 | * Each segment has a link TRB, and leave an extra TRB for SW | |
312 | * accounting purpose | |
313 | */ | |
314 | ring->num_trbs_free = ring->num_segs * (TRBS_PER_SEGMENT - 1) - 1; | |
74f9fe21 SS |
315 | } |
316 | ||
70d43601 AX |
317 | /* Allocate segments and link them for a ring */ |
318 | static int xhci_alloc_segments_for_ring(struct xhci_hcd *xhci, | |
319 | struct xhci_segment **first, struct xhci_segment **last, | |
186a7ef1 AX |
320 | unsigned int num_segs, unsigned int cycle_state, |
321 | enum xhci_ring_type type, gfp_t flags) | |
70d43601 AX |
322 | { |
323 | struct xhci_segment *prev; | |
324 | ||
186a7ef1 | 325 | prev = xhci_segment_alloc(xhci, cycle_state, flags); |
70d43601 AX |
326 | if (!prev) |
327 | return -ENOMEM; | |
328 | num_segs--; | |
329 | ||
330 | *first = prev; | |
331 | while (num_segs > 0) { | |
332 | struct xhci_segment *next; | |
333 | ||
186a7ef1 | 334 | next = xhci_segment_alloc(xhci, cycle_state, flags); |
70d43601 | 335 | if (!next) { |
68e5254a JW |
336 | prev = *first; |
337 | while (prev) { | |
338 | next = prev->next; | |
339 | xhci_segment_free(xhci, prev); | |
340 | prev = next; | |
341 | } | |
70d43601 AX |
342 | return -ENOMEM; |
343 | } | |
344 | xhci_link_segments(xhci, prev, next, type); | |
345 | ||
346 | prev = next; | |
347 | num_segs--; | |
348 | } | |
349 | xhci_link_segments(xhci, prev, *first, type); | |
350 | *last = prev; | |
351 | ||
352 | return 0; | |
353 | } | |
354 | ||
0ebbab37 SS |
355 | /** |
356 | * Create a new ring with zero or more segments. | |
357 | * | |
358 | * Link each segment together into a ring. | |
359 | * Set the end flag and the cycle toggle bit on the last segment. | |
360 | * See section 4.9.1 and figures 15 and 16. | |
361 | */ | |
362 | static struct xhci_ring *xhci_ring_alloc(struct xhci_hcd *xhci, | |
186a7ef1 AX |
363 | unsigned int num_segs, unsigned int cycle_state, |
364 | enum xhci_ring_type type, gfp_t flags) | |
0ebbab37 SS |
365 | { |
366 | struct xhci_ring *ring; | |
70d43601 | 367 | int ret; |
0ebbab37 SS |
368 | |
369 | ring = kzalloc(sizeof *(ring), flags); | |
0ebbab37 | 370 | if (!ring) |
326b4810 | 371 | return NULL; |
0ebbab37 | 372 | |
3fe4fe08 | 373 | ring->num_segs = num_segs; |
d0e96f5a | 374 | INIT_LIST_HEAD(&ring->td_list); |
3b72fca0 | 375 | ring->type = type; |
0ebbab37 SS |
376 | if (num_segs == 0) |
377 | return ring; | |
378 | ||
70d43601 | 379 | ret = xhci_alloc_segments_for_ring(xhci, &ring->first_seg, |
186a7ef1 | 380 | &ring->last_seg, num_segs, cycle_state, type, flags); |
70d43601 | 381 | if (ret) |
0ebbab37 | 382 | goto fail; |
0ebbab37 | 383 | |
3b72fca0 AX |
384 | /* Only event ring does not use link TRB */ |
385 | if (type != TYPE_EVENT) { | |
0ebbab37 | 386 | /* See section 4.9.2.1 and 6.4.4.1 */ |
70d43601 | 387 | ring->last_seg->trbs[TRBS_PER_SEGMENT - 1].link.control |= |
f5960b69 | 388 | cpu_to_le32(LINK_TOGGLE); |
0ebbab37 | 389 | } |
186a7ef1 | 390 | xhci_initialize_ring_info(ring, cycle_state); |
0ebbab37 SS |
391 | return ring; |
392 | ||
393 | fail: | |
68e5254a | 394 | kfree(ring); |
326b4810 | 395 | return NULL; |
0ebbab37 SS |
396 | } |
397 | ||
412566bd SS |
398 | void xhci_free_or_cache_endpoint_ring(struct xhci_hcd *xhci, |
399 | struct xhci_virt_device *virt_dev, | |
400 | unsigned int ep_index) | |
401 | { | |
402 | int rings_cached; | |
403 | ||
404 | rings_cached = virt_dev->num_rings_cached; | |
405 | if (rings_cached < XHCI_MAX_RINGS_CACHED) { | |
412566bd SS |
406 | virt_dev->ring_cache[rings_cached] = |
407 | virt_dev->eps[ep_index].ring; | |
30f89ca0 | 408 | virt_dev->num_rings_cached++; |
412566bd SS |
409 | xhci_dbg(xhci, "Cached old ring, " |
410 | "%d ring%s cached\n", | |
30f89ca0 SS |
411 | virt_dev->num_rings_cached, |
412 | (virt_dev->num_rings_cached > 1) ? "s" : ""); | |
412566bd SS |
413 | } else { |
414 | xhci_ring_free(xhci, virt_dev->eps[ep_index].ring); | |
415 | xhci_dbg(xhci, "Ring cache full (%d rings), " | |
416 | "freeing ring\n", | |
417 | virt_dev->num_rings_cached); | |
418 | } | |
419 | virt_dev->eps[ep_index].ring = NULL; | |
420 | } | |
421 | ||
74f9fe21 SS |
422 | /* Zero an endpoint ring (except for link TRBs) and move the enqueue and dequeue |
423 | * pointers to the beginning of the ring. | |
424 | */ | |
425 | static void xhci_reinit_cached_ring(struct xhci_hcd *xhci, | |
186a7ef1 AX |
426 | struct xhci_ring *ring, unsigned int cycle_state, |
427 | enum xhci_ring_type type) | |
74f9fe21 SS |
428 | { |
429 | struct xhci_segment *seg = ring->first_seg; | |
186a7ef1 AX |
430 | int i; |
431 | ||
74f9fe21 SS |
432 | do { |
433 | memset(seg->trbs, 0, | |
434 | sizeof(union xhci_trb)*TRBS_PER_SEGMENT); | |
186a7ef1 AX |
435 | if (cycle_state == 0) { |
436 | for (i = 0; i < TRBS_PER_SEGMENT; i++) | |
58719487 XR |
437 | seg->trbs[i].link.control |= |
438 | cpu_to_le32(TRB_CYCLE); | |
186a7ef1 | 439 | } |
74f9fe21 | 440 | /* All endpoint rings have link TRBs */ |
3b72fca0 | 441 | xhci_link_segments(xhci, seg, seg->next, type); |
74f9fe21 SS |
442 | seg = seg->next; |
443 | } while (seg != ring->first_seg); | |
3b72fca0 | 444 | ring->type = type; |
186a7ef1 | 445 | xhci_initialize_ring_info(ring, cycle_state); |
74f9fe21 SS |
446 | /* td list should be empty since all URBs have been cancelled, |
447 | * but just in case... | |
448 | */ | |
449 | INIT_LIST_HEAD(&ring->td_list); | |
450 | } | |
451 | ||
8dfec614 AX |
452 | /* |
453 | * Expand an existing ring. | |
454 | * Look for a cached ring or allocate a new ring which has same segment numbers | |
455 | * and link the two rings. | |
456 | */ | |
457 | int xhci_ring_expansion(struct xhci_hcd *xhci, struct xhci_ring *ring, | |
458 | unsigned int num_trbs, gfp_t flags) | |
459 | { | |
460 | struct xhci_segment *first; | |
461 | struct xhci_segment *last; | |
462 | unsigned int num_segs; | |
463 | unsigned int num_segs_needed; | |
464 | int ret; | |
465 | ||
466 | num_segs_needed = (num_trbs + (TRBS_PER_SEGMENT - 1) - 1) / | |
467 | (TRBS_PER_SEGMENT - 1); | |
468 | ||
469 | /* Allocate number of segments we needed, or double the ring size */ | |
470 | num_segs = ring->num_segs > num_segs_needed ? | |
471 | ring->num_segs : num_segs_needed; | |
472 | ||
473 | ret = xhci_alloc_segments_for_ring(xhci, &first, &last, | |
474 | num_segs, ring->cycle_state, ring->type, flags); | |
475 | if (ret) | |
476 | return -ENOMEM; | |
477 | ||
d5734223 SS |
478 | if (ring->type == TYPE_STREAM) |
479 | ret = xhci_update_stream_segment_mapping(ring->trb_address_map, | |
480 | ring, first, last, flags); | |
481 | if (ret) { | |
482 | struct xhci_segment *next; | |
483 | do { | |
484 | next = first->next; | |
485 | xhci_segment_free(xhci, first); | |
486 | if (first == last) | |
487 | break; | |
488 | first = next; | |
489 | } while (true); | |
490 | return ret; | |
491 | } | |
492 | ||
8dfec614 | 493 | xhci_link_rings(xhci, ring, first, last, num_segs); |
68ffb011 XR |
494 | xhci_dbg_trace(xhci, trace_xhci_dbg_ring_expansion, |
495 | "ring expansion succeed, now has %d segments", | |
8dfec614 AX |
496 | ring->num_segs); |
497 | ||
498 | return 0; | |
499 | } | |
500 | ||
d115b048 JY |
501 | #define CTX_SIZE(_hcc) (HCC_64BYTE_CONTEXT(_hcc) ? 64 : 32) |
502 | ||
326b4810 | 503 | static struct xhci_container_ctx *xhci_alloc_container_ctx(struct xhci_hcd *xhci, |
d115b048 JY |
504 | int type, gfp_t flags) |
505 | { | |
29f9d54b SS |
506 | struct xhci_container_ctx *ctx; |
507 | ||
508 | if ((type != XHCI_CTX_TYPE_DEVICE) && (type != XHCI_CTX_TYPE_INPUT)) | |
509 | return NULL; | |
510 | ||
511 | ctx = kzalloc(sizeof(*ctx), flags); | |
d115b048 JY |
512 | if (!ctx) |
513 | return NULL; | |
514 | ||
d115b048 JY |
515 | ctx->type = type; |
516 | ctx->size = HCC_64BYTE_CONTEXT(xhci->hcc_params) ? 2048 : 1024; | |
517 | if (type == XHCI_CTX_TYPE_INPUT) | |
518 | ctx->size += CTX_SIZE(xhci->hcc_params); | |
519 | ||
520 | ctx->bytes = dma_pool_alloc(xhci->device_pool, flags, &ctx->dma); | |
025f880c MN |
521 | if (!ctx->bytes) { |
522 | kfree(ctx); | |
523 | return NULL; | |
524 | } | |
d115b048 JY |
525 | memset(ctx->bytes, 0, ctx->size); |
526 | return ctx; | |
527 | } | |
528 | ||
326b4810 | 529 | static void xhci_free_container_ctx(struct xhci_hcd *xhci, |
d115b048 JY |
530 | struct xhci_container_ctx *ctx) |
531 | { | |
a1d78c16 SS |
532 | if (!ctx) |
533 | return; | |
d115b048 JY |
534 | dma_pool_free(xhci->device_pool, ctx->bytes, ctx->dma); |
535 | kfree(ctx); | |
536 | } | |
537 | ||
4daf9df5 | 538 | struct xhci_input_control_ctx *xhci_get_input_control_ctx( |
d115b048 JY |
539 | struct xhci_container_ctx *ctx) |
540 | { | |
92f8e767 SS |
541 | if (ctx->type != XHCI_CTX_TYPE_INPUT) |
542 | return NULL; | |
543 | ||
d115b048 JY |
544 | return (struct xhci_input_control_ctx *)ctx->bytes; |
545 | } | |
546 | ||
547 | struct xhci_slot_ctx *xhci_get_slot_ctx(struct xhci_hcd *xhci, | |
548 | struct xhci_container_ctx *ctx) | |
549 | { | |
550 | if (ctx->type == XHCI_CTX_TYPE_DEVICE) | |
551 | return (struct xhci_slot_ctx *)ctx->bytes; | |
552 | ||
553 | return (struct xhci_slot_ctx *) | |
554 | (ctx->bytes + CTX_SIZE(xhci->hcc_params)); | |
555 | } | |
556 | ||
557 | struct xhci_ep_ctx *xhci_get_ep_ctx(struct xhci_hcd *xhci, | |
558 | struct xhci_container_ctx *ctx, | |
559 | unsigned int ep_index) | |
560 | { | |
561 | /* increment ep index by offset of start of ep ctx array */ | |
562 | ep_index++; | |
563 | if (ctx->type == XHCI_CTX_TYPE_INPUT) | |
564 | ep_index++; | |
565 | ||
566 | return (struct xhci_ep_ctx *) | |
567 | (ctx->bytes + (ep_index * CTX_SIZE(xhci->hcc_params))); | |
568 | } | |
569 | ||
8df75f42 SS |
570 | |
571 | /***************** Streams structures manipulation *************************/ | |
572 | ||
8212a49d | 573 | static void xhci_free_stream_ctx(struct xhci_hcd *xhci, |
8df75f42 SS |
574 | unsigned int num_stream_ctxs, |
575 | struct xhci_stream_ctx *stream_ctx, dma_addr_t dma) | |
576 | { | |
2a100047 | 577 | struct device *dev = xhci_to_hcd(xhci)->self.controller; |
ee4aa54b | 578 | size_t size = sizeof(struct xhci_stream_ctx) * num_stream_ctxs; |
8df75f42 | 579 | |
ee4aa54b HG |
580 | if (size > MEDIUM_STREAM_ARRAY_SIZE) |
581 | dma_free_coherent(dev, size, | |
8df75f42 | 582 | stream_ctx, dma); |
ee4aa54b | 583 | else if (size <= SMALL_STREAM_ARRAY_SIZE) |
8df75f42 SS |
584 | return dma_pool_free(xhci->small_streams_pool, |
585 | stream_ctx, dma); | |
586 | else | |
587 | return dma_pool_free(xhci->medium_streams_pool, | |
588 | stream_ctx, dma); | |
589 | } | |
590 | ||
591 | /* | |
592 | * The stream context array for each endpoint with bulk streams enabled can | |
593 | * vary in size, based on: | |
594 | * - how many streams the endpoint supports, | |
595 | * - the maximum primary stream array size the host controller supports, | |
596 | * - and how many streams the device driver asks for. | |
597 | * | |
598 | * The stream context array must be a power of 2, and can be as small as | |
599 | * 64 bytes or as large as 1MB. | |
600 | */ | |
8212a49d | 601 | static struct xhci_stream_ctx *xhci_alloc_stream_ctx(struct xhci_hcd *xhci, |
8df75f42 SS |
602 | unsigned int num_stream_ctxs, dma_addr_t *dma, |
603 | gfp_t mem_flags) | |
604 | { | |
2a100047 | 605 | struct device *dev = xhci_to_hcd(xhci)->self.controller; |
ee4aa54b | 606 | size_t size = sizeof(struct xhci_stream_ctx) * num_stream_ctxs; |
8df75f42 | 607 | |
ee4aa54b HG |
608 | if (size > MEDIUM_STREAM_ARRAY_SIZE) |
609 | return dma_alloc_coherent(dev, size, | |
22d45f01 | 610 | dma, mem_flags); |
ee4aa54b | 611 | else if (size <= SMALL_STREAM_ARRAY_SIZE) |
8df75f42 SS |
612 | return dma_pool_alloc(xhci->small_streams_pool, |
613 | mem_flags, dma); | |
614 | else | |
615 | return dma_pool_alloc(xhci->medium_streams_pool, | |
616 | mem_flags, dma); | |
617 | } | |
618 | ||
e9df17eb SS |
619 | struct xhci_ring *xhci_dma_to_transfer_ring( |
620 | struct xhci_virt_ep *ep, | |
621 | u64 address) | |
622 | { | |
623 | if (ep->ep_state & EP_HAS_STREAMS) | |
624 | return radix_tree_lookup(&ep->stream_info->trb_address_map, | |
eb8ccd2b | 625 | address >> TRB_SEGMENT_SHIFT); |
e9df17eb SS |
626 | return ep->ring; |
627 | } | |
628 | ||
e9df17eb SS |
629 | struct xhci_ring *xhci_stream_id_to_ring( |
630 | struct xhci_virt_device *dev, | |
631 | unsigned int ep_index, | |
632 | unsigned int stream_id) | |
633 | { | |
634 | struct xhci_virt_ep *ep = &dev->eps[ep_index]; | |
635 | ||
636 | if (stream_id == 0) | |
637 | return ep->ring; | |
638 | if (!ep->stream_info) | |
639 | return NULL; | |
640 | ||
641 | if (stream_id > ep->stream_info->num_streams) | |
642 | return NULL; | |
643 | return ep->stream_info->stream_rings[stream_id]; | |
644 | } | |
645 | ||
8df75f42 SS |
646 | /* |
647 | * Change an endpoint's internal structure so it supports stream IDs. The | |
648 | * number of requested streams includes stream 0, which cannot be used by device | |
649 | * drivers. | |
650 | * | |
651 | * The number of stream contexts in the stream context array may be bigger than | |
652 | * the number of streams the driver wants to use. This is because the number of | |
653 | * stream context array entries must be a power of two. | |
8df75f42 SS |
654 | */ |
655 | struct xhci_stream_info *xhci_alloc_stream_info(struct xhci_hcd *xhci, | |
656 | unsigned int num_stream_ctxs, | |
657 | unsigned int num_streams, gfp_t mem_flags) | |
658 | { | |
659 | struct xhci_stream_info *stream_info; | |
660 | u32 cur_stream; | |
661 | struct xhci_ring *cur_ring; | |
8df75f42 SS |
662 | u64 addr; |
663 | int ret; | |
664 | ||
665 | xhci_dbg(xhci, "Allocating %u streams and %u " | |
666 | "stream context array entries.\n", | |
667 | num_streams, num_stream_ctxs); | |
668 | if (xhci->cmd_ring_reserved_trbs == MAX_RSVD_CMD_TRBS) { | |
669 | xhci_dbg(xhci, "Command ring has no reserved TRBs available\n"); | |
670 | return NULL; | |
671 | } | |
672 | xhci->cmd_ring_reserved_trbs++; | |
673 | ||
674 | stream_info = kzalloc(sizeof(struct xhci_stream_info), mem_flags); | |
675 | if (!stream_info) | |
676 | goto cleanup_trbs; | |
677 | ||
678 | stream_info->num_streams = num_streams; | |
679 | stream_info->num_stream_ctxs = num_stream_ctxs; | |
680 | ||
681 | /* Initialize the array of virtual pointers to stream rings. */ | |
682 | stream_info->stream_rings = kzalloc( | |
683 | sizeof(struct xhci_ring *)*num_streams, | |
684 | mem_flags); | |
685 | if (!stream_info->stream_rings) | |
686 | goto cleanup_info; | |
687 | ||
688 | /* Initialize the array of DMA addresses for stream rings for the HW. */ | |
689 | stream_info->stream_ctx_array = xhci_alloc_stream_ctx(xhci, | |
690 | num_stream_ctxs, &stream_info->ctx_array_dma, | |
691 | mem_flags); | |
692 | if (!stream_info->stream_ctx_array) | |
693 | goto cleanup_ctx; | |
694 | memset(stream_info->stream_ctx_array, 0, | |
695 | sizeof(struct xhci_stream_ctx)*num_stream_ctxs); | |
696 | ||
697 | /* Allocate everything needed to free the stream rings later */ | |
698 | stream_info->free_streams_command = | |
699 | xhci_alloc_command(xhci, true, true, mem_flags); | |
700 | if (!stream_info->free_streams_command) | |
701 | goto cleanup_ctx; | |
702 | ||
703 | INIT_RADIX_TREE(&stream_info->trb_address_map, GFP_ATOMIC); | |
704 | ||
705 | /* Allocate rings for all the streams that the driver will use, | |
706 | * and add their segment DMA addresses to the radix tree. | |
707 | * Stream 0 is reserved. | |
708 | */ | |
709 | for (cur_stream = 1; cur_stream < num_streams; cur_stream++) { | |
710 | stream_info->stream_rings[cur_stream] = | |
2fdcd47b | 711 | xhci_ring_alloc(xhci, 2, 1, TYPE_STREAM, mem_flags); |
8df75f42 SS |
712 | cur_ring = stream_info->stream_rings[cur_stream]; |
713 | if (!cur_ring) | |
714 | goto cleanup_rings; | |
e9df17eb | 715 | cur_ring->stream_id = cur_stream; |
15341303 | 716 | cur_ring->trb_address_map = &stream_info->trb_address_map; |
8df75f42 SS |
717 | /* Set deq ptr, cycle bit, and stream context type */ |
718 | addr = cur_ring->first_seg->dma | | |
719 | SCT_FOR_CTX(SCT_PRI_TR) | | |
720 | cur_ring->cycle_state; | |
f5960b69 ME |
721 | stream_info->stream_ctx_array[cur_stream].stream_ring = |
722 | cpu_to_le64(addr); | |
8df75f42 SS |
723 | xhci_dbg(xhci, "Setting stream %d ring ptr to 0x%08llx\n", |
724 | cur_stream, (unsigned long long) addr); | |
725 | ||
15341303 | 726 | ret = xhci_update_stream_mapping(cur_ring, mem_flags); |
8df75f42 SS |
727 | if (ret) { |
728 | xhci_ring_free(xhci, cur_ring); | |
729 | stream_info->stream_rings[cur_stream] = NULL; | |
730 | goto cleanup_rings; | |
731 | } | |
732 | } | |
733 | /* Leave the other unused stream ring pointers in the stream context | |
734 | * array initialized to zero. This will cause the xHC to give us an | |
735 | * error if the device asks for a stream ID we don't have setup (if it | |
736 | * was any other way, the host controller would assume the ring is | |
737 | * "empty" and wait forever for data to be queued to that stream ID). | |
738 | */ | |
8df75f42 SS |
739 | |
740 | return stream_info; | |
741 | ||
742 | cleanup_rings: | |
743 | for (cur_stream = 1; cur_stream < num_streams; cur_stream++) { | |
744 | cur_ring = stream_info->stream_rings[cur_stream]; | |
745 | if (cur_ring) { | |
8df75f42 SS |
746 | xhci_ring_free(xhci, cur_ring); |
747 | stream_info->stream_rings[cur_stream] = NULL; | |
748 | } | |
749 | } | |
750 | xhci_free_command(xhci, stream_info->free_streams_command); | |
751 | cleanup_ctx: | |
752 | kfree(stream_info->stream_rings); | |
753 | cleanup_info: | |
754 | kfree(stream_info); | |
755 | cleanup_trbs: | |
756 | xhci->cmd_ring_reserved_trbs--; | |
757 | return NULL; | |
758 | } | |
759 | /* | |
760 | * Sets the MaxPStreams field and the Linear Stream Array field. | |
761 | * Sets the dequeue pointer to the stream context array. | |
762 | */ | |
763 | void xhci_setup_streams_ep_input_ctx(struct xhci_hcd *xhci, | |
764 | struct xhci_ep_ctx *ep_ctx, | |
765 | struct xhci_stream_info *stream_info) | |
766 | { | |
767 | u32 max_primary_streams; | |
768 | /* MaxPStreams is the number of stream context array entries, not the | |
769 | * number we're actually using. Must be in 2^(MaxPstreams + 1) format. | |
770 | * fls(0) = 0, fls(0x1) = 1, fls(0x10) = 2, fls(0x100) = 3, etc. | |
771 | */ | |
772 | max_primary_streams = fls(stream_info->num_stream_ctxs) - 2; | |
3a7fa5be XR |
773 | xhci_dbg_trace(xhci, trace_xhci_dbg_context_change, |
774 | "Setting number of stream ctx array entries to %u", | |
8df75f42 | 775 | 1 << (max_primary_streams + 1)); |
28ccd296 ME |
776 | ep_ctx->ep_info &= cpu_to_le32(~EP_MAXPSTREAMS_MASK); |
777 | ep_ctx->ep_info |= cpu_to_le32(EP_MAXPSTREAMS(max_primary_streams) | |
778 | | EP_HAS_LSA); | |
779 | ep_ctx->deq = cpu_to_le64(stream_info->ctx_array_dma); | |
8df75f42 SS |
780 | } |
781 | ||
782 | /* | |
783 | * Sets the MaxPStreams field and the Linear Stream Array field to 0. | |
784 | * Reinstalls the "normal" endpoint ring (at its previous dequeue mark, | |
785 | * not at the beginning of the ring). | |
786 | */ | |
4daf9df5 | 787 | void xhci_setup_no_streams_ep_input_ctx(struct xhci_ep_ctx *ep_ctx, |
8df75f42 SS |
788 | struct xhci_virt_ep *ep) |
789 | { | |
790 | dma_addr_t addr; | |
28ccd296 | 791 | ep_ctx->ep_info &= cpu_to_le32(~(EP_MAXPSTREAMS_MASK | EP_HAS_LSA)); |
8df75f42 | 792 | addr = xhci_trb_virt_to_dma(ep->ring->deq_seg, ep->ring->dequeue); |
28ccd296 | 793 | ep_ctx->deq = cpu_to_le64(addr | ep->ring->cycle_state); |
8df75f42 SS |
794 | } |
795 | ||
796 | /* Frees all stream contexts associated with the endpoint, | |
797 | * | |
798 | * Caller should fix the endpoint context streams fields. | |
799 | */ | |
800 | void xhci_free_stream_info(struct xhci_hcd *xhci, | |
801 | struct xhci_stream_info *stream_info) | |
802 | { | |
803 | int cur_stream; | |
804 | struct xhci_ring *cur_ring; | |
8df75f42 SS |
805 | |
806 | if (!stream_info) | |
807 | return; | |
808 | ||
809 | for (cur_stream = 1; cur_stream < stream_info->num_streams; | |
810 | cur_stream++) { | |
811 | cur_ring = stream_info->stream_rings[cur_stream]; | |
812 | if (cur_ring) { | |
8df75f42 SS |
813 | xhci_ring_free(xhci, cur_ring); |
814 | stream_info->stream_rings[cur_stream] = NULL; | |
815 | } | |
816 | } | |
817 | xhci_free_command(xhci, stream_info->free_streams_command); | |
818 | xhci->cmd_ring_reserved_trbs--; | |
819 | if (stream_info->stream_ctx_array) | |
820 | xhci_free_stream_ctx(xhci, | |
821 | stream_info->num_stream_ctxs, | |
822 | stream_info->stream_ctx_array, | |
823 | stream_info->ctx_array_dma); | |
824 | ||
0d3703be | 825 | kfree(stream_info->stream_rings); |
8df75f42 SS |
826 | kfree(stream_info); |
827 | } | |
828 | ||
829 | ||
830 | /***************** Device context manipulation *************************/ | |
831 | ||
6f5165cf SS |
832 | static void xhci_init_endpoint_timer(struct xhci_hcd *xhci, |
833 | struct xhci_virt_ep *ep) | |
834 | { | |
9e08a03d JL |
835 | setup_timer(&ep->stop_cmd_timer, xhci_stop_endpoint_command_watchdog, |
836 | (unsigned long)ep); | |
6f5165cf SS |
837 | ep->xhci = xhci; |
838 | } | |
839 | ||
839c817c SS |
840 | static void xhci_free_tt_info(struct xhci_hcd *xhci, |
841 | struct xhci_virt_device *virt_dev, | |
842 | int slot_id) | |
843 | { | |
839c817c | 844 | struct list_head *tt_list_head; |
46ed8f00 TI |
845 | struct xhci_tt_bw_info *tt_info, *next; |
846 | bool slot_found = false; | |
839c817c SS |
847 | |
848 | /* If the device never made it past the Set Address stage, | |
849 | * it may not have the real_port set correctly. | |
850 | */ | |
851 | if (virt_dev->real_port == 0 || | |
852 | virt_dev->real_port > HCS_MAX_PORTS(xhci->hcs_params1)) { | |
853 | xhci_dbg(xhci, "Bad real port.\n"); | |
854 | return; | |
855 | } | |
856 | ||
857 | tt_list_head = &(xhci->rh_bw[virt_dev->real_port - 1].tts); | |
46ed8f00 TI |
858 | list_for_each_entry_safe(tt_info, next, tt_list_head, tt_list) { |
859 | /* Multi-TT hubs will have more than one entry */ | |
860 | if (tt_info->slot_id == slot_id) { | |
861 | slot_found = true; | |
862 | list_del(&tt_info->tt_list); | |
863 | kfree(tt_info); | |
864 | } else if (slot_found) { | |
839c817c | 865 | break; |
46ed8f00 | 866 | } |
839c817c | 867 | } |
839c817c SS |
868 | } |
869 | ||
870 | int xhci_alloc_tt_info(struct xhci_hcd *xhci, | |
871 | struct xhci_virt_device *virt_dev, | |
872 | struct usb_device *hdev, | |
873 | struct usb_tt *tt, gfp_t mem_flags) | |
874 | { | |
875 | struct xhci_tt_bw_info *tt_info; | |
876 | unsigned int num_ports; | |
877 | int i, j; | |
878 | ||
879 | if (!tt->multi) | |
880 | num_ports = 1; | |
881 | else | |
882 | num_ports = hdev->maxchild; | |
883 | ||
884 | for (i = 0; i < num_ports; i++, tt_info++) { | |
885 | struct xhci_interval_bw_table *bw_table; | |
886 | ||
887 | tt_info = kzalloc(sizeof(*tt_info), mem_flags); | |
888 | if (!tt_info) | |
889 | goto free_tts; | |
890 | INIT_LIST_HEAD(&tt_info->tt_list); | |
891 | list_add(&tt_info->tt_list, | |
892 | &xhci->rh_bw[virt_dev->real_port - 1].tts); | |
893 | tt_info->slot_id = virt_dev->udev->slot_id; | |
894 | if (tt->multi) | |
895 | tt_info->ttport = i+1; | |
896 | bw_table = &tt_info->bw_table; | |
897 | for (j = 0; j < XHCI_MAX_INTERVAL; j++) | |
898 | INIT_LIST_HEAD(&bw_table->interval_bw[j].endpoints); | |
899 | } | |
900 | return 0; | |
901 | ||
902 | free_tts: | |
903 | xhci_free_tt_info(xhci, virt_dev, virt_dev->udev->slot_id); | |
904 | return -ENOMEM; | |
905 | } | |
906 | ||
907 | ||
908 | /* All the xhci_tds in the ring's TD list should be freed at this point. | |
909 | * Should be called with xhci->lock held if there is any chance the TT lists | |
910 | * will be manipulated by the configure endpoint, allocate device, or update | |
911 | * hub functions while this function is removing the TT entries from the list. | |
912 | */ | |
3ffbba95 SS |
913 | void xhci_free_virt_device(struct xhci_hcd *xhci, int slot_id) |
914 | { | |
915 | struct xhci_virt_device *dev; | |
916 | int i; | |
2e27980e | 917 | int old_active_eps = 0; |
3ffbba95 SS |
918 | |
919 | /* Slot ID 0 is reserved */ | |
920 | if (slot_id == 0 || !xhci->devs[slot_id]) | |
921 | return; | |
922 | ||
923 | dev = xhci->devs[slot_id]; | |
8e595a5d | 924 | xhci->dcbaa->dev_context_ptrs[slot_id] = 0; |
3ffbba95 SS |
925 | if (!dev) |
926 | return; | |
927 | ||
2e27980e SS |
928 | if (dev->tt_info) |
929 | old_active_eps = dev->tt_info->active_eps; | |
930 | ||
8df75f42 | 931 | for (i = 0; i < 31; ++i) { |
63a0d9ab SS |
932 | if (dev->eps[i].ring) |
933 | xhci_ring_free(xhci, dev->eps[i].ring); | |
8df75f42 SS |
934 | if (dev->eps[i].stream_info) |
935 | xhci_free_stream_info(xhci, | |
936 | dev->eps[i].stream_info); | |
2e27980e SS |
937 | /* Endpoints on the TT/root port lists should have been removed |
938 | * when usb_disable_device() was called for the device. | |
939 | * We can't drop them anyway, because the udev might have gone | |
940 | * away by this point, and we can't tell what speed it was. | |
941 | */ | |
942 | if (!list_empty(&dev->eps[i].bw_endpoint_list)) | |
943 | xhci_warn(xhci, "Slot %u endpoint %u " | |
944 | "not removed from BW list!\n", | |
945 | slot_id, i); | |
8df75f42 | 946 | } |
839c817c SS |
947 | /* If this is a hub, free the TT(s) from the TT list */ |
948 | xhci_free_tt_info(xhci, dev, slot_id); | |
2e27980e SS |
949 | /* If necessary, update the number of active TTs on this root port */ |
950 | xhci_update_tt_active_eps(xhci, dev, old_active_eps); | |
3ffbba95 | 951 | |
74f9fe21 SS |
952 | if (dev->ring_cache) { |
953 | for (i = 0; i < dev->num_rings_cached; i++) | |
954 | xhci_ring_free(xhci, dev->ring_cache[i]); | |
955 | kfree(dev->ring_cache); | |
956 | } | |
957 | ||
3ffbba95 | 958 | if (dev->in_ctx) |
d115b048 | 959 | xhci_free_container_ctx(xhci, dev->in_ctx); |
3ffbba95 | 960 | if (dev->out_ctx) |
d115b048 JY |
961 | xhci_free_container_ctx(xhci, dev->out_ctx); |
962 | ||
3ffbba95 | 963 | kfree(xhci->devs[slot_id]); |
326b4810 | 964 | xhci->devs[slot_id] = NULL; |
3ffbba95 SS |
965 | } |
966 | ||
967 | int xhci_alloc_virt_device(struct xhci_hcd *xhci, int slot_id, | |
968 | struct usb_device *udev, gfp_t flags) | |
969 | { | |
3ffbba95 | 970 | struct xhci_virt_device *dev; |
63a0d9ab | 971 | int i; |
3ffbba95 SS |
972 | |
973 | /* Slot ID 0 is reserved */ | |
974 | if (slot_id == 0 || xhci->devs[slot_id]) { | |
975 | xhci_warn(xhci, "Bad Slot ID %d\n", slot_id); | |
976 | return 0; | |
977 | } | |
978 | ||
979 | xhci->devs[slot_id] = kzalloc(sizeof(*xhci->devs[slot_id]), flags); | |
980 | if (!xhci->devs[slot_id]) | |
981 | return 0; | |
982 | dev = xhci->devs[slot_id]; | |
983 | ||
d115b048 JY |
984 | /* Allocate the (output) device context that will be used in the HC. */ |
985 | dev->out_ctx = xhci_alloc_container_ctx(xhci, XHCI_CTX_TYPE_DEVICE, flags); | |
3ffbba95 SS |
986 | if (!dev->out_ctx) |
987 | goto fail; | |
d115b048 | 988 | |
700e2052 | 989 | xhci_dbg(xhci, "Slot %d output ctx = 0x%llx (dma)\n", slot_id, |
d115b048 | 990 | (unsigned long long)dev->out_ctx->dma); |
3ffbba95 SS |
991 | |
992 | /* Allocate the (input) device context for address device command */ | |
d115b048 | 993 | dev->in_ctx = xhci_alloc_container_ctx(xhci, XHCI_CTX_TYPE_INPUT, flags); |
3ffbba95 SS |
994 | if (!dev->in_ctx) |
995 | goto fail; | |
d115b048 | 996 | |
700e2052 | 997 | xhci_dbg(xhci, "Slot %d input ctx = 0x%llx (dma)\n", slot_id, |
d115b048 | 998 | (unsigned long long)dev->in_ctx->dma); |
3ffbba95 | 999 | |
6f5165cf SS |
1000 | /* Initialize the cancellation list and watchdog timers for each ep */ |
1001 | for (i = 0; i < 31; i++) { | |
1002 | xhci_init_endpoint_timer(xhci, &dev->eps[i]); | |
63a0d9ab | 1003 | INIT_LIST_HEAD(&dev->eps[i].cancelled_td_list); |
2e27980e | 1004 | INIT_LIST_HEAD(&dev->eps[i].bw_endpoint_list); |
6f5165cf | 1005 | } |
63a0d9ab | 1006 | |
3ffbba95 | 1007 | /* Allocate endpoint 0 ring */ |
2fdcd47b | 1008 | dev->eps[0].ring = xhci_ring_alloc(xhci, 2, 1, TYPE_CTRL, flags); |
63a0d9ab | 1009 | if (!dev->eps[0].ring) |
3ffbba95 SS |
1010 | goto fail; |
1011 | ||
74f9fe21 SS |
1012 | /* Allocate pointers to the ring cache */ |
1013 | dev->ring_cache = kzalloc( | |
1014 | sizeof(struct xhci_ring *)*XHCI_MAX_RINGS_CACHED, | |
1015 | flags); | |
1016 | if (!dev->ring_cache) | |
1017 | goto fail; | |
1018 | dev->num_rings_cached = 0; | |
1019 | ||
f94e0186 | 1020 | init_completion(&dev->cmd_completion); |
64927730 | 1021 | dev->udev = udev; |
f94e0186 | 1022 | |
28c2d2ef | 1023 | /* Point to output device context in dcbaa. */ |
28ccd296 | 1024 | xhci->dcbaa->dev_context_ptrs[slot_id] = cpu_to_le64(dev->out_ctx->dma); |
700e2052 | 1025 | xhci_dbg(xhci, "Set slot id %d dcbaa entry %p to 0x%llx\n", |
28ccd296 ME |
1026 | slot_id, |
1027 | &xhci->dcbaa->dev_context_ptrs[slot_id], | |
f5960b69 | 1028 | le64_to_cpu(xhci->dcbaa->dev_context_ptrs[slot_id])); |
3ffbba95 SS |
1029 | |
1030 | return 1; | |
1031 | fail: | |
1032 | xhci_free_virt_device(xhci, slot_id); | |
1033 | return 0; | |
1034 | } | |
1035 | ||
2d1ee590 SS |
1036 | void xhci_copy_ep0_dequeue_into_input_ctx(struct xhci_hcd *xhci, |
1037 | struct usb_device *udev) | |
1038 | { | |
1039 | struct xhci_virt_device *virt_dev; | |
1040 | struct xhci_ep_ctx *ep0_ctx; | |
1041 | struct xhci_ring *ep_ring; | |
1042 | ||
1043 | virt_dev = xhci->devs[udev->slot_id]; | |
1044 | ep0_ctx = xhci_get_ep_ctx(xhci, virt_dev->in_ctx, 0); | |
1045 | ep_ring = virt_dev->eps[0].ring; | |
1046 | /* | |
1047 | * FIXME we don't keep track of the dequeue pointer very well after a | |
1048 | * Set TR dequeue pointer, so we're setting the dequeue pointer of the | |
1049 | * host to our enqueue pointer. This should only be called after a | |
1050 | * configured device has reset, so all control transfers should have | |
1051 | * been completed or cancelled before the reset. | |
1052 | */ | |
28ccd296 ME |
1053 | ep0_ctx->deq = cpu_to_le64(xhci_trb_virt_to_dma(ep_ring->enq_seg, |
1054 | ep_ring->enqueue) | |
1055 | | ep_ring->cycle_state); | |
2d1ee590 SS |
1056 | } |
1057 | ||
f6ff0ac8 SS |
1058 | /* |
1059 | * The xHCI roothub may have ports of differing speeds in any order in the port | |
1060 | * status registers. xhci->port_array provides an array of the port speed for | |
1061 | * each offset into the port status registers. | |
1062 | * | |
1063 | * The xHCI hardware wants to know the roothub port number that the USB device | |
1064 | * is attached to (or the roothub port its ancestor hub is attached to). All we | |
1065 | * know is the index of that port under either the USB 2.0 or the USB 3.0 | |
1066 | * roothub, but that doesn't give us the real index into the HW port status | |
3f5eb141 | 1067 | * registers. Call xhci_find_raw_port_number() to get real index. |
f6ff0ac8 SS |
1068 | */ |
1069 | static u32 xhci_find_real_port_number(struct xhci_hcd *xhci, | |
1070 | struct usb_device *udev) | |
1071 | { | |
1072 | struct usb_device *top_dev; | |
3f5eb141 LT |
1073 | struct usb_hcd *hcd; |
1074 | ||
1075 | if (udev->speed == USB_SPEED_SUPER) | |
1076 | hcd = xhci->shared_hcd; | |
1077 | else | |
1078 | hcd = xhci->main_hcd; | |
f6ff0ac8 SS |
1079 | |
1080 | for (top_dev = udev; top_dev->parent && top_dev->parent->parent; | |
1081 | top_dev = top_dev->parent) | |
1082 | /* Found device below root hub */; | |
f6ff0ac8 | 1083 | |
3f5eb141 | 1084 | return xhci_find_raw_port_number(hcd, top_dev->portnum); |
f6ff0ac8 SS |
1085 | } |
1086 | ||
3ffbba95 SS |
1087 | /* Setup an xHCI virtual device for a Set Address command */ |
1088 | int xhci_setup_addressable_virt_dev(struct xhci_hcd *xhci, struct usb_device *udev) | |
1089 | { | |
1090 | struct xhci_virt_device *dev; | |
1091 | struct xhci_ep_ctx *ep0_ctx; | |
d115b048 | 1092 | struct xhci_slot_ctx *slot_ctx; |
f6ff0ac8 | 1093 | u32 port_num; |
bd18fd5c | 1094 | u32 max_packets; |
f6ff0ac8 | 1095 | struct usb_device *top_dev; |
3ffbba95 SS |
1096 | |
1097 | dev = xhci->devs[udev->slot_id]; | |
1098 | /* Slot ID 0 is reserved */ | |
1099 | if (udev->slot_id == 0 || !dev) { | |
1100 | xhci_warn(xhci, "Slot ID %d is not assigned to this device\n", | |
1101 | udev->slot_id); | |
1102 | return -EINVAL; | |
1103 | } | |
d115b048 | 1104 | ep0_ctx = xhci_get_ep_ctx(xhci, dev->in_ctx, 0); |
d115b048 | 1105 | slot_ctx = xhci_get_slot_ctx(xhci, dev->in_ctx); |
3ffbba95 | 1106 | |
3ffbba95 | 1107 | /* 3) Only the control endpoint is valid - one endpoint context */ |
f5960b69 | 1108 | slot_ctx->dev_info |= cpu_to_le32(LAST_CTX(1) | udev->route); |
3ffbba95 SS |
1109 | switch (udev->speed) { |
1110 | case USB_SPEED_SUPER: | |
f5960b69 | 1111 | slot_ctx->dev_info |= cpu_to_le32(SLOT_SPEED_SS); |
bd18fd5c | 1112 | max_packets = MAX_PACKET(512); |
3ffbba95 SS |
1113 | break; |
1114 | case USB_SPEED_HIGH: | |
f5960b69 | 1115 | slot_ctx->dev_info |= cpu_to_le32(SLOT_SPEED_HS); |
bd18fd5c | 1116 | max_packets = MAX_PACKET(64); |
3ffbba95 | 1117 | break; |
bd18fd5c | 1118 | /* USB core guesses at a 64-byte max packet first for FS devices */ |
3ffbba95 | 1119 | case USB_SPEED_FULL: |
f5960b69 | 1120 | slot_ctx->dev_info |= cpu_to_le32(SLOT_SPEED_FS); |
bd18fd5c | 1121 | max_packets = MAX_PACKET(64); |
3ffbba95 SS |
1122 | break; |
1123 | case USB_SPEED_LOW: | |
f5960b69 | 1124 | slot_ctx->dev_info |= cpu_to_le32(SLOT_SPEED_LS); |
bd18fd5c | 1125 | max_packets = MAX_PACKET(8); |
3ffbba95 | 1126 | break; |
551cdbbe | 1127 | case USB_SPEED_WIRELESS: |
3ffbba95 SS |
1128 | xhci_dbg(xhci, "FIXME xHCI doesn't support wireless speeds\n"); |
1129 | return -EINVAL; | |
1130 | break; | |
1131 | default: | |
1132 | /* Speed was set earlier, this shouldn't happen. */ | |
bd18fd5c | 1133 | return -EINVAL; |
3ffbba95 SS |
1134 | } |
1135 | /* Find the root hub port this device is under */ | |
f6ff0ac8 SS |
1136 | port_num = xhci_find_real_port_number(xhci, udev); |
1137 | if (!port_num) | |
1138 | return -EINVAL; | |
f5960b69 | 1139 | slot_ctx->dev_info2 |= cpu_to_le32(ROOT_HUB_PORT(port_num)); |
f6ff0ac8 | 1140 | /* Set the port number in the virtual_device to the faked port number */ |
3ffbba95 SS |
1141 | for (top_dev = udev; top_dev->parent && top_dev->parent->parent; |
1142 | top_dev = top_dev->parent) | |
1143 | /* Found device below root hub */; | |
fe30182c | 1144 | dev->fake_port = top_dev->portnum; |
66381755 | 1145 | dev->real_port = port_num; |
f6ff0ac8 | 1146 | xhci_dbg(xhci, "Set root hub portnum to %d\n", port_num); |
fe30182c | 1147 | xhci_dbg(xhci, "Set fake root hub portnum to %d\n", dev->fake_port); |
3ffbba95 | 1148 | |
839c817c SS |
1149 | /* Find the right bandwidth table that this device will be a part of. |
1150 | * If this is a full speed device attached directly to a root port (or a | |
1151 | * decendent of one), it counts as a primary bandwidth domain, not a | |
1152 | * secondary bandwidth domain under a TT. An xhci_tt_info structure | |
1153 | * will never be created for the HS root hub. | |
1154 | */ | |
1155 | if (!udev->tt || !udev->tt->hub->parent) { | |
1156 | dev->bw_table = &xhci->rh_bw[port_num - 1].bw_table; | |
1157 | } else { | |
1158 | struct xhci_root_port_bw_info *rh_bw; | |
1159 | struct xhci_tt_bw_info *tt_bw; | |
1160 | ||
1161 | rh_bw = &xhci->rh_bw[port_num - 1]; | |
1162 | /* Find the right TT. */ | |
1163 | list_for_each_entry(tt_bw, &rh_bw->tts, tt_list) { | |
1164 | if (tt_bw->slot_id != udev->tt->hub->slot_id) | |
1165 | continue; | |
1166 | ||
1167 | if (!dev->udev->tt->multi || | |
1168 | (udev->tt->multi && | |
1169 | tt_bw->ttport == dev->udev->ttport)) { | |
1170 | dev->bw_table = &tt_bw->bw_table; | |
1171 | dev->tt_info = tt_bw; | |
1172 | break; | |
1173 | } | |
1174 | } | |
1175 | if (!dev->tt_info) | |
1176 | xhci_warn(xhci, "WARN: Didn't find a matching TT\n"); | |
1177 | } | |
1178 | ||
aa1b13ef SS |
1179 | /* Is this a LS/FS device under an external HS hub? */ |
1180 | if (udev->tt && udev->tt->hub->parent) { | |
28ccd296 ME |
1181 | slot_ctx->tt_info = cpu_to_le32(udev->tt->hub->slot_id | |
1182 | (udev->ttport << 8)); | |
07b6de10 | 1183 | if (udev->tt->multi) |
28ccd296 | 1184 | slot_ctx->dev_info |= cpu_to_le32(DEV_MTT); |
3ffbba95 | 1185 | } |
700e2052 | 1186 | xhci_dbg(xhci, "udev->tt = %p\n", udev->tt); |
3ffbba95 SS |
1187 | xhci_dbg(xhci, "udev->ttport = 0x%x\n", udev->ttport); |
1188 | ||
1189 | /* Step 4 - ring already allocated */ | |
1190 | /* Step 5 */ | |
28ccd296 | 1191 | ep0_ctx->ep_info2 = cpu_to_le32(EP_TYPE(CTRL_EP)); |
bd18fd5c | 1192 | |
3ffbba95 | 1193 | /* EP 0 can handle "burst" sizes of 1, so Max Burst Size field is 0 */ |
bd18fd5c MN |
1194 | ep0_ctx->ep_info2 |= cpu_to_le32(MAX_BURST(0) | ERROR_COUNT(3) | |
1195 | max_packets); | |
3ffbba95 | 1196 | |
28ccd296 ME |
1197 | ep0_ctx->deq = cpu_to_le64(dev->eps[0].ring->first_seg->dma | |
1198 | dev->eps[0].ring->cycle_state); | |
3ffbba95 SS |
1199 | |
1200 | /* Steps 7 and 8 were done in xhci_alloc_virt_device() */ | |
1201 | ||
1202 | return 0; | |
1203 | } | |
1204 | ||
dfa49c4a DT |
1205 | /* |
1206 | * Convert interval expressed as 2^(bInterval - 1) == interval into | |
1207 | * straight exponent value 2^n == interval. | |
1208 | * | |
1209 | */ | |
1210 | static unsigned int xhci_parse_exponent_interval(struct usb_device *udev, | |
1211 | struct usb_host_endpoint *ep) | |
1212 | { | |
1213 | unsigned int interval; | |
1214 | ||
1215 | interval = clamp_val(ep->desc.bInterval, 1, 16) - 1; | |
1216 | if (interval != ep->desc.bInterval - 1) | |
1217 | dev_warn(&udev->dev, | |
cd3c18ba | 1218 | "ep %#x - rounding interval to %d %sframes\n", |
dfa49c4a | 1219 | ep->desc.bEndpointAddress, |
cd3c18ba DT |
1220 | 1 << interval, |
1221 | udev->speed == USB_SPEED_FULL ? "" : "micro"); | |
1222 | ||
1223 | if (udev->speed == USB_SPEED_FULL) { | |
1224 | /* | |
1225 | * Full speed isoc endpoints specify interval in frames, | |
1226 | * not microframes. We are using microframes everywhere, | |
1227 | * so adjust accordingly. | |
1228 | */ | |
1229 | interval += 3; /* 1 frame = 2^3 uframes */ | |
1230 | } | |
dfa49c4a DT |
1231 | |
1232 | return interval; | |
1233 | } | |
1234 | ||
1235 | /* | |
340a3504 | 1236 | * Convert bInterval expressed in microframes (in 1-255 range) to exponent of |
dfa49c4a DT |
1237 | * microframes, rounded down to nearest power of 2. |
1238 | */ | |
340a3504 SS |
1239 | static unsigned int xhci_microframes_to_exponent(struct usb_device *udev, |
1240 | struct usb_host_endpoint *ep, unsigned int desc_interval, | |
1241 | unsigned int min_exponent, unsigned int max_exponent) | |
dfa49c4a DT |
1242 | { |
1243 | unsigned int interval; | |
1244 | ||
340a3504 SS |
1245 | interval = fls(desc_interval) - 1; |
1246 | interval = clamp_val(interval, min_exponent, max_exponent); | |
1247 | if ((1 << interval) != desc_interval) | |
dfa49c4a DT |
1248 | dev_warn(&udev->dev, |
1249 | "ep %#x - rounding interval to %d microframes, ep desc says %d microframes\n", | |
1250 | ep->desc.bEndpointAddress, | |
1251 | 1 << interval, | |
340a3504 | 1252 | desc_interval); |
dfa49c4a DT |
1253 | |
1254 | return interval; | |
1255 | } | |
1256 | ||
340a3504 SS |
1257 | static unsigned int xhci_parse_microframe_interval(struct usb_device *udev, |
1258 | struct usb_host_endpoint *ep) | |
1259 | { | |
55c1945e SS |
1260 | if (ep->desc.bInterval == 0) |
1261 | return 0; | |
340a3504 SS |
1262 | return xhci_microframes_to_exponent(udev, ep, |
1263 | ep->desc.bInterval, 0, 15); | |
1264 | } | |
1265 | ||
1266 | ||
1267 | static unsigned int xhci_parse_frame_interval(struct usb_device *udev, | |
1268 | struct usb_host_endpoint *ep) | |
1269 | { | |
1270 | return xhci_microframes_to_exponent(udev, ep, | |
1271 | ep->desc.bInterval * 8, 3, 10); | |
1272 | } | |
1273 | ||
f94e0186 SS |
1274 | /* Return the polling or NAK interval. |
1275 | * | |
1276 | * The polling interval is expressed in "microframes". If xHCI's Interval field | |
1277 | * is set to N, it will service the endpoint every 2^(Interval)*125us. | |
1278 | * | |
1279 | * The NAK interval is one NAK per 1 to 255 microframes, or no NAKs if interval | |
1280 | * is set to 0. | |
1281 | */ | |
575688e1 | 1282 | static unsigned int xhci_get_endpoint_interval(struct usb_device *udev, |
f94e0186 SS |
1283 | struct usb_host_endpoint *ep) |
1284 | { | |
1285 | unsigned int interval = 0; | |
1286 | ||
1287 | switch (udev->speed) { | |
1288 | case USB_SPEED_HIGH: | |
1289 | /* Max NAK rate */ | |
1290 | if (usb_endpoint_xfer_control(&ep->desc) || | |
dfa49c4a | 1291 | usb_endpoint_xfer_bulk(&ep->desc)) { |
340a3504 | 1292 | interval = xhci_parse_microframe_interval(udev, ep); |
dfa49c4a DT |
1293 | break; |
1294 | } | |
f94e0186 | 1295 | /* Fall through - SS and HS isoc/int have same decoding */ |
dfa49c4a | 1296 | |
f94e0186 SS |
1297 | case USB_SPEED_SUPER: |
1298 | if (usb_endpoint_xfer_int(&ep->desc) || | |
dfa49c4a DT |
1299 | usb_endpoint_xfer_isoc(&ep->desc)) { |
1300 | interval = xhci_parse_exponent_interval(udev, ep); | |
f94e0186 SS |
1301 | } |
1302 | break; | |
dfa49c4a | 1303 | |
f94e0186 | 1304 | case USB_SPEED_FULL: |
b513d447 | 1305 | if (usb_endpoint_xfer_isoc(&ep->desc)) { |
dfa49c4a DT |
1306 | interval = xhci_parse_exponent_interval(udev, ep); |
1307 | break; | |
1308 | } | |
1309 | /* | |
b513d447 | 1310 | * Fall through for interrupt endpoint interval decoding |
dfa49c4a DT |
1311 | * since it uses the same rules as low speed interrupt |
1312 | * endpoints. | |
1313 | */ | |
1314 | ||
f94e0186 SS |
1315 | case USB_SPEED_LOW: |
1316 | if (usb_endpoint_xfer_int(&ep->desc) || | |
dfa49c4a DT |
1317 | usb_endpoint_xfer_isoc(&ep->desc)) { |
1318 | ||
1319 | interval = xhci_parse_frame_interval(udev, ep); | |
f94e0186 SS |
1320 | } |
1321 | break; | |
dfa49c4a | 1322 | |
f94e0186 SS |
1323 | default: |
1324 | BUG(); | |
1325 | } | |
1326 | return EP_INTERVAL(interval); | |
1327 | } | |
1328 | ||
c30c791c | 1329 | /* The "Mult" field in the endpoint context is only set for SuperSpeed isoc eps. |
1cf62246 SS |
1330 | * High speed endpoint descriptors can define "the number of additional |
1331 | * transaction opportunities per microframe", but that goes in the Max Burst | |
1332 | * endpoint context field. | |
1333 | */ | |
575688e1 | 1334 | static u32 xhci_get_endpoint_mult(struct usb_device *udev, |
1cf62246 SS |
1335 | struct usb_host_endpoint *ep) |
1336 | { | |
c30c791c SS |
1337 | if (udev->speed != USB_SPEED_SUPER || |
1338 | !usb_endpoint_xfer_isoc(&ep->desc)) | |
1cf62246 | 1339 | return 0; |
842f1690 | 1340 | return ep->ss_ep_comp.bmAttributes; |
1cf62246 SS |
1341 | } |
1342 | ||
4daf9df5 | 1343 | static u32 xhci_get_endpoint_type(struct usb_host_endpoint *ep) |
f94e0186 SS |
1344 | { |
1345 | int in; | |
1346 | u32 type; | |
1347 | ||
1348 | in = usb_endpoint_dir_in(&ep->desc); | |
1349 | if (usb_endpoint_xfer_control(&ep->desc)) { | |
1350 | type = EP_TYPE(CTRL_EP); | |
1351 | } else if (usb_endpoint_xfer_bulk(&ep->desc)) { | |
1352 | if (in) | |
1353 | type = EP_TYPE(BULK_IN_EP); | |
1354 | else | |
1355 | type = EP_TYPE(BULK_OUT_EP); | |
1356 | } else if (usb_endpoint_xfer_isoc(&ep->desc)) { | |
1357 | if (in) | |
1358 | type = EP_TYPE(ISOC_IN_EP); | |
1359 | else | |
1360 | type = EP_TYPE(ISOC_OUT_EP); | |
1361 | } else if (usb_endpoint_xfer_int(&ep->desc)) { | |
1362 | if (in) | |
1363 | type = EP_TYPE(INT_IN_EP); | |
1364 | else | |
1365 | type = EP_TYPE(INT_OUT_EP); | |
1366 | } else { | |
17d65554 | 1367 | type = 0; |
f94e0186 SS |
1368 | } |
1369 | return type; | |
1370 | } | |
1371 | ||
9238f25d SS |
1372 | /* Return the maximum endpoint service interval time (ESIT) payload. |
1373 | * Basically, this is the maxpacket size, multiplied by the burst size | |
1374 | * and mult size. | |
1375 | */ | |
4daf9df5 | 1376 | static u32 xhci_get_max_esit_payload(struct usb_device *udev, |
9238f25d SS |
1377 | struct usb_host_endpoint *ep) |
1378 | { | |
1379 | int max_burst; | |
1380 | int max_packet; | |
1381 | ||
1382 | /* Only applies for interrupt or isochronous endpoints */ | |
1383 | if (usb_endpoint_xfer_control(&ep->desc) || | |
1384 | usb_endpoint_xfer_bulk(&ep->desc)) | |
1385 | return 0; | |
1386 | ||
842f1690 | 1387 | if (udev->speed == USB_SPEED_SUPER) |
64b3c304 | 1388 | return le16_to_cpu(ep->ss_ep_comp.wBytesPerInterval); |
9238f25d | 1389 | |
29cc8897 KM |
1390 | max_packet = GET_MAX_PACKET(usb_endpoint_maxp(&ep->desc)); |
1391 | max_burst = (usb_endpoint_maxp(&ep->desc) & 0x1800) >> 11; | |
9238f25d SS |
1392 | /* A 0 in max burst means 1 transfer per ESIT */ |
1393 | return max_packet * (max_burst + 1); | |
1394 | } | |
1395 | ||
8df75f42 SS |
1396 | /* Set up an endpoint with one ring segment. Do not allocate stream rings. |
1397 | * Drivers will have to call usb_alloc_streams() to do that. | |
1398 | */ | |
f94e0186 SS |
1399 | int xhci_endpoint_init(struct xhci_hcd *xhci, |
1400 | struct xhci_virt_device *virt_dev, | |
1401 | struct usb_device *udev, | |
f88ba78d SS |
1402 | struct usb_host_endpoint *ep, |
1403 | gfp_t mem_flags) | |
f94e0186 SS |
1404 | { |
1405 | unsigned int ep_index; | |
1406 | struct xhci_ep_ctx *ep_ctx; | |
1407 | struct xhci_ring *ep_ring; | |
1408 | unsigned int max_packet; | |
1409 | unsigned int max_burst; | |
3b72fca0 | 1410 | enum xhci_ring_type type; |
9238f25d | 1411 | u32 max_esit_payload; |
17d65554 | 1412 | u32 endpoint_type; |
f94e0186 SS |
1413 | |
1414 | ep_index = xhci_get_endpoint_index(&ep->desc); | |
d115b048 | 1415 | ep_ctx = xhci_get_ep_ctx(xhci, virt_dev->in_ctx, ep_index); |
f94e0186 | 1416 | |
4daf9df5 | 1417 | endpoint_type = xhci_get_endpoint_type(ep); |
17d65554 MN |
1418 | if (!endpoint_type) |
1419 | return -EINVAL; | |
1420 | ep_ctx->ep_info2 = cpu_to_le32(endpoint_type); | |
1421 | ||
3b72fca0 | 1422 | type = usb_endpoint_type(&ep->desc); |
f94e0186 | 1423 | /* Set up the endpoint ring */ |
8dfec614 | 1424 | virt_dev->eps[ep_index].new_ring = |
2fdcd47b | 1425 | xhci_ring_alloc(xhci, 2, 1, type, mem_flags); |
74f9fe21 SS |
1426 | if (!virt_dev->eps[ep_index].new_ring) { |
1427 | /* Attempt to use the ring cache */ | |
1428 | if (virt_dev->num_rings_cached == 0) | |
1429 | return -ENOMEM; | |
34968106 | 1430 | virt_dev->num_rings_cached--; |
74f9fe21 SS |
1431 | virt_dev->eps[ep_index].new_ring = |
1432 | virt_dev->ring_cache[virt_dev->num_rings_cached]; | |
1433 | virt_dev->ring_cache[virt_dev->num_rings_cached] = NULL; | |
7e393a83 | 1434 | xhci_reinit_cached_ring(xhci, virt_dev->eps[ep_index].new_ring, |
186a7ef1 | 1435 | 1, type); |
74f9fe21 | 1436 | } |
d18240db | 1437 | virt_dev->eps[ep_index].skip = false; |
63a0d9ab | 1438 | ep_ring = virt_dev->eps[ep_index].new_ring; |
28ccd296 | 1439 | ep_ctx->deq = cpu_to_le64(ep_ring->first_seg->dma | ep_ring->cycle_state); |
f94e0186 | 1440 | |
28ccd296 ME |
1441 | ep_ctx->ep_info = cpu_to_le32(xhci_get_endpoint_interval(udev, ep) |
1442 | | EP_MULT(xhci_get_endpoint_mult(udev, ep))); | |
f94e0186 SS |
1443 | |
1444 | /* FIXME dig Mult and streams info out of ep companion desc */ | |
1445 | ||
47692d17 | 1446 | /* Allow 3 retries for everything but isoc; |
7b1fc2ea | 1447 | * CErr shall be set to 0 for Isoch endpoints. |
47692d17 | 1448 | */ |
f94e0186 | 1449 | if (!usb_endpoint_xfer_isoc(&ep->desc)) |
17d65554 | 1450 | ep_ctx->ep_info2 |= cpu_to_le32(ERROR_COUNT(3)); |
f94e0186 | 1451 | else |
17d65554 | 1452 | ep_ctx->ep_info2 |= cpu_to_le32(ERROR_COUNT(0)); |
f94e0186 SS |
1453 | |
1454 | /* Set the max packet size and max burst */ | |
e4f47e36 AS |
1455 | max_packet = GET_MAX_PACKET(usb_endpoint_maxp(&ep->desc)); |
1456 | max_burst = 0; | |
f94e0186 SS |
1457 | switch (udev->speed) { |
1458 | case USB_SPEED_SUPER: | |
b10de142 | 1459 | /* dig out max burst from ep companion desc */ |
e4f47e36 | 1460 | max_burst = ep->ss_ep_comp.bMaxBurst; |
f94e0186 SS |
1461 | break; |
1462 | case USB_SPEED_HIGH: | |
e4f47e36 AS |
1463 | /* Some devices get this wrong */ |
1464 | if (usb_endpoint_xfer_bulk(&ep->desc)) | |
1465 | max_packet = 512; | |
f94e0186 SS |
1466 | /* bits 11:12 specify the number of additional transaction |
1467 | * opportunities per microframe (USB 2.0, section 9.6.6) | |
1468 | */ | |
1469 | if (usb_endpoint_xfer_isoc(&ep->desc) || | |
1470 | usb_endpoint_xfer_int(&ep->desc)) { | |
29cc8897 | 1471 | max_burst = (usb_endpoint_maxp(&ep->desc) |
28ccd296 | 1472 | & 0x1800) >> 11; |
f94e0186 | 1473 | } |
e4f47e36 | 1474 | break; |
f94e0186 SS |
1475 | case USB_SPEED_FULL: |
1476 | case USB_SPEED_LOW: | |
f94e0186 SS |
1477 | break; |
1478 | default: | |
1479 | BUG(); | |
1480 | } | |
e4f47e36 AS |
1481 | ep_ctx->ep_info2 |= cpu_to_le32(MAX_PACKET(max_packet) | |
1482 | MAX_BURST(max_burst)); | |
4daf9df5 | 1483 | max_esit_payload = xhci_get_max_esit_payload(udev, ep); |
28ccd296 | 1484 | ep_ctx->tx_info = cpu_to_le32(MAX_ESIT_PAYLOAD_FOR_EP(max_esit_payload)); |
9238f25d SS |
1485 | |
1486 | /* | |
1487 | * XXX no idea how to calculate the average TRB buffer length for bulk | |
1488 | * endpoints, as the driver gives us no clue how big each scatter gather | |
1489 | * list entry (or buffer) is going to be. | |
1490 | * | |
1491 | * For isochronous and interrupt endpoints, we set it to the max | |
1492 | * available, until we have new API in the USB core to allow drivers to | |
1493 | * declare how much bandwidth they actually need. | |
1494 | * | |
1495 | * Normally, it would be calculated by taking the total of the buffer | |
1496 | * lengths in the TD and then dividing by the number of TRBs in a TD, | |
1497 | * including link TRBs, No-op TRBs, and Event data TRBs. Since we don't | |
1498 | * use Event Data TRBs, and we don't chain in a link TRB on short | |
1499 | * transfers, we're basically dividing by 1. | |
51eb01a7 AX |
1500 | * |
1501 | * xHCI 1.0 specification indicates that the Average TRB Length should | |
1502 | * be set to 8 for control endpoints. | |
9238f25d | 1503 | */ |
51eb01a7 AX |
1504 | if (usb_endpoint_xfer_control(&ep->desc) && xhci->hci_version == 0x100) |
1505 | ep_ctx->tx_info |= cpu_to_le32(AVG_TRB_LENGTH_FOR_EP(8)); | |
1506 | else | |
1507 | ep_ctx->tx_info |= | |
1508 | cpu_to_le32(AVG_TRB_LENGTH_FOR_EP(max_esit_payload)); | |
9238f25d | 1509 | |
f94e0186 SS |
1510 | /* FIXME Debug endpoint context */ |
1511 | return 0; | |
1512 | } | |
1513 | ||
1514 | void xhci_endpoint_zero(struct xhci_hcd *xhci, | |
1515 | struct xhci_virt_device *virt_dev, | |
1516 | struct usb_host_endpoint *ep) | |
1517 | { | |
1518 | unsigned int ep_index; | |
1519 | struct xhci_ep_ctx *ep_ctx; | |
1520 | ||
1521 | ep_index = xhci_get_endpoint_index(&ep->desc); | |
d115b048 | 1522 | ep_ctx = xhci_get_ep_ctx(xhci, virt_dev->in_ctx, ep_index); |
f94e0186 SS |
1523 | |
1524 | ep_ctx->ep_info = 0; | |
1525 | ep_ctx->ep_info2 = 0; | |
8e595a5d | 1526 | ep_ctx->deq = 0; |
f94e0186 SS |
1527 | ep_ctx->tx_info = 0; |
1528 | /* Don't free the endpoint ring until the set interface or configuration | |
1529 | * request succeeds. | |
1530 | */ | |
1531 | } | |
1532 | ||
9af5d71d SS |
1533 | void xhci_clear_endpoint_bw_info(struct xhci_bw_info *bw_info) |
1534 | { | |
1535 | bw_info->ep_interval = 0; | |
1536 | bw_info->mult = 0; | |
1537 | bw_info->num_packets = 0; | |
1538 | bw_info->max_packet_size = 0; | |
1539 | bw_info->type = 0; | |
1540 | bw_info->max_esit_payload = 0; | |
1541 | } | |
1542 | ||
1543 | void xhci_update_bw_info(struct xhci_hcd *xhci, | |
1544 | struct xhci_container_ctx *in_ctx, | |
1545 | struct xhci_input_control_ctx *ctrl_ctx, | |
1546 | struct xhci_virt_device *virt_dev) | |
1547 | { | |
1548 | struct xhci_bw_info *bw_info; | |
1549 | struct xhci_ep_ctx *ep_ctx; | |
1550 | unsigned int ep_type; | |
1551 | int i; | |
1552 | ||
1553 | for (i = 1; i < 31; ++i) { | |
1554 | bw_info = &virt_dev->eps[i].bw_info; | |
1555 | ||
1556 | /* We can't tell what endpoint type is being dropped, but | |
1557 | * unconditionally clearing the bandwidth info for non-periodic | |
1558 | * endpoints should be harmless because the info will never be | |
1559 | * set in the first place. | |
1560 | */ | |
1561 | if (!EP_IS_ADDED(ctrl_ctx, i) && EP_IS_DROPPED(ctrl_ctx, i)) { | |
1562 | /* Dropped endpoint */ | |
1563 | xhci_clear_endpoint_bw_info(bw_info); | |
1564 | continue; | |
1565 | } | |
1566 | ||
1567 | if (EP_IS_ADDED(ctrl_ctx, i)) { | |
1568 | ep_ctx = xhci_get_ep_ctx(xhci, in_ctx, i); | |
1569 | ep_type = CTX_TO_EP_TYPE(le32_to_cpu(ep_ctx->ep_info2)); | |
1570 | ||
1571 | /* Ignore non-periodic endpoints */ | |
1572 | if (ep_type != ISOC_OUT_EP && ep_type != INT_OUT_EP && | |
1573 | ep_type != ISOC_IN_EP && | |
1574 | ep_type != INT_IN_EP) | |
1575 | continue; | |
1576 | ||
1577 | /* Added or changed endpoint */ | |
1578 | bw_info->ep_interval = CTX_TO_EP_INTERVAL( | |
1579 | le32_to_cpu(ep_ctx->ep_info)); | |
170c0263 SS |
1580 | /* Number of packets and mult are zero-based in the |
1581 | * input context, but we want one-based for the | |
1582 | * interval table. | |
9af5d71d | 1583 | */ |
170c0263 SS |
1584 | bw_info->mult = CTX_TO_EP_MULT( |
1585 | le32_to_cpu(ep_ctx->ep_info)) + 1; | |
9af5d71d SS |
1586 | bw_info->num_packets = CTX_TO_MAX_BURST( |
1587 | le32_to_cpu(ep_ctx->ep_info2)) + 1; | |
1588 | bw_info->max_packet_size = MAX_PACKET_DECODED( | |
1589 | le32_to_cpu(ep_ctx->ep_info2)); | |
1590 | bw_info->type = ep_type; | |
1591 | bw_info->max_esit_payload = CTX_TO_MAX_ESIT_PAYLOAD( | |
1592 | le32_to_cpu(ep_ctx->tx_info)); | |
1593 | } | |
1594 | } | |
1595 | } | |
1596 | ||
f2217e8e SS |
1597 | /* Copy output xhci_ep_ctx to the input xhci_ep_ctx copy. |
1598 | * Useful when you want to change one particular aspect of the endpoint and then | |
1599 | * issue a configure endpoint command. | |
1600 | */ | |
1601 | void xhci_endpoint_copy(struct xhci_hcd *xhci, | |
913a8a34 SS |
1602 | struct xhci_container_ctx *in_ctx, |
1603 | struct xhci_container_ctx *out_ctx, | |
1604 | unsigned int ep_index) | |
f2217e8e SS |
1605 | { |
1606 | struct xhci_ep_ctx *out_ep_ctx; | |
1607 | struct xhci_ep_ctx *in_ep_ctx; | |
1608 | ||
913a8a34 SS |
1609 | out_ep_ctx = xhci_get_ep_ctx(xhci, out_ctx, ep_index); |
1610 | in_ep_ctx = xhci_get_ep_ctx(xhci, in_ctx, ep_index); | |
f2217e8e SS |
1611 | |
1612 | in_ep_ctx->ep_info = out_ep_ctx->ep_info; | |
1613 | in_ep_ctx->ep_info2 = out_ep_ctx->ep_info2; | |
1614 | in_ep_ctx->deq = out_ep_ctx->deq; | |
1615 | in_ep_ctx->tx_info = out_ep_ctx->tx_info; | |
1616 | } | |
1617 | ||
1618 | /* Copy output xhci_slot_ctx to the input xhci_slot_ctx. | |
1619 | * Useful when you want to change one particular aspect of the endpoint and then | |
1620 | * issue a configure endpoint command. Only the context entries field matters, | |
1621 | * but we'll copy the whole thing anyway. | |
1622 | */ | |
913a8a34 SS |
1623 | void xhci_slot_copy(struct xhci_hcd *xhci, |
1624 | struct xhci_container_ctx *in_ctx, | |
1625 | struct xhci_container_ctx *out_ctx) | |
f2217e8e SS |
1626 | { |
1627 | struct xhci_slot_ctx *in_slot_ctx; | |
1628 | struct xhci_slot_ctx *out_slot_ctx; | |
1629 | ||
913a8a34 SS |
1630 | in_slot_ctx = xhci_get_slot_ctx(xhci, in_ctx); |
1631 | out_slot_ctx = xhci_get_slot_ctx(xhci, out_ctx); | |
f2217e8e SS |
1632 | |
1633 | in_slot_ctx->dev_info = out_slot_ctx->dev_info; | |
1634 | in_slot_ctx->dev_info2 = out_slot_ctx->dev_info2; | |
1635 | in_slot_ctx->tt_info = out_slot_ctx->tt_info; | |
1636 | in_slot_ctx->dev_state = out_slot_ctx->dev_state; | |
1637 | } | |
1638 | ||
254c80a3 JY |
1639 | /* Set up the scratchpad buffer array and scratchpad buffers, if needed. */ |
1640 | static int scratchpad_alloc(struct xhci_hcd *xhci, gfp_t flags) | |
1641 | { | |
1642 | int i; | |
1643 | struct device *dev = xhci_to_hcd(xhci)->self.controller; | |
1644 | int num_sp = HCS_MAX_SCRATCHPAD(xhci->hcs_params2); | |
1645 | ||
d195fcff XR |
1646 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
1647 | "Allocating %d scratchpad buffers", num_sp); | |
254c80a3 JY |
1648 | |
1649 | if (!num_sp) | |
1650 | return 0; | |
1651 | ||
1652 | xhci->scratchpad = kzalloc(sizeof(*xhci->scratchpad), flags); | |
1653 | if (!xhci->scratchpad) | |
1654 | goto fail_sp; | |
1655 | ||
22d45f01 | 1656 | xhci->scratchpad->sp_array = dma_alloc_coherent(dev, |
254c80a3 | 1657 | num_sp * sizeof(u64), |
22d45f01 | 1658 | &xhci->scratchpad->sp_dma, flags); |
254c80a3 JY |
1659 | if (!xhci->scratchpad->sp_array) |
1660 | goto fail_sp2; | |
1661 | ||
1662 | xhci->scratchpad->sp_buffers = kzalloc(sizeof(void *) * num_sp, flags); | |
1663 | if (!xhci->scratchpad->sp_buffers) | |
1664 | goto fail_sp3; | |
1665 | ||
1666 | xhci->scratchpad->sp_dma_buffers = | |
1667 | kzalloc(sizeof(dma_addr_t) * num_sp, flags); | |
1668 | ||
1669 | if (!xhci->scratchpad->sp_dma_buffers) | |
1670 | goto fail_sp4; | |
1671 | ||
28ccd296 | 1672 | xhci->dcbaa->dev_context_ptrs[0] = cpu_to_le64(xhci->scratchpad->sp_dma); |
254c80a3 JY |
1673 | for (i = 0; i < num_sp; i++) { |
1674 | dma_addr_t dma; | |
22d45f01 SAS |
1675 | void *buf = dma_alloc_coherent(dev, xhci->page_size, &dma, |
1676 | flags); | |
254c80a3 JY |
1677 | if (!buf) |
1678 | goto fail_sp5; | |
1679 | ||
1680 | xhci->scratchpad->sp_array[i] = dma; | |
1681 | xhci->scratchpad->sp_buffers[i] = buf; | |
1682 | xhci->scratchpad->sp_dma_buffers[i] = dma; | |
1683 | } | |
1684 | ||
1685 | return 0; | |
1686 | ||
1687 | fail_sp5: | |
1688 | for (i = i - 1; i >= 0; i--) { | |
22d45f01 | 1689 | dma_free_coherent(dev, xhci->page_size, |
254c80a3 JY |
1690 | xhci->scratchpad->sp_buffers[i], |
1691 | xhci->scratchpad->sp_dma_buffers[i]); | |
1692 | } | |
1693 | kfree(xhci->scratchpad->sp_dma_buffers); | |
1694 | ||
1695 | fail_sp4: | |
1696 | kfree(xhci->scratchpad->sp_buffers); | |
1697 | ||
1698 | fail_sp3: | |
22d45f01 | 1699 | dma_free_coherent(dev, num_sp * sizeof(u64), |
254c80a3 JY |
1700 | xhci->scratchpad->sp_array, |
1701 | xhci->scratchpad->sp_dma); | |
1702 | ||
1703 | fail_sp2: | |
1704 | kfree(xhci->scratchpad); | |
1705 | xhci->scratchpad = NULL; | |
1706 | ||
1707 | fail_sp: | |
1708 | return -ENOMEM; | |
1709 | } | |
1710 | ||
1711 | static void scratchpad_free(struct xhci_hcd *xhci) | |
1712 | { | |
1713 | int num_sp; | |
1714 | int i; | |
2a100047 | 1715 | struct device *dev = xhci_to_hcd(xhci)->self.controller; |
254c80a3 JY |
1716 | |
1717 | if (!xhci->scratchpad) | |
1718 | return; | |
1719 | ||
1720 | num_sp = HCS_MAX_SCRATCHPAD(xhci->hcs_params2); | |
1721 | ||
1722 | for (i = 0; i < num_sp; i++) { | |
2a100047 | 1723 | dma_free_coherent(dev, xhci->page_size, |
254c80a3 JY |
1724 | xhci->scratchpad->sp_buffers[i], |
1725 | xhci->scratchpad->sp_dma_buffers[i]); | |
1726 | } | |
1727 | kfree(xhci->scratchpad->sp_dma_buffers); | |
1728 | kfree(xhci->scratchpad->sp_buffers); | |
2a100047 | 1729 | dma_free_coherent(dev, num_sp * sizeof(u64), |
254c80a3 JY |
1730 | xhci->scratchpad->sp_array, |
1731 | xhci->scratchpad->sp_dma); | |
1732 | kfree(xhci->scratchpad); | |
1733 | xhci->scratchpad = NULL; | |
1734 | } | |
1735 | ||
913a8a34 | 1736 | struct xhci_command *xhci_alloc_command(struct xhci_hcd *xhci, |
a1d78c16 SS |
1737 | bool allocate_in_ctx, bool allocate_completion, |
1738 | gfp_t mem_flags) | |
913a8a34 SS |
1739 | { |
1740 | struct xhci_command *command; | |
1741 | ||
1742 | command = kzalloc(sizeof(*command), mem_flags); | |
1743 | if (!command) | |
1744 | return NULL; | |
1745 | ||
a1d78c16 SS |
1746 | if (allocate_in_ctx) { |
1747 | command->in_ctx = | |
1748 | xhci_alloc_container_ctx(xhci, XHCI_CTX_TYPE_INPUT, | |
1749 | mem_flags); | |
1750 | if (!command->in_ctx) { | |
1751 | kfree(command); | |
1752 | return NULL; | |
1753 | } | |
06e18291 | 1754 | } |
913a8a34 SS |
1755 | |
1756 | if (allocate_completion) { | |
1757 | command->completion = | |
1758 | kzalloc(sizeof(struct completion), mem_flags); | |
1759 | if (!command->completion) { | |
1760 | xhci_free_container_ctx(xhci, command->in_ctx); | |
06e18291 | 1761 | kfree(command); |
913a8a34 SS |
1762 | return NULL; |
1763 | } | |
1764 | init_completion(command->completion); | |
1765 | } | |
1766 | ||
1767 | command->status = 0; | |
1768 | INIT_LIST_HEAD(&command->cmd_list); | |
1769 | return command; | |
1770 | } | |
1771 | ||
4daf9df5 | 1772 | void xhci_urb_free_priv(struct urb_priv *urb_priv) |
8e51adcc | 1773 | { |
2ffdea25 AX |
1774 | if (urb_priv) { |
1775 | kfree(urb_priv->td[0]); | |
1776 | kfree(urb_priv); | |
8e51adcc | 1777 | } |
8e51adcc AX |
1778 | } |
1779 | ||
913a8a34 SS |
1780 | void xhci_free_command(struct xhci_hcd *xhci, |
1781 | struct xhci_command *command) | |
1782 | { | |
1783 | xhci_free_container_ctx(xhci, | |
1784 | command->in_ctx); | |
1785 | kfree(command->completion); | |
1786 | kfree(command); | |
1787 | } | |
1788 | ||
66d4eadd SS |
1789 | void xhci_mem_cleanup(struct xhci_hcd *xhci) |
1790 | { | |
2a100047 | 1791 | struct device *dev = xhci_to_hcd(xhci)->self.controller; |
0ebbab37 | 1792 | int size; |
32f1d2c5 | 1793 | int i, j, num_ports; |
0ebbab37 | 1794 | |
ffe5adcb GS |
1795 | if (timer_pending(&xhci->cmd_timer)) |
1796 | del_timer_sync(&xhci->cmd_timer); | |
c311e391 | 1797 | |
0ebbab37 | 1798 | /* Free the Event Ring Segment Table and the actual Event Ring */ |
0ebbab37 SS |
1799 | size = sizeof(struct xhci_erst_entry)*(xhci->erst.num_entries); |
1800 | if (xhci->erst.entries) | |
2a100047 | 1801 | dma_free_coherent(dev, size, |
0ebbab37 SS |
1802 | xhci->erst.entries, xhci->erst.erst_dma_addr); |
1803 | xhci->erst.entries = NULL; | |
d195fcff | 1804 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, "Freed ERST"); |
0ebbab37 SS |
1805 | if (xhci->event_ring) |
1806 | xhci_ring_free(xhci, xhci->event_ring); | |
1807 | xhci->event_ring = NULL; | |
d195fcff | 1808 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, "Freed event ring"); |
0ebbab37 | 1809 | |
dbc33303 SS |
1810 | if (xhci->lpm_command) |
1811 | xhci_free_command(xhci, xhci->lpm_command); | |
0eda06c7 | 1812 | xhci->lpm_command = NULL; |
0ebbab37 SS |
1813 | if (xhci->cmd_ring) |
1814 | xhci_ring_free(xhci, xhci->cmd_ring); | |
1815 | xhci->cmd_ring = NULL; | |
d195fcff | 1816 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, "Freed command ring"); |
c9aa1a2d | 1817 | xhci_cleanup_command_queue(xhci); |
3ffbba95 | 1818 | |
5dc2808c | 1819 | num_ports = HCS_MAX_PORTS(xhci->hcs_params1); |
c207e7c5 | 1820 | for (i = 0; i < num_ports && xhci->rh_bw; i++) { |
5dc2808c MN |
1821 | struct xhci_interval_bw_table *bwt = &xhci->rh_bw[i].bw_table; |
1822 | for (j = 0; j < XHCI_MAX_INTERVAL; j++) { | |
1823 | struct list_head *ep = &bwt->interval_bw[j].endpoints; | |
1824 | while (!list_empty(ep)) | |
1825 | list_del_init(ep->next); | |
1826 | } | |
1827 | } | |
1828 | ||
3ffbba95 SS |
1829 | for (i = 1; i < MAX_HC_SLOTS; ++i) |
1830 | xhci_free_virt_device(xhci, i); | |
1831 | ||
0ebbab37 SS |
1832 | if (xhci->segment_pool) |
1833 | dma_pool_destroy(xhci->segment_pool); | |
1834 | xhci->segment_pool = NULL; | |
d195fcff | 1835 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, "Freed segment pool"); |
3ffbba95 SS |
1836 | |
1837 | if (xhci->device_pool) | |
1838 | dma_pool_destroy(xhci->device_pool); | |
1839 | xhci->device_pool = NULL; | |
d195fcff | 1840 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, "Freed device context pool"); |
3ffbba95 | 1841 | |
8df75f42 SS |
1842 | if (xhci->small_streams_pool) |
1843 | dma_pool_destroy(xhci->small_streams_pool); | |
1844 | xhci->small_streams_pool = NULL; | |
d195fcff XR |
1845 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
1846 | "Freed small stream array pool"); | |
8df75f42 SS |
1847 | |
1848 | if (xhci->medium_streams_pool) | |
1849 | dma_pool_destroy(xhci->medium_streams_pool); | |
1850 | xhci->medium_streams_pool = NULL; | |
d195fcff XR |
1851 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
1852 | "Freed medium stream array pool"); | |
8df75f42 | 1853 | |
a74588f9 | 1854 | if (xhci->dcbaa) |
2a100047 | 1855 | dma_free_coherent(dev, sizeof(*xhci->dcbaa), |
a74588f9 SS |
1856 | xhci->dcbaa, xhci->dcbaa->dma); |
1857 | xhci->dcbaa = NULL; | |
3ffbba95 | 1858 | |
5294bea4 | 1859 | scratchpad_free(xhci); |
da6699ce | 1860 | |
88696ae4 VM |
1861 | if (!xhci->rh_bw) |
1862 | goto no_bw; | |
1863 | ||
32f1d2c5 TI |
1864 | for (i = 0; i < num_ports; i++) { |
1865 | struct xhci_tt_bw_info *tt, *n; | |
1866 | list_for_each_entry_safe(tt, n, &xhci->rh_bw[i].tts, tt_list) { | |
1867 | list_del(&tt->tt_list); | |
1868 | kfree(tt); | |
1869 | } | |
f8a9e72d ON |
1870 | } |
1871 | ||
88696ae4 | 1872 | no_bw: |
127329d7 | 1873 | xhci->cmd_ring_reserved_trbs = 0; |
da6699ce SS |
1874 | xhci->num_usb2_ports = 0; |
1875 | xhci->num_usb3_ports = 0; | |
f8a9e72d | 1876 | xhci->num_active_eps = 0; |
da6699ce SS |
1877 | kfree(xhci->usb2_ports); |
1878 | kfree(xhci->usb3_ports); | |
1879 | kfree(xhci->port_array); | |
839c817c | 1880 | kfree(xhci->rh_bw); |
b630d4b9 | 1881 | kfree(xhci->ext_caps); |
da6699ce | 1882 | |
66d4eadd SS |
1883 | xhci->page_size = 0; |
1884 | xhci->page_shift = 0; | |
20b67cf5 | 1885 | xhci->bus_state[0].bus_suspended = 0; |
f6ff0ac8 | 1886 | xhci->bus_state[1].bus_suspended = 0; |
66d4eadd SS |
1887 | } |
1888 | ||
6648f29d SS |
1889 | static int xhci_test_trb_in_td(struct xhci_hcd *xhci, |
1890 | struct xhci_segment *input_seg, | |
1891 | union xhci_trb *start_trb, | |
1892 | union xhci_trb *end_trb, | |
1893 | dma_addr_t input_dma, | |
1894 | struct xhci_segment *result_seg, | |
1895 | char *test_name, int test_number) | |
1896 | { | |
1897 | unsigned long long start_dma; | |
1898 | unsigned long long end_dma; | |
1899 | struct xhci_segment *seg; | |
1900 | ||
1901 | start_dma = xhci_trb_virt_to_dma(input_seg, start_trb); | |
1902 | end_dma = xhci_trb_virt_to_dma(input_seg, end_trb); | |
1903 | ||
cffb9be8 | 1904 | seg = trb_in_td(xhci, input_seg, start_trb, end_trb, input_dma, false); |
6648f29d SS |
1905 | if (seg != result_seg) { |
1906 | xhci_warn(xhci, "WARN: %s TRB math test %d failed!\n", | |
1907 | test_name, test_number); | |
1908 | xhci_warn(xhci, "Tested TRB math w/ seg %p and " | |
1909 | "input DMA 0x%llx\n", | |
1910 | input_seg, | |
1911 | (unsigned long long) input_dma); | |
1912 | xhci_warn(xhci, "starting TRB %p (0x%llx DMA), " | |
1913 | "ending TRB %p (0x%llx DMA)\n", | |
1914 | start_trb, start_dma, | |
1915 | end_trb, end_dma); | |
1916 | xhci_warn(xhci, "Expected seg %p, got seg %p\n", | |
1917 | result_seg, seg); | |
cffb9be8 HG |
1918 | trb_in_td(xhci, input_seg, start_trb, end_trb, input_dma, |
1919 | true); | |
6648f29d SS |
1920 | return -1; |
1921 | } | |
1922 | return 0; | |
1923 | } | |
1924 | ||
1925 | /* TRB math checks for xhci_trb_in_td(), using the command and event rings. */ | |
4daf9df5 | 1926 | static int xhci_check_trb_in_td_math(struct xhci_hcd *xhci) |
6648f29d SS |
1927 | { |
1928 | struct { | |
1929 | dma_addr_t input_dma; | |
1930 | struct xhci_segment *result_seg; | |
1931 | } simple_test_vector [] = { | |
1932 | /* A zeroed DMA field should fail */ | |
1933 | { 0, NULL }, | |
1934 | /* One TRB before the ring start should fail */ | |
1935 | { xhci->event_ring->first_seg->dma - 16, NULL }, | |
1936 | /* One byte before the ring start should fail */ | |
1937 | { xhci->event_ring->first_seg->dma - 1, NULL }, | |
1938 | /* Starting TRB should succeed */ | |
1939 | { xhci->event_ring->first_seg->dma, xhci->event_ring->first_seg }, | |
1940 | /* Ending TRB should succeed */ | |
1941 | { xhci->event_ring->first_seg->dma + (TRBS_PER_SEGMENT - 1)*16, | |
1942 | xhci->event_ring->first_seg }, | |
1943 | /* One byte after the ring end should fail */ | |
1944 | { xhci->event_ring->first_seg->dma + (TRBS_PER_SEGMENT - 1)*16 + 1, NULL }, | |
1945 | /* One TRB after the ring end should fail */ | |
1946 | { xhci->event_ring->first_seg->dma + (TRBS_PER_SEGMENT)*16, NULL }, | |
1947 | /* An address of all ones should fail */ | |
1948 | { (dma_addr_t) (~0), NULL }, | |
1949 | }; | |
1950 | struct { | |
1951 | struct xhci_segment *input_seg; | |
1952 | union xhci_trb *start_trb; | |
1953 | union xhci_trb *end_trb; | |
1954 | dma_addr_t input_dma; | |
1955 | struct xhci_segment *result_seg; | |
1956 | } complex_test_vector [] = { | |
1957 | /* Test feeding a valid DMA address from a different ring */ | |
1958 | { .input_seg = xhci->event_ring->first_seg, | |
1959 | .start_trb = xhci->event_ring->first_seg->trbs, | |
1960 | .end_trb = &xhci->event_ring->first_seg->trbs[TRBS_PER_SEGMENT - 1], | |
1961 | .input_dma = xhci->cmd_ring->first_seg->dma, | |
1962 | .result_seg = NULL, | |
1963 | }, | |
1964 | /* Test feeding a valid end TRB from a different ring */ | |
1965 | { .input_seg = xhci->event_ring->first_seg, | |
1966 | .start_trb = xhci->event_ring->first_seg->trbs, | |
1967 | .end_trb = &xhci->cmd_ring->first_seg->trbs[TRBS_PER_SEGMENT - 1], | |
1968 | .input_dma = xhci->cmd_ring->first_seg->dma, | |
1969 | .result_seg = NULL, | |
1970 | }, | |
1971 | /* Test feeding a valid start and end TRB from a different ring */ | |
1972 | { .input_seg = xhci->event_ring->first_seg, | |
1973 | .start_trb = xhci->cmd_ring->first_seg->trbs, | |
1974 | .end_trb = &xhci->cmd_ring->first_seg->trbs[TRBS_PER_SEGMENT - 1], | |
1975 | .input_dma = xhci->cmd_ring->first_seg->dma, | |
1976 | .result_seg = NULL, | |
1977 | }, | |
1978 | /* TRB in this ring, but after this TD */ | |
1979 | { .input_seg = xhci->event_ring->first_seg, | |
1980 | .start_trb = &xhci->event_ring->first_seg->trbs[0], | |
1981 | .end_trb = &xhci->event_ring->first_seg->trbs[3], | |
1982 | .input_dma = xhci->event_ring->first_seg->dma + 4*16, | |
1983 | .result_seg = NULL, | |
1984 | }, | |
1985 | /* TRB in this ring, but before this TD */ | |
1986 | { .input_seg = xhci->event_ring->first_seg, | |
1987 | .start_trb = &xhci->event_ring->first_seg->trbs[3], | |
1988 | .end_trb = &xhci->event_ring->first_seg->trbs[6], | |
1989 | .input_dma = xhci->event_ring->first_seg->dma + 2*16, | |
1990 | .result_seg = NULL, | |
1991 | }, | |
1992 | /* TRB in this ring, but after this wrapped TD */ | |
1993 | { .input_seg = xhci->event_ring->first_seg, | |
1994 | .start_trb = &xhci->event_ring->first_seg->trbs[TRBS_PER_SEGMENT - 3], | |
1995 | .end_trb = &xhci->event_ring->first_seg->trbs[1], | |
1996 | .input_dma = xhci->event_ring->first_seg->dma + 2*16, | |
1997 | .result_seg = NULL, | |
1998 | }, | |
1999 | /* TRB in this ring, but before this wrapped TD */ | |
2000 | { .input_seg = xhci->event_ring->first_seg, | |
2001 | .start_trb = &xhci->event_ring->first_seg->trbs[TRBS_PER_SEGMENT - 3], | |
2002 | .end_trb = &xhci->event_ring->first_seg->trbs[1], | |
2003 | .input_dma = xhci->event_ring->first_seg->dma + (TRBS_PER_SEGMENT - 4)*16, | |
2004 | .result_seg = NULL, | |
2005 | }, | |
2006 | /* TRB not in this ring, and we have a wrapped TD */ | |
2007 | { .input_seg = xhci->event_ring->first_seg, | |
2008 | .start_trb = &xhci->event_ring->first_seg->trbs[TRBS_PER_SEGMENT - 3], | |
2009 | .end_trb = &xhci->event_ring->first_seg->trbs[1], | |
2010 | .input_dma = xhci->cmd_ring->first_seg->dma + 2*16, | |
2011 | .result_seg = NULL, | |
2012 | }, | |
2013 | }; | |
2014 | ||
2015 | unsigned int num_tests; | |
2016 | int i, ret; | |
2017 | ||
e10fa478 | 2018 | num_tests = ARRAY_SIZE(simple_test_vector); |
6648f29d SS |
2019 | for (i = 0; i < num_tests; i++) { |
2020 | ret = xhci_test_trb_in_td(xhci, | |
2021 | xhci->event_ring->first_seg, | |
2022 | xhci->event_ring->first_seg->trbs, | |
2023 | &xhci->event_ring->first_seg->trbs[TRBS_PER_SEGMENT - 1], | |
2024 | simple_test_vector[i].input_dma, | |
2025 | simple_test_vector[i].result_seg, | |
2026 | "Simple", i); | |
2027 | if (ret < 0) | |
2028 | return ret; | |
2029 | } | |
2030 | ||
e10fa478 | 2031 | num_tests = ARRAY_SIZE(complex_test_vector); |
6648f29d SS |
2032 | for (i = 0; i < num_tests; i++) { |
2033 | ret = xhci_test_trb_in_td(xhci, | |
2034 | complex_test_vector[i].input_seg, | |
2035 | complex_test_vector[i].start_trb, | |
2036 | complex_test_vector[i].end_trb, | |
2037 | complex_test_vector[i].input_dma, | |
2038 | complex_test_vector[i].result_seg, | |
2039 | "Complex", i); | |
2040 | if (ret < 0) | |
2041 | return ret; | |
2042 | } | |
2043 | xhci_dbg(xhci, "TRB math tests passed.\n"); | |
2044 | return 0; | |
2045 | } | |
2046 | ||
257d585a SS |
2047 | static void xhci_set_hc_event_deq(struct xhci_hcd *xhci) |
2048 | { | |
2049 | u64 temp; | |
2050 | dma_addr_t deq; | |
2051 | ||
2052 | deq = xhci_trb_virt_to_dma(xhci->event_ring->deq_seg, | |
2053 | xhci->event_ring->dequeue); | |
2054 | if (deq == 0 && !in_interrupt()) | |
2055 | xhci_warn(xhci, "WARN something wrong with SW event ring " | |
2056 | "dequeue ptr.\n"); | |
2057 | /* Update HC event ring dequeue pointer */ | |
f7b2e403 | 2058 | temp = xhci_read_64(xhci, &xhci->ir_set->erst_dequeue); |
257d585a SS |
2059 | temp &= ERST_PTR_MASK; |
2060 | /* Don't clear the EHB bit (which is RW1C) because | |
2061 | * there might be more events to service. | |
2062 | */ | |
2063 | temp &= ~ERST_EHB; | |
d195fcff XR |
2064 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2065 | "// Write event ring dequeue pointer, " | |
2066 | "preserving EHB bit"); | |
477632df | 2067 | xhci_write_64(xhci, ((u64) deq & (u64) ~ERST_PTR_MASK) | temp, |
257d585a SS |
2068 | &xhci->ir_set->erst_dequeue); |
2069 | } | |
2070 | ||
da6699ce | 2071 | static void xhci_add_in_port(struct xhci_hcd *xhci, unsigned int num_ports, |
b630d4b9 | 2072 | __le32 __iomem *addr, u8 major_revision, int max_caps) |
da6699ce SS |
2073 | { |
2074 | u32 temp, port_offset, port_count; | |
2075 | int i; | |
2076 | ||
2077 | if (major_revision > 0x03) { | |
2078 | xhci_warn(xhci, "Ignoring unknown port speed, " | |
2079 | "Ext Cap %p, revision = 0x%x\n", | |
2080 | addr, major_revision); | |
2081 | /* Ignoring port protocol we can't understand. FIXME */ | |
2082 | return; | |
2083 | } | |
2084 | ||
2085 | /* Port offset and count in the third dword, see section 7.2 */ | |
b0ba9720 | 2086 | temp = readl(addr + 2); |
da6699ce SS |
2087 | port_offset = XHCI_EXT_PORT_OFF(temp); |
2088 | port_count = XHCI_EXT_PORT_COUNT(temp); | |
d195fcff XR |
2089 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2090 | "Ext Cap %p, port offset = %u, " | |
2091 | "count = %u, revision = 0x%x", | |
da6699ce SS |
2092 | addr, port_offset, port_count, major_revision); |
2093 | /* Port count includes the current port offset */ | |
2094 | if (port_offset == 0 || (port_offset + port_count - 1) > num_ports) | |
2095 | /* WTF? "Valid values are ‘1’ to MaxPorts" */ | |
2096 | return; | |
fc71ff75 | 2097 | |
b630d4b9 MN |
2098 | /* cache usb2 port capabilities */ |
2099 | if (major_revision < 0x03 && xhci->num_ext_caps < max_caps) | |
2100 | xhci->ext_caps[xhci->num_ext_caps++] = temp; | |
2101 | ||
fc71ff75 AX |
2102 | /* Check the host's USB2 LPM capability */ |
2103 | if ((xhci->hci_version == 0x96) && (major_revision != 0x03) && | |
2104 | (temp & XHCI_L1C)) { | |
d195fcff XR |
2105 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2106 | "xHCI 0.96: support USB2 software lpm"); | |
fc71ff75 AX |
2107 | xhci->sw_lpm_support = 1; |
2108 | } | |
2109 | ||
2110 | if ((xhci->hci_version >= 0x100) && (major_revision != 0x03)) { | |
d195fcff XR |
2111 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2112 | "xHCI 1.0: support USB2 software lpm"); | |
fc71ff75 AX |
2113 | xhci->sw_lpm_support = 1; |
2114 | if (temp & XHCI_HLC) { | |
d195fcff XR |
2115 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2116 | "xHCI 1.0: support USB2 hardware lpm"); | |
fc71ff75 AX |
2117 | xhci->hw_lpm_support = 1; |
2118 | } | |
2119 | } | |
2120 | ||
da6699ce SS |
2121 | port_offset--; |
2122 | for (i = port_offset; i < (port_offset + port_count); i++) { | |
2123 | /* Duplicate entry. Ignore the port if the revisions differ. */ | |
2124 | if (xhci->port_array[i] != 0) { | |
2125 | xhci_warn(xhci, "Duplicate port entry, Ext Cap %p," | |
2126 | " port %u\n", addr, i); | |
2127 | xhci_warn(xhci, "Port was marked as USB %u, " | |
2128 | "duplicated as USB %u\n", | |
2129 | xhci->port_array[i], major_revision); | |
2130 | /* Only adjust the roothub port counts if we haven't | |
2131 | * found a similar duplicate. | |
2132 | */ | |
2133 | if (xhci->port_array[i] != major_revision && | |
22e04870 | 2134 | xhci->port_array[i] != DUPLICATE_ENTRY) { |
da6699ce SS |
2135 | if (xhci->port_array[i] == 0x03) |
2136 | xhci->num_usb3_ports--; | |
2137 | else | |
2138 | xhci->num_usb2_ports--; | |
22e04870 | 2139 | xhci->port_array[i] = DUPLICATE_ENTRY; |
da6699ce SS |
2140 | } |
2141 | /* FIXME: Should we disable the port? */ | |
f8bbeabc | 2142 | continue; |
da6699ce SS |
2143 | } |
2144 | xhci->port_array[i] = major_revision; | |
2145 | if (major_revision == 0x03) | |
2146 | xhci->num_usb3_ports++; | |
2147 | else | |
2148 | xhci->num_usb2_ports++; | |
2149 | } | |
2150 | /* FIXME: Should we disable ports not in the Extended Capabilities? */ | |
2151 | } | |
2152 | ||
2153 | /* | |
2154 | * Scan the Extended Capabilities for the "Supported Protocol Capabilities" that | |
2155 | * specify what speeds each port is supposed to be. We can't count on the port | |
2156 | * speed bits in the PORTSC register being correct until a device is connected, | |
2157 | * but we need to set up the two fake roothubs with the correct number of USB | |
2158 | * 3.0 and USB 2.0 ports at host controller initialization time. | |
2159 | */ | |
2160 | static int xhci_setup_port_arrays(struct xhci_hcd *xhci, gfp_t flags) | |
2161 | { | |
b630d4b9 MN |
2162 | __le32 __iomem *addr, *tmp_addr; |
2163 | u32 offset, tmp_offset; | |
da6699ce | 2164 | unsigned int num_ports; |
2e27980e | 2165 | int i, j, port_index; |
b630d4b9 | 2166 | int cap_count = 0; |
da6699ce SS |
2167 | |
2168 | addr = &xhci->cap_regs->hcc_params; | |
b0ba9720 | 2169 | offset = XHCI_HCC_EXT_CAPS(readl(addr)); |
da6699ce SS |
2170 | if (offset == 0) { |
2171 | xhci_err(xhci, "No Extended Capability registers, " | |
2172 | "unable to set up roothub.\n"); | |
2173 | return -ENODEV; | |
2174 | } | |
2175 | ||
2176 | num_ports = HCS_MAX_PORTS(xhci->hcs_params1); | |
2177 | xhci->port_array = kzalloc(sizeof(*xhci->port_array)*num_ports, flags); | |
2178 | if (!xhci->port_array) | |
2179 | return -ENOMEM; | |
2180 | ||
839c817c SS |
2181 | xhci->rh_bw = kzalloc(sizeof(*xhci->rh_bw)*num_ports, flags); |
2182 | if (!xhci->rh_bw) | |
2183 | return -ENOMEM; | |
2e27980e SS |
2184 | for (i = 0; i < num_ports; i++) { |
2185 | struct xhci_interval_bw_table *bw_table; | |
2186 | ||
839c817c | 2187 | INIT_LIST_HEAD(&xhci->rh_bw[i].tts); |
2e27980e SS |
2188 | bw_table = &xhci->rh_bw[i].bw_table; |
2189 | for (j = 0; j < XHCI_MAX_INTERVAL; j++) | |
2190 | INIT_LIST_HEAD(&bw_table->interval_bw[j].endpoints); | |
2191 | } | |
839c817c | 2192 | |
da6699ce SS |
2193 | /* |
2194 | * For whatever reason, the first capability offset is from the | |
2195 | * capability register base, not from the HCCPARAMS register. | |
2196 | * See section 5.3.6 for offset calculation. | |
2197 | */ | |
2198 | addr = &xhci->cap_regs->hc_capbase + offset; | |
b630d4b9 MN |
2199 | |
2200 | tmp_addr = addr; | |
2201 | tmp_offset = offset; | |
2202 | ||
2203 | /* count extended protocol capability entries for later caching */ | |
2204 | do { | |
2205 | u32 cap_id; | |
b0ba9720 | 2206 | cap_id = readl(tmp_addr); |
b630d4b9 MN |
2207 | if (XHCI_EXT_CAPS_ID(cap_id) == XHCI_EXT_CAPS_PROTOCOL) |
2208 | cap_count++; | |
2209 | tmp_offset = XHCI_EXT_CAPS_NEXT(cap_id); | |
2210 | tmp_addr += tmp_offset; | |
2211 | } while (tmp_offset); | |
2212 | ||
2213 | xhci->ext_caps = kzalloc(sizeof(*xhci->ext_caps) * cap_count, flags); | |
2214 | if (!xhci->ext_caps) | |
2215 | return -ENOMEM; | |
2216 | ||
da6699ce SS |
2217 | while (1) { |
2218 | u32 cap_id; | |
2219 | ||
b0ba9720 | 2220 | cap_id = readl(addr); |
da6699ce SS |
2221 | if (XHCI_EXT_CAPS_ID(cap_id) == XHCI_EXT_CAPS_PROTOCOL) |
2222 | xhci_add_in_port(xhci, num_ports, addr, | |
b630d4b9 MN |
2223 | (u8) XHCI_EXT_PORT_MAJOR(cap_id), |
2224 | cap_count); | |
da6699ce SS |
2225 | offset = XHCI_EXT_CAPS_NEXT(cap_id); |
2226 | if (!offset || (xhci->num_usb2_ports + xhci->num_usb3_ports) | |
2227 | == num_ports) | |
2228 | break; | |
2229 | /* | |
2230 | * Once you're into the Extended Capabilities, the offset is | |
2231 | * always relative to the register holding the offset. | |
2232 | */ | |
2233 | addr += offset; | |
2234 | } | |
2235 | ||
2236 | if (xhci->num_usb2_ports == 0 && xhci->num_usb3_ports == 0) { | |
2237 | xhci_warn(xhci, "No ports on the roothubs?\n"); | |
2238 | return -ENODEV; | |
2239 | } | |
d195fcff XR |
2240 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2241 | "Found %u USB 2.0 ports and %u USB 3.0 ports.", | |
da6699ce | 2242 | xhci->num_usb2_ports, xhci->num_usb3_ports); |
d30b2a20 SS |
2243 | |
2244 | /* Place limits on the number of roothub ports so that the hub | |
2245 | * descriptors aren't longer than the USB core will allocate. | |
2246 | */ | |
2247 | if (xhci->num_usb3_ports > 15) { | |
d195fcff XR |
2248 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2249 | "Limiting USB 3.0 roothub ports to 15."); | |
d30b2a20 SS |
2250 | xhci->num_usb3_ports = 15; |
2251 | } | |
2252 | if (xhci->num_usb2_ports > USB_MAXCHILDREN) { | |
d195fcff XR |
2253 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2254 | "Limiting USB 2.0 roothub ports to %u.", | |
d30b2a20 SS |
2255 | USB_MAXCHILDREN); |
2256 | xhci->num_usb2_ports = USB_MAXCHILDREN; | |
2257 | } | |
2258 | ||
da6699ce SS |
2259 | /* |
2260 | * Note we could have all USB 3.0 ports, or all USB 2.0 ports. | |
2261 | * Not sure how the USB core will handle a hub with no ports... | |
2262 | */ | |
2263 | if (xhci->num_usb2_ports) { | |
2264 | xhci->usb2_ports = kmalloc(sizeof(*xhci->usb2_ports)* | |
2265 | xhci->num_usb2_ports, flags); | |
2266 | if (!xhci->usb2_ports) | |
2267 | return -ENOMEM; | |
2268 | ||
2269 | port_index = 0; | |
f8bbeabc SS |
2270 | for (i = 0; i < num_ports; i++) { |
2271 | if (xhci->port_array[i] == 0x03 || | |
2272 | xhci->port_array[i] == 0 || | |
22e04870 | 2273 | xhci->port_array[i] == DUPLICATE_ENTRY) |
f8bbeabc SS |
2274 | continue; |
2275 | ||
2276 | xhci->usb2_ports[port_index] = | |
2277 | &xhci->op_regs->port_status_base + | |
2278 | NUM_PORT_REGS*i; | |
d195fcff XR |
2279 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2280 | "USB 2.0 port at index %u, " | |
2281 | "addr = %p", i, | |
f8bbeabc SS |
2282 | xhci->usb2_ports[port_index]); |
2283 | port_index++; | |
d30b2a20 SS |
2284 | if (port_index == xhci->num_usb2_ports) |
2285 | break; | |
f8bbeabc | 2286 | } |
da6699ce SS |
2287 | } |
2288 | if (xhci->num_usb3_ports) { | |
2289 | xhci->usb3_ports = kmalloc(sizeof(*xhci->usb3_ports)* | |
2290 | xhci->num_usb3_ports, flags); | |
2291 | if (!xhci->usb3_ports) | |
2292 | return -ENOMEM; | |
2293 | ||
2294 | port_index = 0; | |
2295 | for (i = 0; i < num_ports; i++) | |
2296 | if (xhci->port_array[i] == 0x03) { | |
2297 | xhci->usb3_ports[port_index] = | |
2298 | &xhci->op_regs->port_status_base + | |
2299 | NUM_PORT_REGS*i; | |
d195fcff XR |
2300 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2301 | "USB 3.0 port at index %u, " | |
2302 | "addr = %p", i, | |
da6699ce SS |
2303 | xhci->usb3_ports[port_index]); |
2304 | port_index++; | |
d30b2a20 SS |
2305 | if (port_index == xhci->num_usb3_ports) |
2306 | break; | |
da6699ce SS |
2307 | } |
2308 | } | |
2309 | return 0; | |
2310 | } | |
6648f29d | 2311 | |
66d4eadd SS |
2312 | int xhci_mem_init(struct xhci_hcd *xhci, gfp_t flags) |
2313 | { | |
0ebbab37 SS |
2314 | dma_addr_t dma; |
2315 | struct device *dev = xhci_to_hcd(xhci)->self.controller; | |
66d4eadd | 2316 | unsigned int val, val2; |
8e595a5d | 2317 | u64 val_64; |
0ebbab37 | 2318 | struct xhci_segment *seg; |
623bef9e | 2319 | u32 page_size, temp; |
66d4eadd SS |
2320 | int i; |
2321 | ||
c9aa1a2d | 2322 | INIT_LIST_HEAD(&xhci->cmd_list); |
331de00a | 2323 | |
b0ba9720 | 2324 | page_size = readl(&xhci->op_regs->page_size); |
d195fcff XR |
2325 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2326 | "Supported page size register = 0x%x", page_size); | |
66d4eadd SS |
2327 | for (i = 0; i < 16; i++) { |
2328 | if ((0x1 & page_size) != 0) | |
2329 | break; | |
2330 | page_size = page_size >> 1; | |
2331 | } | |
2332 | if (i < 16) | |
d195fcff XR |
2333 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2334 | "Supported page size of %iK", (1 << (i+12)) / 1024); | |
66d4eadd SS |
2335 | else |
2336 | xhci_warn(xhci, "WARN: no supported page size\n"); | |
2337 | /* Use 4K pages, since that's common and the minimum the HC supports */ | |
2338 | xhci->page_shift = 12; | |
2339 | xhci->page_size = 1 << xhci->page_shift; | |
d195fcff XR |
2340 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2341 | "HCD page size set to %iK", xhci->page_size / 1024); | |
66d4eadd SS |
2342 | |
2343 | /* | |
2344 | * Program the Number of Device Slots Enabled field in the CONFIG | |
2345 | * register with the max value of slots the HC can handle. | |
2346 | */ | |
b0ba9720 | 2347 | val = HCS_MAX_SLOTS(readl(&xhci->cap_regs->hcs_params1)); |
d195fcff XR |
2348 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2349 | "// xHC can handle at most %d device slots.", val); | |
b0ba9720 | 2350 | val2 = readl(&xhci->op_regs->config_reg); |
66d4eadd | 2351 | val |= (val2 & ~HCS_SLOTS_MASK); |
d195fcff XR |
2352 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2353 | "// Setting Max device slots reg = 0x%x.", val); | |
204b7793 | 2354 | writel(val, &xhci->op_regs->config_reg); |
66d4eadd | 2355 | |
a74588f9 SS |
2356 | /* |
2357 | * Section 5.4.8 - doorbell array must be | |
2358 | * "physically contiguous and 64-byte (cache line) aligned". | |
2359 | */ | |
22d45f01 SAS |
2360 | xhci->dcbaa = dma_alloc_coherent(dev, sizeof(*xhci->dcbaa), &dma, |
2361 | GFP_KERNEL); | |
a74588f9 SS |
2362 | if (!xhci->dcbaa) |
2363 | goto fail; | |
2364 | memset(xhci->dcbaa, 0, sizeof *(xhci->dcbaa)); | |
2365 | xhci->dcbaa->dma = dma; | |
d195fcff XR |
2366 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2367 | "// Device context base array address = 0x%llx (DMA), %p (virt)", | |
700e2052 | 2368 | (unsigned long long)xhci->dcbaa->dma, xhci->dcbaa); |
477632df | 2369 | xhci_write_64(xhci, dma, &xhci->op_regs->dcbaa_ptr); |
a74588f9 | 2370 | |
0ebbab37 SS |
2371 | /* |
2372 | * Initialize the ring segment pool. The ring must be a contiguous | |
2373 | * structure comprised of TRBs. The TRBs must be 16 byte aligned, | |
84c1e40f HG |
2374 | * however, the command ring segment needs 64-byte aligned segments |
2375 | * and our use of dma addresses in the trb_address_map radix tree needs | |
2376 | * TRB_SEGMENT_SIZE alignment, so we pick the greater alignment need. | |
0ebbab37 SS |
2377 | */ |
2378 | xhci->segment_pool = dma_pool_create("xHCI ring segments", dev, | |
84c1e40f | 2379 | TRB_SEGMENT_SIZE, TRB_SEGMENT_SIZE, xhci->page_size); |
d115b048 | 2380 | |
3ffbba95 | 2381 | /* See Table 46 and Note on Figure 55 */ |
3ffbba95 | 2382 | xhci->device_pool = dma_pool_create("xHCI input/output contexts", dev, |
d115b048 | 2383 | 2112, 64, xhci->page_size); |
3ffbba95 | 2384 | if (!xhci->segment_pool || !xhci->device_pool) |
0ebbab37 SS |
2385 | goto fail; |
2386 | ||
8df75f42 SS |
2387 | /* Linear stream context arrays don't have any boundary restrictions, |
2388 | * and only need to be 16-byte aligned. | |
2389 | */ | |
2390 | xhci->small_streams_pool = | |
2391 | dma_pool_create("xHCI 256 byte stream ctx arrays", | |
2392 | dev, SMALL_STREAM_ARRAY_SIZE, 16, 0); | |
2393 | xhci->medium_streams_pool = | |
2394 | dma_pool_create("xHCI 1KB stream ctx arrays", | |
2395 | dev, MEDIUM_STREAM_ARRAY_SIZE, 16, 0); | |
2396 | /* Any stream context array bigger than MEDIUM_STREAM_ARRAY_SIZE | |
22d45f01 | 2397 | * will be allocated with dma_alloc_coherent() |
8df75f42 SS |
2398 | */ |
2399 | ||
2400 | if (!xhci->small_streams_pool || !xhci->medium_streams_pool) | |
2401 | goto fail; | |
2402 | ||
0ebbab37 | 2403 | /* Set up the command ring to have one segments for now. */ |
186a7ef1 | 2404 | xhci->cmd_ring = xhci_ring_alloc(xhci, 1, 1, TYPE_COMMAND, flags); |
0ebbab37 SS |
2405 | if (!xhci->cmd_ring) |
2406 | goto fail; | |
d195fcff XR |
2407 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2408 | "Allocated command ring at %p", xhci->cmd_ring); | |
2409 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, "First segment DMA is 0x%llx", | |
700e2052 | 2410 | (unsigned long long)xhci->cmd_ring->first_seg->dma); |
0ebbab37 SS |
2411 | |
2412 | /* Set the address in the Command Ring Control register */ | |
f7b2e403 | 2413 | val_64 = xhci_read_64(xhci, &xhci->op_regs->cmd_ring); |
8e595a5d SS |
2414 | val_64 = (val_64 & (u64) CMD_RING_RSVD_BITS) | |
2415 | (xhci->cmd_ring->first_seg->dma & (u64) ~CMD_RING_RSVD_BITS) | | |
0ebbab37 | 2416 | xhci->cmd_ring->cycle_state; |
d195fcff XR |
2417 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2418 | "// Setting command ring address to 0x%x", val); | |
477632df | 2419 | xhci_write_64(xhci, val_64, &xhci->op_regs->cmd_ring); |
0ebbab37 SS |
2420 | xhci_dbg_cmd_ptrs(xhci); |
2421 | ||
dbc33303 SS |
2422 | xhci->lpm_command = xhci_alloc_command(xhci, true, true, flags); |
2423 | if (!xhci->lpm_command) | |
2424 | goto fail; | |
2425 | ||
2426 | /* Reserve one command ring TRB for disabling LPM. | |
2427 | * Since the USB core grabs the shared usb_bus bandwidth mutex before | |
2428 | * disabling LPM, we only need to reserve one TRB for all devices. | |
2429 | */ | |
2430 | xhci->cmd_ring_reserved_trbs++; | |
2431 | ||
b0ba9720 | 2432 | val = readl(&xhci->cap_regs->db_off); |
0ebbab37 | 2433 | val &= DBOFF_MASK; |
d195fcff XR |
2434 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2435 | "// Doorbell array is located at offset 0x%x" | |
2436 | " from cap regs base addr", val); | |
c50a00f8 | 2437 | xhci->dba = (void __iomem *) xhci->cap_regs + val; |
0ebbab37 SS |
2438 | xhci_dbg_regs(xhci); |
2439 | xhci_print_run_regs(xhci); | |
2440 | /* Set ir_set to interrupt register set 0 */ | |
c50a00f8 | 2441 | xhci->ir_set = &xhci->run_regs->ir_set[0]; |
0ebbab37 SS |
2442 | |
2443 | /* | |
2444 | * Event ring setup: Allocate a normal ring, but also setup | |
2445 | * the event ring segment table (ERST). Section 4.9.3. | |
2446 | */ | |
d195fcff | 2447 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, "// Allocating event ring"); |
186a7ef1 | 2448 | xhci->event_ring = xhci_ring_alloc(xhci, ERST_NUM_SEGS, 1, TYPE_EVENT, |
7e393a83 | 2449 | flags); |
0ebbab37 SS |
2450 | if (!xhci->event_ring) |
2451 | goto fail; | |
4daf9df5 | 2452 | if (xhci_check_trb_in_td_math(xhci) < 0) |
6648f29d | 2453 | goto fail; |
0ebbab37 | 2454 | |
22d45f01 SAS |
2455 | xhci->erst.entries = dma_alloc_coherent(dev, |
2456 | sizeof(struct xhci_erst_entry) * ERST_NUM_SEGS, &dma, | |
2457 | GFP_KERNEL); | |
0ebbab37 SS |
2458 | if (!xhci->erst.entries) |
2459 | goto fail; | |
d195fcff XR |
2460 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2461 | "// Allocated event ring segment table at 0x%llx", | |
700e2052 | 2462 | (unsigned long long)dma); |
0ebbab37 SS |
2463 | |
2464 | memset(xhci->erst.entries, 0, sizeof(struct xhci_erst_entry)*ERST_NUM_SEGS); | |
2465 | xhci->erst.num_entries = ERST_NUM_SEGS; | |
2466 | xhci->erst.erst_dma_addr = dma; | |
d195fcff XR |
2467 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2468 | "Set ERST to 0; private num segs = %i, virt addr = %p, dma addr = 0x%llx", | |
0ebbab37 | 2469 | xhci->erst.num_entries, |
700e2052 GKH |
2470 | xhci->erst.entries, |
2471 | (unsigned long long)xhci->erst.erst_dma_addr); | |
0ebbab37 SS |
2472 | |
2473 | /* set ring base address and size for each segment table entry */ | |
2474 | for (val = 0, seg = xhci->event_ring->first_seg; val < ERST_NUM_SEGS; val++) { | |
2475 | struct xhci_erst_entry *entry = &xhci->erst.entries[val]; | |
28ccd296 ME |
2476 | entry->seg_addr = cpu_to_le64(seg->dma); |
2477 | entry->seg_size = cpu_to_le32(TRBS_PER_SEGMENT); | |
0ebbab37 SS |
2478 | entry->rsvd = 0; |
2479 | seg = seg->next; | |
2480 | } | |
2481 | ||
2482 | /* set ERST count with the number of entries in the segment table */ | |
b0ba9720 | 2483 | val = readl(&xhci->ir_set->erst_size); |
0ebbab37 SS |
2484 | val &= ERST_SIZE_MASK; |
2485 | val |= ERST_NUM_SEGS; | |
d195fcff XR |
2486 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2487 | "// Write ERST size = %i to ir_set 0 (some bits preserved)", | |
0ebbab37 | 2488 | val); |
204b7793 | 2489 | writel(val, &xhci->ir_set->erst_size); |
0ebbab37 | 2490 | |
d195fcff XR |
2491 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2492 | "// Set ERST entries to point to event ring."); | |
0ebbab37 | 2493 | /* set the segment table base address */ |
d195fcff XR |
2494 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2495 | "// Set ERST base address for ir_set 0 = 0x%llx", | |
700e2052 | 2496 | (unsigned long long)xhci->erst.erst_dma_addr); |
f7b2e403 | 2497 | val_64 = xhci_read_64(xhci, &xhci->ir_set->erst_base); |
8e595a5d SS |
2498 | val_64 &= ERST_PTR_MASK; |
2499 | val_64 |= (xhci->erst.erst_dma_addr & (u64) ~ERST_PTR_MASK); | |
477632df | 2500 | xhci_write_64(xhci, val_64, &xhci->ir_set->erst_base); |
0ebbab37 SS |
2501 | |
2502 | /* Set the event ring dequeue address */ | |
23e3be11 | 2503 | xhci_set_hc_event_deq(xhci); |
d195fcff XR |
2504 | xhci_dbg_trace(xhci, trace_xhci_dbg_init, |
2505 | "Wrote ERST address to ir_set 0."); | |
09ece30e | 2506 | xhci_print_ir_set(xhci, 0); |
0ebbab37 | 2507 | |
c311e391 | 2508 | /* init command timeout timer */ |
9e08a03d JL |
2509 | setup_timer(&xhci->cmd_timer, xhci_handle_command_timeout, |
2510 | (unsigned long)xhci); | |
c311e391 | 2511 | |
0ebbab37 SS |
2512 | /* |
2513 | * XXX: Might need to set the Interrupter Moderation Register to | |
2514 | * something other than the default (~1ms minimum between interrupts). | |
2515 | * See section 5.5.1.2. | |
2516 | */ | |
3ffbba95 SS |
2517 | init_completion(&xhci->addr_dev); |
2518 | for (i = 0; i < MAX_HC_SLOTS; ++i) | |
326b4810 | 2519 | xhci->devs[i] = NULL; |
f6ff0ac8 | 2520 | for (i = 0; i < USB_MAXCHILDREN; ++i) { |
20b67cf5 | 2521 | xhci->bus_state[0].resume_done[i] = 0; |
f6ff0ac8 | 2522 | xhci->bus_state[1].resume_done[i] = 0; |
8b3d4570 SS |
2523 | /* Only the USB 2.0 completions will ever be used. */ |
2524 | init_completion(&xhci->bus_state[1].rexit_done[i]); | |
f6ff0ac8 | 2525 | } |
66d4eadd | 2526 | |
254c80a3 JY |
2527 | if (scratchpad_alloc(xhci, flags)) |
2528 | goto fail; | |
da6699ce SS |
2529 | if (xhci_setup_port_arrays(xhci, flags)) |
2530 | goto fail; | |
254c80a3 | 2531 | |
623bef9e SS |
2532 | /* Enable USB 3.0 device notifications for function remote wake, which |
2533 | * is necessary for allowing USB 3.0 devices to do remote wakeup from | |
2534 | * U3 (device suspend). | |
2535 | */ | |
b0ba9720 | 2536 | temp = readl(&xhci->op_regs->dev_notification); |
623bef9e SS |
2537 | temp &= ~DEV_NOTE_MASK; |
2538 | temp |= DEV_NOTE_FWAKE; | |
204b7793 | 2539 | writel(temp, &xhci->op_regs->dev_notification); |
623bef9e | 2540 | |
66d4eadd | 2541 | return 0; |
254c80a3 | 2542 | |
66d4eadd SS |
2543 | fail: |
2544 | xhci_warn(xhci, "Couldn't initialize memory\n"); | |
159e1fcc SS |
2545 | xhci_halt(xhci); |
2546 | xhci_reset(xhci); | |
66d4eadd SS |
2547 | xhci_mem_cleanup(xhci); |
2548 | return -ENOMEM; | |
2549 | } |