projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
module_param: make bool parameters really bool (drivers/video/i810)
[deliverable/linux.git] / drivers / video / omap2 / dss / hdmi.c
CommitLineData
c3198a5e
M		 1/*
2 * hdmi.c
3 *
4 * HDMI interface DSS driver setting for TI's OMAP4 family of processor.
5 * Copyright (C) 2010-2011 Texas Instruments Incorporated - http://www.ti.com/
6 * Authors: Yong Zhi
7 * Mythri pk <mythripk@ti.com>
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License version 2 as published by
11 * the Free Software Foundation.
12 *
13 * This program is distributed in the hope that it will be useful, but WITHOUT
14 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
15 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
16 * more details.
17 *
18 * You should have received a copy of the GNU General Public License along with
19 * this program. If not, see <http://www.gnu.org/licenses/>.
20 */
21
22#define DSS_SUBSYS_NAME "HDMI"
23
24#include <linux/kernel.h>
25#include <linux/module.h>
26#include <linux/err.h>
27#include <linux/io.h>
28#include <linux/interrupt.h>
29#include <linux/mutex.h>
30#include <linux/delay.h>
31#include <linux/string.h>
24e6289c 32#include <linux/platform_device.h>
4fbafaf3
TV		 33#include <linux/pm_runtime.h>
34#include <linux/clk.h>
a0b38cc4 35#include <video/omapdss.h>
ad44cc32
RN		 36#if defined(CONFIG_SND_OMAP_SOC_OMAP4_HDMI) || \
37 defined(CONFIG_SND_OMAP_SOC_OMAP4_HDMI_MODULE)
38#include <sound/soc.h>
39#include <sound/pcm_params.h>
7334167b 40#include "ti_hdmi_4xxx_ip.h"
ad44cc32 41#endif
c3198a5e 42
94c52987 43#include "ti_hdmi.h"
c3198a5e 44#include "dss.h"
ad44cc32 45#include "dss_features.h"
c3198a5e 46
95a8aeb6
M		 47#define HDMI_WP 0x0
48#define HDMI_CORE_SYS 0x400
49#define HDMI_CORE_AV 0x900
50#define HDMI_PLLCTRL 0x200
51#define HDMI_PHY 0x300
52
7c1f1eca
M		 53/* HDMI EDID Length move this */
54#define HDMI_EDID_MAX_LENGTH 256
55#define EDID_TIMING_DESCRIPTOR_SIZE 0x12
56#define EDID_DESCRIPTOR_BLOCK0_ADDRESS 0x36
57#define EDID_DESCRIPTOR_BLOCK1_ADDRESS 0x80
58#define EDID_SIZE_BLOCK0_TIMING_DESCRIPTOR 4
59#define EDID_SIZE_BLOCK1_TIMING_DESCRIPTOR 4
60
61#define OMAP_HDMI_TIMINGS_NB 34
62
b44e4582 63#define HDMI_DEFAULT_REGN 16
8d88767a
TV		 64#define HDMI_DEFAULT_REGM2 1
65
c3198a5e
M		 66static struct {
67 struct mutex lock;
68 struct omap_display_platform_data *pdata;
69 struct platform_device *pdev;
95a8aeb6 70 struct hdmi_ip_data ip_data;
c3198a5e
M		 71 int code;
72 int mode;
4fbafaf3
TV		 73
74 struct clk *sys_clk;
c3198a5e
M		 75} hdmi;
76
77/*
78 * Logic for the below structure :
79 * user enters the CEA or VESA timings by specifying the HDMI/DVI code.
80 * There is a correspondence between CEA/VESA timing and code, please
81 * refer to section 6.3 in HDMI 1.3 specification for timing code.
82 *
83 * In the below structure, cea_vesa_timings corresponds to all OMAP4
84 * supported CEA and VESA timing values.code_cea corresponds to the CEA
85 * code, It is used to get the timing from cea_vesa_timing array.Similarly
86 * with code_vesa. Code_index is used for back mapping, that is once EDID
87 * is read from the TV, EDID is parsed to find the timing values and then
88 * map it to corresponding CEA or VESA index.
89 */
90
91static const struct hdmi_timings cea_vesa_timings[OMAP_HDMI_TIMINGS_NB] = {
92 { {640, 480, 25200, 96, 16, 48, 2, 10, 33} , 0 , 0},
93 { {1280, 720, 74250, 40, 440, 220, 5, 5, 20}, 1, 1},
94 { {1280, 720, 74250, 40, 110, 220, 5, 5, 20}, 1, 1},
95 { {720, 480, 27027, 62, 16, 60, 6, 9, 30}, 0, 0},
96 { {2880, 576, 108000, 256, 48, 272, 5, 5, 39}, 0, 0},
97 { {1440, 240, 27027, 124, 38, 114, 3, 4, 15}, 0, 0},
98 { {1440, 288, 27000, 126, 24, 138, 3, 2, 19}, 0, 0},
99 { {1920, 540, 74250, 44, 528, 148, 5, 2, 15}, 1, 1},
100 { {1920, 540, 74250, 44, 88, 148, 5, 2, 15}, 1, 1},
101 { {1920, 1080, 148500, 44, 88, 148, 5, 4, 36}, 1, 1},
102 { {720, 576, 27000, 64, 12, 68, 5, 5, 39}, 0, 0},
103 { {1440, 576, 54000, 128, 24, 136, 5, 5, 39}, 0, 0},
104 { {1920, 1080, 148500, 44, 528, 148, 5, 4, 36}, 1, 1},
105 { {2880, 480, 108108, 248, 64, 240, 6, 9, 30}, 0, 0},
106 { {1920, 1080, 74250, 44, 638, 148, 5, 4, 36}, 1, 1},
107 /* VESA From Here */
108 { {640, 480, 25175, 96, 16, 48, 2 , 11, 31}, 0, 0},
109 { {800, 600, 40000, 128, 40, 88, 4 , 1, 23}, 1, 1},
110 { {848, 480, 33750, 112, 16, 112, 8 , 6, 23}, 1, 1},
111 { {1280, 768, 79500, 128, 64, 192, 7 , 3, 20}, 1, 0},
112 { {1280, 800, 83500, 128, 72, 200, 6 , 3, 22}, 1, 0},
113 { {1360, 768, 85500, 112, 64, 256, 6 , 3, 18}, 1, 1},
114 { {1280, 960, 108000, 112, 96, 312, 3 , 1, 36}, 1, 1},
115 { {1280, 1024, 108000, 112, 48, 248, 3 , 1, 38}, 1, 1},
116 { {1024, 768, 65000, 136, 24, 160, 6, 3, 29}, 0, 0},
117 { {1400, 1050, 121750, 144, 88, 232, 4, 3, 32}, 1, 0},
118 { {1440, 900, 106500, 152, 80, 232, 6, 3, 25}, 1, 0},
119 { {1680, 1050, 146250, 176 , 104, 280, 6, 3, 30}, 1, 0},
120 { {1366, 768, 85500, 143, 70, 213, 3, 3, 24}, 1, 1},
121 { {1920, 1080, 148500, 44, 148, 80, 5, 4, 36}, 1, 1},
122 { {1280, 768, 68250, 32, 48, 80, 7, 3, 12}, 0, 1},
123 { {1400, 1050, 101000, 32, 48, 80, 4, 3, 23}, 0, 1},
124 { {1680, 1050, 119000, 32, 48, 80, 6, 3, 21}, 0, 1},
125 { {1280, 800, 79500, 32, 48, 80, 6, 3, 14}, 0, 1},
126 { {1280, 720, 74250, 40, 110, 220, 5, 5, 20}, 1, 1}
127};
128
129/*
130 * This is a static mapping array which maps the timing values
131 * with corresponding CEA / VESA code
132 */
133static const int code_index[OMAP_HDMI_TIMINGS_NB] = {
134 1, 19, 4, 2, 37, 6, 21, 20, 5, 16, 17, 29, 31, 35, 32,
135 /* <--15 CEA 17--> vesa*/
136 4, 9, 0xE, 0x17, 0x1C, 0x27, 0x20, 0x23, 0x10, 0x2A,
137 0X2F, 0x3A, 0X51, 0X52, 0x16, 0x29, 0x39, 0x1B
138};
139
140/*
141 * This is reverse static mapping which maps the CEA / VESA code
142 * to the corresponding timing values
143 */
144static const int code_cea[39] = {
145 -1, 0, 3, 3, 2, 8, 5, 5, -1, -1,
146 -1, -1, -1, -1, -1, -1, 9, 10, 10, 1,
147 7, 6, 6, -1, -1, -1, -1, -1, -1, 11,
148 11, 12, 14, -1, -1, 13, 13, 4, 4
149};
150
151static const int code_vesa[85] = {
152 -1, -1, -1, -1, 15, -1, -1, -1, -1, 16,
153 -1, -1, -1, -1, 17, -1, 23, -1, -1, -1,
154 -1, -1, 29, 18, -1, -1, -1, 32, 19, -1,
155 -1, -1, 21, -1, -1, 22, -1, -1, -1, 20,
156 -1, 30, 24, -1, -1, -1, -1, 25, -1, -1,
157 -1, -1, -1, -1, -1, -1, -1, 31, 26, -1,
158 -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
159 -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
160 -1, 27, 28, -1, 33};
161
4fbafaf3
TV		 162static int hdmi_runtime_get(void)
163{
164 int r;
165
166 DSSDBG("hdmi_runtime_get\n");
167
168 r = pm_runtime_get_sync(&hdmi.pdev->dev);
169 WARN_ON(r < 0);
170 return r < 0 ? r : 0;
171}
172
173static void hdmi_runtime_put(void)
174{
175 int r;
176
177 DSSDBG("hdmi_runtime_put\n");
178
179 r = pm_runtime_put(&hdmi.pdev->dev);
180 WARN_ON(r < 0);
181}
182
c3198a5e
M		 183int hdmi_init_display(struct omap_dss_device *dssdev)
184{
185 DSSDBG("init_display\n");
186
60634a28 187 dss_init_hdmi_ip_ops(&hdmi.ip_data);
c3198a5e
M		 188 return 0;
189}
190
c3198a5e
M		 191static int get_timings_index(void)
192{
193 int code;
194
195 if (hdmi.mode == 0)
196 code = code_vesa[hdmi.code];
197 else
198 code = code_cea[hdmi.code];
199
200 if (code == -1) {
201 /* HDMI code 4 corresponds to 640 * 480 VGA */
202 hdmi.code = 4;
203 /* DVI mode 1 corresponds to HDMI 0 to DVI */
204 hdmi.mode = HDMI_DVI;
205
206 code = code_vesa[hdmi.code];
207 }
208 return code;
209}
210
211static struct hdmi_cm hdmi_get_code(struct omap_video_timings *timing)
212{
213 int i = 0, code = -1, temp_vsync = 0, temp_hsync = 0;
214 int timing_vsync = 0, timing_hsync = 0;
38863b7e 215 struct hdmi_video_timings temp;
c3198a5e
M		 216 struct hdmi_cm cm = {-1};
217 DSSDBG("hdmi_get_code\n");
218
219 for (i = 0; i < OMAP_HDMI_TIMINGS_NB; i++) {
220 temp = cea_vesa_timings[i].timings;
221 if ((temp.pixel_clock == timing->pixel_clock) &&
222 (temp.x_res == timing->x_res) &&
223 (temp.y_res == timing->y_res)) {
224
225 temp_hsync = temp.hfp + temp.hsw + temp.hbp;
226 timing_hsync = timing->hfp + timing->hsw + timing->hbp;
227 temp_vsync = temp.vfp + temp.vsw + temp.vbp;
228 timing_vsync = timing->vfp + timing->vsw + timing->vbp;
229
230 DSSDBG("temp_hsync = %d , temp_vsync = %d"
231 "timing_hsync = %d, timing_vsync = %d\n",
232 temp_hsync, temp_hsync,
233 timing_hsync, timing_vsync);
234
235 if ((temp_hsync == timing_hsync) &&
236 (temp_vsync == timing_vsync)) {
237 code = i;
238 cm.code = code_index[i];
239 if (code < 14)
240 cm.mode = HDMI_HDMI;
241 else
242 cm.mode = HDMI_DVI;
243 DSSDBG("Hdmi_code = %d mode = %d\n",
244 cm.code, cm.mode);
245 break;
246 }
247 }
248 }
249
250 return cm;
251}
252
c3198a5e
M		 253static void update_hdmi_timings(struct hdmi_config *cfg,
254 struct omap_video_timings *timings, int code)
255{
256 cfg->timings.timings.x_res = timings->x_res;
257 cfg->timings.timings.y_res = timings->y_res;
258 cfg->timings.timings.hbp = timings->hbp;
259 cfg->timings.timings.hfp = timings->hfp;
260 cfg->timings.timings.hsw = timings->hsw;
261 cfg->timings.timings.vbp = timings->vbp;
262 cfg->timings.timings.vfp = timings->vfp;
263 cfg->timings.timings.vsw = timings->vsw;
264 cfg->timings.timings.pixel_clock = timings->pixel_clock;
265 cfg->timings.vsync_pol = cea_vesa_timings[code].vsync_pol;
266 cfg->timings.hsync_pol = cea_vesa_timings[code].hsync_pol;
267}
268
c3dc6a7a
AT		 269unsigned long hdmi_get_pixel_clock(void)
270{
271 /* HDMI Pixel Clock in Mhz */
ef319c6e 272 return hdmi.ip_data.cfg.timings.timings.pixel_clock * 1000;
c3dc6a7a
AT		 273}
274
6cb07b25
AT		 275static void hdmi_compute_pll(struct omap_dss_device *dssdev, int phy,
276 struct hdmi_pll_info *pi)
c3198a5e 277{
6cb07b25 278 unsigned long clkin, refclk;
c3198a5e
M		 279 u32 mf;
280
4fbafaf3 281 clkin = clk_get_rate(hdmi.sys_clk) / 10000;
c3198a5e
M		 282 /*
283 * Input clock is predivided by N + 1
284 * out put of which is reference clk
285 */
8d88767a
TV		 286 if (dssdev->clocks.hdmi.regn == 0)
287 pi->regn = HDMI_DEFAULT_REGN;
288 else
289 pi->regn = dssdev->clocks.hdmi.regn;
290
b44e4582 291 refclk = clkin / pi->regn;
c3198a5e
M		 292
293 /*
294 * multiplier is pixel_clk/ref_clk
295 * Multiplying by 100 to avoid fractional part removal
296 */
6cb07b25 297 pi->regm = (phy * 100 / (refclk)) / 100;
8d88767a
TV		 298
299 if (dssdev->clocks.hdmi.regm2 == 0)
300 pi->regm2 = HDMI_DEFAULT_REGM2;
301 else
302 pi->regm2 = dssdev->clocks.hdmi.regm2;
c3198a5e
M		 303
304 /*
305 * fractional multiplier is remainder of the difference between
306 * multiplier and actual phy(required pixel clock thus should be
307 * multiplied by 2^18(262144) divided by the reference clock
308 */
309 mf = (phy - pi->regm * refclk) * 262144;
6cb07b25 310 pi->regmf = mf / (refclk);
c3198a5e
M		 311
312 /*
313 * Dcofreq should be set to 1 if required pixel clock
314 * is greater than 1000MHz
315 */
316 pi->dcofreq = phy > 1000 * 100;
b44e4582 317 pi->regsd = ((pi->regm * clkin / 10) / (pi->regn * 250) + 5) / 10;
c3198a5e 318
7b27da54
M		 319 /* Set the reference clock to sysclk reference */
320 pi->refsel = HDMI_REFSEL_SYSCLK;
321
c3198a5e
M		 322 DSSDBG("M = %d Mf = %d\n", pi->regm, pi->regmf);
323 DSSDBG("range = %d sd = %d\n", pi->dcofreq, pi->regsd);
324}
325
c3198a5e
M		 326static int hdmi_power_on(struct omap_dss_device *dssdev)
327{
328 int r, code = 0;
c3198a5e 329 struct omap_video_timings *p;
6cb07b25 330 unsigned long phy;
c3198a5e 331
4fbafaf3
TV		 332 r = hdmi_runtime_get();
333 if (r)
334 return r;
c3198a5e 335
7797c6da 336 dss_mgr_disable(dssdev->manager);
c3198a5e
M		 337
338 p = &dssdev->panel.timings;
339
340 DSSDBG("hdmi_power_on x_res= %d y_res = %d\n",
341 dssdev->panel.timings.x_res,
342 dssdev->panel.timings.y_res);
343
c3198a5e 344 code = get_timings_index();
7b27da54 345 update_hdmi_timings(&hdmi.ip_data.cfg, p, code);
c3198a5e 346
c3198a5e
M		 347 phy = p->pixel_clock;
348
7b27da54 349 hdmi_compute_pll(dssdev, phy, &hdmi.ip_data.pll_data);
c3198a5e 350
60634a28 351 hdmi.ip_data.ops->video_enable(&hdmi.ip_data, 0);
c3198a5e 352
95a8aeb6 353 /* config the PLL and PHY hdmi_set_pll_pwrfirst */
60634a28 354 r = hdmi.ip_data.ops->pll_enable(&hdmi.ip_data);
c3198a5e
M		 355 if (r) {
356 DSSDBG("Failed to lock PLL\n");
357 goto err;
358 }
359
60634a28 360 r = hdmi.ip_data.ops->phy_enable(&hdmi.ip_data);
c3198a5e
M		 361 if (r) {
362 DSSDBG("Failed to start PHY\n");
363 goto err;
364 }
365
7b27da54
M		 366 hdmi.ip_data.cfg.cm.mode = hdmi.mode;
367 hdmi.ip_data.cfg.cm.code = hdmi.code;
60634a28 368 hdmi.ip_data.ops->video_configure(&hdmi.ip_data);
c3198a5e
M		 369
370 /* Make selection of HDMI in DSS */
371 dss_select_hdmi_venc_clk_source(DSS_HDMI_M_PCLK);
372
373 /* Select the dispc clock source as PRCM clock, to ensure that it is not
374 * DSI PLL source as the clock selected by DSI PLL might not be
375 * sufficient for the resolution selected / that can be changed
376 * dynamically by user. This can be moved to single location , say
377 * Boardfile.
378 */
6cb07b25 379 dss_select_dispc_clk_source(dssdev->clocks.dispc.dispc_fclk_src);
c3198a5e
M		 380
381 /* bypass TV gamma table */
382 dispc_enable_gamma_table(0);
383
384 /* tv size */
385 dispc_set_digit_size(dssdev->panel.timings.x_res,
386 dssdev->panel.timings.y_res);
387
60634a28 388 hdmi.ip_data.ops->video_enable(&hdmi.ip_data, 1);
c3198a5e 389
33ca237f
TV		 390 r = dss_mgr_enable(dssdev->manager);
391 if (r)
392 goto err_mgr_enable;
3870c909 393
c3198a5e 394 return 0;
33ca237f
TV		 395
396err_mgr_enable:
397 hdmi.ip_data.ops->video_enable(&hdmi.ip_data, 0);
398 hdmi.ip_data.ops->phy_disable(&hdmi.ip_data);
399 hdmi.ip_data.ops->pll_disable(&hdmi.ip_data);
c3198a5e 400err:
4fbafaf3 401 hdmi_runtime_put();
c3198a5e
M		 402 return -EIO;
403}
404
405static void hdmi_power_off(struct omap_dss_device *dssdev)
406{
7797c6da 407 dss_mgr_disable(dssdev->manager);
c3198a5e 408
60634a28
M		 409 hdmi.ip_data.ops->video_enable(&hdmi.ip_data, 0);
410 hdmi.ip_data.ops->phy_disable(&hdmi.ip_data);
411 hdmi.ip_data.ops->pll_disable(&hdmi.ip_data);
4fbafaf3 412 hdmi_runtime_put();
c3198a5e
M		 413}
414
415int omapdss_hdmi_display_check_timing(struct omap_dss_device *dssdev,
416 struct omap_video_timings *timings)
417{
418 struct hdmi_cm cm;
419
420 cm = hdmi_get_code(timings);
421 if (cm.code == -1) {
c3198a5e
M		 422 return -EINVAL;
423 }
424
425 return 0;
426
427}
428
429void omapdss_hdmi_display_set_timing(struct omap_dss_device *dssdev)
430{
431 struct hdmi_cm cm;
432
c3198a5e
M		 433 cm = hdmi_get_code(&dssdev->panel.timings);
434 hdmi.code = cm.code;
435 hdmi.mode = cm.mode;
fa70dc5f
TV		 436
437 if (dssdev->state == OMAP_DSS_DISPLAY_ACTIVE) {
438 int r;
439
440 hdmi_power_off(dssdev);
441
442 r = hdmi_power_on(dssdev);
443 if (r)
444 DSSERR("failed to power on device\n");
445 }
c3198a5e
M		 446}
447
162874d5
M		 448void hdmi_dump_regs(struct seq_file *s)
449{
450 mutex_lock(&hdmi.lock);
451
452 if (hdmi_runtime_get())
453 return;
454
455 hdmi.ip_data.ops->dump_wrapper(&hdmi.ip_data, s);
456 hdmi.ip_data.ops->dump_pll(&hdmi.ip_data, s);
457 hdmi.ip_data.ops->dump_phy(&hdmi.ip_data, s);
458 hdmi.ip_data.ops->dump_core(&hdmi.ip_data, s);
459
460 hdmi_runtime_put();
461 mutex_unlock(&hdmi.lock);
462}
463
47024565
TV		 464int omapdss_hdmi_read_edid(u8 *buf, int len)
465{
466 int r;
467
468 mutex_lock(&hdmi.lock);
469
470 r = hdmi_runtime_get();
471 BUG_ON(r);
472
473 r = hdmi.ip_data.ops->read_edid(&hdmi.ip_data, buf, len);
474
475 hdmi_runtime_put();
476 mutex_unlock(&hdmi.lock);
477
478 return r;
479}
480
759593ff
TV		 481bool omapdss_hdmi_detect(void)
482{
483 int r;
484
485 mutex_lock(&hdmi.lock);
486
487 r = hdmi_runtime_get();
488 BUG_ON(r);
489
490 r = hdmi.ip_data.ops->detect(&hdmi.ip_data);
491
492 hdmi_runtime_put();
493 mutex_unlock(&hdmi.lock);
494
495 return r == 1;
496}
497
c3198a5e
M		 498int omapdss_hdmi_display_enable(struct omap_dss_device *dssdev)
499{
500 int r = 0;
501
502 DSSDBG("ENTER hdmi_display_enable\n");
503
504 mutex_lock(&hdmi.lock);
505
05e1d606
TV		 506 if (dssdev->manager == NULL) {
507 DSSERR("failed to enable display: no manager\n");
508 r = -ENODEV;
509 goto err0;
510 }
511
c3198a5e
M		 512 r = omap_dss_start_device(dssdev);
513 if (r) {
514 DSSERR("failed to start device\n");
515 goto err0;
516 }
517
518 if (dssdev->platform_enable) {
519 r = dssdev->platform_enable(dssdev);
520 if (r) {
521 DSSERR("failed to enable GPIO's\n");
522 goto err1;
523 }
524 }
525
526 r = hdmi_power_on(dssdev);
527 if (r) {
528 DSSERR("failed to power on device\n");
529 goto err2;
530 }
531
532 mutex_unlock(&hdmi.lock);
533 return 0;
534
535err2:
536 if (dssdev->platform_disable)
537 dssdev->platform_disable(dssdev);
538err1:
539 omap_dss_stop_device(dssdev);
540err0:
541 mutex_unlock(&hdmi.lock);
542 return r;
543}
544
545void omapdss_hdmi_display_disable(struct omap_dss_device *dssdev)
546{
547 DSSDBG("Enter hdmi_display_disable\n");
548
549 mutex_lock(&hdmi.lock);
550
551 hdmi_power_off(dssdev);
552
553 if (dssdev->platform_disable)
554 dssdev->platform_disable(dssdev);
555
556 omap_dss_stop_device(dssdev);
557
558 mutex_unlock(&hdmi.lock);
559}
560
82335c4c
RN		 561#if defined(CONFIG_SND_OMAP_SOC_OMAP4_HDMI) || \
562 defined(CONFIG_SND_OMAP_SOC_OMAP4_HDMI_MODULE)
ad44cc32 563
edefcdad
RN		 564static int hdmi_audio_trigger(struct snd_pcm_substream *substream, int cmd,
565 struct snd_soc_dai *dai)
566{
567 struct snd_soc_pcm_runtime *rtd = substream->private_data;
568 struct snd_soc_codec *codec = rtd->codec;
569 struct platform_device *pdev = to_platform_device(codec->dev);
570 struct hdmi_ip_data *ip_data = snd_soc_codec_get_drvdata(codec);
571 int err = 0;
572
573 if (!(ip_data->ops) && !(ip_data->ops->audio_enable)) {
574 dev_err(&pdev->dev, "Cannot enable/disable audio\n");
575 return -ENODEV;
576 }
577
578 switch (cmd) {
579 case SNDRV_PCM_TRIGGER_START:
580 case SNDRV_PCM_TRIGGER_RESUME:
581 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
582 ip_data->ops->audio_enable(ip_data, true);
583 break;
584 case SNDRV_PCM_TRIGGER_STOP:
585 case SNDRV_PCM_TRIGGER_SUSPEND:
586 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
587 ip_data->ops->audio_enable(ip_data, false);
588 break;
589 default:
590 err = -EINVAL;
591 }
592 return err;
593}
594
284cb318 595static int hdmi_audio_hw_params(struct snd_pcm_substream *substream,
ad44cc32
RN		 596 struct snd_pcm_hw_params *params,
597 struct snd_soc_dai *dai)
598{
284cb318
RN		 599 struct snd_soc_pcm_runtime *rtd = substream->private_data;
600 struct snd_soc_codec *codec = rtd->codec;
601 struct hdmi_ip_data *ip_data = snd_soc_codec_get_drvdata(codec);
ad44cc32
RN		 602 struct hdmi_audio_format audio_format;
603 struct hdmi_audio_dma audio_dma;
604 struct hdmi_core_audio_config core_cfg;
605 struct hdmi_core_infoframe_audio aud_if_cfg;
606 int err, n, cts;
607 enum hdmi_core_audio_sample_freq sample_freq;
608
609 switch (params_format(params)) {
610 case SNDRV_PCM_FORMAT_S16_LE:
611 core_cfg.i2s_cfg.word_max_length =
612 HDMI_AUDIO_I2S_MAX_WORD_20BITS;
613 core_cfg.i2s_cfg.word_length = HDMI_AUDIO_I2S_CHST_WORD_16_BITS;
614 core_cfg.i2s_cfg.in_length_bits =
615 HDMI_AUDIO_I2S_INPUT_LENGTH_16;
616 core_cfg.i2s_cfg.justification = HDMI_AUDIO_JUSTIFY_LEFT;
617 audio_format.samples_per_word = HDMI_AUDIO_ONEWORD_TWOSAMPLES;
618 audio_format.sample_size = HDMI_AUDIO_SAMPLE_16BITS;
619 audio_format.justification = HDMI_AUDIO_JUSTIFY_LEFT;
620 audio_dma.transfer_size = 0x10;
621 break;
622 case SNDRV_PCM_FORMAT_S24_LE:
623 core_cfg.i2s_cfg.word_max_length =
624 HDMI_AUDIO_I2S_MAX_WORD_24BITS;
625 core_cfg.i2s_cfg.word_length = HDMI_AUDIO_I2S_CHST_WORD_24_BITS;
626 core_cfg.i2s_cfg.in_length_bits =
627 HDMI_AUDIO_I2S_INPUT_LENGTH_24;
628 audio_format.samples_per_word = HDMI_AUDIO_ONEWORD_ONESAMPLE;
629 audio_format.sample_size = HDMI_AUDIO_SAMPLE_24BITS;
630 audio_format.justification = HDMI_AUDIO_JUSTIFY_RIGHT;
631 core_cfg.i2s_cfg.justification = HDMI_AUDIO_JUSTIFY_RIGHT;
632 audio_dma.transfer_size = 0x20;
633 break;
634 default:
635 return -EINVAL;
636 }
637
638 switch (params_rate(params)) {
639 case 32000:
640 sample_freq = HDMI_AUDIO_FS_32000;
641 break;
642 case 44100:
643 sample_freq = HDMI_AUDIO_FS_44100;
644 break;
645 case 48000:
646 sample_freq = HDMI_AUDIO_FS_48000;
647 break;
648 default:
649 return -EINVAL;
650 }
651
95a8aeb6 652 err = hdmi_config_audio_acr(ip_data, params_rate(params), &n, &cts);
ad44cc32
RN		 653 if (err < 0)
654 return err;
655
656 /* Audio wrapper config */
657 audio_format.stereo_channels = HDMI_AUDIO_STEREO_ONECHANNEL;
658 audio_format.active_chnnls_msk = 0x03;
659 audio_format.type = HDMI_AUDIO_TYPE_LPCM;
660 audio_format.sample_order = HDMI_AUDIO_SAMPLE_LEFT_FIRST;
661 /* Disable start/stop signals of IEC 60958 blocks */
662 audio_format.en_sig_blk_strt_end = HDMI_AUDIO_BLOCK_SIG_STARTEND_OFF;
663
664 audio_dma.block_size = 0xC0;
665 audio_dma.mode = HDMI_AUDIO_TRANSF_DMA;
666 audio_dma.fifo_threshold = 0x20; /* in number of samples */
667
95a8aeb6
M		 668 hdmi_wp_audio_config_dma(ip_data, &audio_dma);
669 hdmi_wp_audio_config_format(ip_data, &audio_format);
ad44cc32
RN		 670
671 /*
672 * I2S config
673 */
674 core_cfg.i2s_cfg.en_high_bitrate_aud = false;
675 /* Only used with high bitrate audio */
676 core_cfg.i2s_cfg.cbit_order = false;
677 /* Serial data and word select should change on sck rising edge */
678 core_cfg.i2s_cfg.sck_edge_mode = HDMI_AUDIO_I2S_SCK_EDGE_RISING;
679 core_cfg.i2s_cfg.vbit = HDMI_AUDIO_I2S_VBIT_FOR_PCM;
680 /* Set I2S word select polarity */
681 core_cfg.i2s_cfg.ws_polarity = HDMI_AUDIO_I2S_WS_POLARITY_LOW_IS_LEFT;
682 core_cfg.i2s_cfg.direction = HDMI_AUDIO_I2S_MSB_SHIFTED_FIRST;
683 /* Set serial data to word select shift. See Phillips spec. */
684 core_cfg.i2s_cfg.shift = HDMI_AUDIO_I2S_FIRST_BIT_SHIFT;
685 /* Enable one of the four available serial data channels */
686 core_cfg.i2s_cfg.active_sds = HDMI_AUDIO_I2S_SD0_EN;
687
688 /* Core audio config */
689 core_cfg.freq_sample = sample_freq;
690 core_cfg.n = n;
691 core_cfg.cts = cts;
692 if (dss_has_feature(FEAT_HDMI_CTS_SWMODE)) {
693 core_cfg.aud_par_busclk = 0;
694 core_cfg.cts_mode = HDMI_AUDIO_CTS_MODE_SW;
695 core_cfg.use_mclk = false;
696 } else {
697 core_cfg.aud_par_busclk = (((128 * 31) - 1) << 8);
698 core_cfg.cts_mode = HDMI_AUDIO_CTS_MODE_HW;
699 core_cfg.use_mclk = true;
700 core_cfg.mclk_mode = HDMI_AUDIO_MCLK_128FS;
701 }
702 core_cfg.layout = HDMI_AUDIO_LAYOUT_2CH;
703 core_cfg.en_spdif = false;
704 /* Use sample frequency from channel status word */
705 core_cfg.fs_override = true;
706 /* Enable ACR packets */
707 core_cfg.en_acr_pkt = true;
708 /* Disable direct streaming digital audio */
709 core_cfg.en_dsd_audio = false;
710 /* Use parallel audio interface */
711 core_cfg.en_parallel_aud_input = true;
712
95a8aeb6 713 hdmi_core_audio_config(ip_data, &core_cfg);
ad44cc32
RN		 714
715 /*
716 * Configure packet
717 * info frame audio see doc CEA861-D page 74
718 */
719 aud_if_cfg.db1_coding_type = HDMI_INFOFRAME_AUDIO_DB1CT_FROM_STREAM;
720 aud_if_cfg.db1_channel_count = 2;
721 aud_if_cfg.db2_sample_freq = HDMI_INFOFRAME_AUDIO_DB2SF_FROM_STREAM;
722 aud_if_cfg.db2_sample_size = HDMI_INFOFRAME_AUDIO_DB2SS_FROM_STREAM;
723 aud_if_cfg.db4_channel_alloc = 0x00;
724 aud_if_cfg.db5_downmix_inh = false;
725 aud_if_cfg.db5_lsv = 0;
726
95a8aeb6 727 hdmi_core_audio_infoframe_config(ip_data, &aud_if_cfg);
ad44cc32
RN		 728 return 0;
729}
730
ad44cc32
RN		 731static int hdmi_audio_startup(struct snd_pcm_substream *substream,
732 struct snd_soc_dai *dai)
733{
734 if (!hdmi.mode) {
735 pr_err("Current video settings do not support audio.\n");
736 return -EIO;
737 }
738 return 0;
739}
740
b17ce117
RN		 741static int hdmi_audio_codec_probe(struct snd_soc_codec *codec)
742{
743 struct hdmi_ip_data *priv = &hdmi.ip_data;
744
745 snd_soc_codec_set_drvdata(codec, priv);
746 return 0;
747}
748
ad44cc32 749static struct snd_soc_codec_driver hdmi_audio_codec_drv = {
b17ce117 750 .probe = hdmi_audio_codec_probe,
ad44cc32
RN		 751};
752
753static struct snd_soc_dai_ops hdmi_audio_codec_ops = {
754 .hw_params = hdmi_audio_hw_params,
755 .trigger = hdmi_audio_trigger,
756 .startup = hdmi_audio_startup,
757};
758
759static struct snd_soc_dai_driver hdmi_codec_dai_drv = {
760 .name = "hdmi-audio-codec",
761 .playback = {
762 .channels_min = 2,
763 .channels_max = 2,
764 .rates = SNDRV_PCM_RATE_32000 |
765 SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000,
766 .formats = SNDRV_PCM_FMTBIT_S16_LE |
767 SNDRV_PCM_FMTBIT_S24_LE,
768 },
769 .ops = &hdmi_audio_codec_ops,
770};
82335c4c
RN		 771#endif
772
4fbafaf3
TV		 773static int hdmi_get_clocks(struct platform_device *pdev)
774{
775 struct clk *clk;
776
777 clk = clk_get(&pdev->dev, "sys_clk");
778 if (IS_ERR(clk)) {
779 DSSERR("can't get sys_clk\n");
780 return PTR_ERR(clk);
781 }
782
783 hdmi.sys_clk = clk;
784
4fbafaf3
TV		 785 return 0;
786}
787
788static void hdmi_put_clocks(void)
789{
790 if (hdmi.sys_clk)
791 clk_put(hdmi.sys_clk);
4fbafaf3
TV		 792}
793
c3198a5e
M		 794/* HDMI HW IP initialisation */
795static int omapdss_hdmihw_probe(struct platform_device *pdev)
796{
797 struct resource *hdmi_mem;
4fbafaf3 798 int r;
c3198a5e
M		 799
800 hdmi.pdata = pdev->dev.platform_data;
801 hdmi.pdev = pdev;
802
803 mutex_init(&hdmi.lock);
804
805 hdmi_mem = platform_get_resource(hdmi.pdev, IORESOURCE_MEM, 0);
806 if (!hdmi_mem) {
807 DSSERR("can't get IORESOURCE_MEM HDMI\n");
808 return -EINVAL;
809 }
810
811 /* Base address taken from platform */
95a8aeb6
M		 812 hdmi.ip_data.base_wp = ioremap(hdmi_mem->start,
813 resource_size(hdmi_mem));
814 if (!hdmi.ip_data.base_wp) {
c3198a5e
M		 815 DSSERR("can't ioremap WP\n");
816 return -ENOMEM;
817 }
818
4fbafaf3
TV		 819 r = hdmi_get_clocks(pdev);
820 if (r) {
95a8aeb6 821 iounmap(hdmi.ip_data.base_wp);
4fbafaf3
TV		 822 return r;
823 }
824
825 pm_runtime_enable(&pdev->dev);
826
95a8aeb6
M		 827 hdmi.ip_data.core_sys_offset = HDMI_CORE_SYS;
828 hdmi.ip_data.core_av_offset = HDMI_CORE_AV;
829 hdmi.ip_data.pll_offset = HDMI_PLLCTRL;
830 hdmi.ip_data.phy_offset = HDMI_PHY;
831
c3198a5e
M		 832 hdmi_panel_init();
833
ad44cc32
RN		 834#if defined(CONFIG_SND_OMAP_SOC_OMAP4_HDMI) || \
835 defined(CONFIG_SND_OMAP_SOC_OMAP4_HDMI_MODULE)
836
837 /* Register ASoC codec DAI */
4fbafaf3 838 r = snd_soc_register_codec(&pdev->dev, &hdmi_audio_codec_drv,
ad44cc32 839 &hdmi_codec_dai_drv, 1);
4fbafaf3 840 if (r) {
ad44cc32 841 DSSERR("can't register ASoC HDMI audio codec\n");
4fbafaf3 842 return r;
ad44cc32
RN		 843 }
844#endif
c3198a5e
M		 845 return 0;
846}
847
848static int omapdss_hdmihw_remove(struct platform_device *pdev)
849{
850 hdmi_panel_exit();
851
ad44cc32
RN		 852#if defined(CONFIG_SND_OMAP_SOC_OMAP4_HDMI) || \
853 defined(CONFIG_SND_OMAP_SOC_OMAP4_HDMI_MODULE)
854 snd_soc_unregister_codec(&pdev->dev);
855#endif
856
4fbafaf3
TV		 857 pm_runtime_disable(&pdev->dev);
858
859 hdmi_put_clocks();
860
95a8aeb6 861 iounmap(hdmi.ip_data.base_wp);
c3198a5e
M		 862
863 return 0;
864}
865
4fbafaf3
TV		 866static int hdmi_runtime_suspend(struct device *dev)
867{
4fbafaf3
TV		 868 clk_disable(hdmi.sys_clk);
869
870 dispc_runtime_put();
871 dss_runtime_put();
872
873 return 0;
874}
875
876static int hdmi_runtime_resume(struct device *dev)
877{
878 int r;
879
880 r = dss_runtime_get();
881 if (r < 0)
882 goto err_get_dss;
883
884 r = dispc_runtime_get();
885 if (r < 0)
886 goto err_get_dispc;
887
888
889 clk_enable(hdmi.sys_clk);
4fbafaf3
TV		 890
891 return 0;
892
893err_get_dispc:
894 dss_runtime_put();
895err_get_dss:
896 return r;
897}
898
899static const struct dev_pm_ops hdmi_pm_ops = {
900 .runtime_suspend = hdmi_runtime_suspend,
901 .runtime_resume = hdmi_runtime_resume,
902};
903
c3198a5e
M		 904static struct platform_driver omapdss_hdmihw_driver = {
905 .probe = omapdss_hdmihw_probe,
906 .remove = omapdss_hdmihw_remove,
907 .driver = {
908 .name = "omapdss_hdmi",
909 .owner = THIS_MODULE,
4fbafaf3 910 .pm = &hdmi_pm_ops,
c3198a5e
M		 911 },
912};
913
914int hdmi_init_platform_driver(void)
915{
916 return platform_driver_register(&omapdss_hdmihw_driver);
917}
918
919void hdmi_uninit_platform_driver(void)
920{
921 return platform_driver_unregister(&omapdss_hdmihw_driver);
922}
Linux kernel - Deliverables
This page took 0.111236 seconds and 5 git commands to generate.