projects / deliverable / linux.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
OMAP2,3: DSS2: replace printk with dev_dbg in init
[deliverable/linux.git] / drivers / video / omap2 / dss / venc.c
CommitLineData
b2886273
TV		 1/*
2 * linux/drivers/video/omap2/dss/venc.c
3 *
4 * Copyright (C) 2009 Nokia Corporation
5 * Author: Tomi Valkeinen <tomi.valkeinen@nokia.com>
6 *
7 * VENC settings from TI's DSS driver
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License version 2 as published by
11 * the Free Software Foundation.
12 *
13 * This program is distributed in the hope that it will be useful, but WITHOUT
14 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
15 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
16 * more details.
17 *
18 * You should have received a copy of the GNU General Public License along with
19 * this program. If not, see <http://www.gnu.org/licenses/>.
20 */
21
22#define DSS_SUBSYS_NAME "VENC"
23
24#include <linux/kernel.h>
25#include <linux/module.h>
26#include <linux/clk.h>
27#include <linux/err.h>
28#include <linux/io.h>
29#include <linux/mutex.h>
30#include <linux/completion.h>
31#include <linux/delay.h>
32#include <linux/string.h>
33#include <linux/seq_file.h>
34#include <linux/platform_device.h>
35#include <linux/regulator/consumer.h>
36
37#include <plat/display.h>
38#include <plat/cpu.h>
39
40#include "dss.h"
41
42#define VENC_BASE 0x48050C00
43
44/* Venc registers */
45#define VENC_REV_ID 0x00
46#define VENC_STATUS 0x04
47#define VENC_F_CONTROL 0x08
48#define VENC_VIDOUT_CTRL 0x10
49#define VENC_SYNC_CTRL 0x14
50#define VENC_LLEN 0x1C
51#define VENC_FLENS 0x20
52#define VENC_HFLTR_CTRL 0x24
53#define VENC_CC_CARR_WSS_CARR 0x28
54#define VENC_C_PHASE 0x2C
55#define VENC_GAIN_U 0x30
56#define VENC_GAIN_V 0x34
57#define VENC_GAIN_Y 0x38
58#define VENC_BLACK_LEVEL 0x3C
59#define VENC_BLANK_LEVEL 0x40
60#define VENC_X_COLOR 0x44
61#define VENC_M_CONTROL 0x48
62#define VENC_BSTAMP_WSS_DATA 0x4C
63#define VENC_S_CARR 0x50
64#define VENC_LINE21 0x54
65#define VENC_LN_SEL 0x58
66#define VENC_L21__WC_CTL 0x5C
67#define VENC_HTRIGGER_VTRIGGER 0x60
68#define VENC_SAVID__EAVID 0x64
69#define VENC_FLEN__FAL 0x68
70#define VENC_LAL__PHASE_RESET 0x6C
71#define VENC_HS_INT_START_STOP_X 0x70
72#define VENC_HS_EXT_START_STOP_X 0x74
73#define VENC_VS_INT_START_X 0x78
74#define VENC_VS_INT_STOP_X__VS_INT_START_Y 0x7C
75#define VENC_VS_INT_STOP_Y__VS_EXT_START_X 0x80
76#define VENC_VS_EXT_STOP_X__VS_EXT_START_Y 0x84
77#define VENC_VS_EXT_STOP_Y 0x88
78#define VENC_AVID_START_STOP_X 0x90
79#define VENC_AVID_START_STOP_Y 0x94
80#define VENC_FID_INT_START_X__FID_INT_START_Y 0xA0
81#define VENC_FID_INT_OFFSET_Y__FID_EXT_START_X 0xA4
82#define VENC_FID_EXT_START_Y__FID_EXT_OFFSET_Y 0xA8
83#define VENC_TVDETGP_INT_START_STOP_X 0xB0
84#define VENC_TVDETGP_INT_START_STOP_Y 0xB4
85#define VENC_GEN_CTRL 0xB8
86#define VENC_OUTPUT_CONTROL 0xC4
87#define VENC_OUTPUT_TEST 0xC8
88#define VENC_DAC_B__DAC_C 0xC8
89
90struct venc_config {
91 u32 f_control;
92 u32 vidout_ctrl;
93 u32 sync_ctrl;
94 u32 llen;
95 u32 flens;
96 u32 hfltr_ctrl;
97 u32 cc_carr_wss_carr;
98 u32 c_phase;
99 u32 gain_u;
100 u32 gain_v;
101 u32 gain_y;
102 u32 black_level;
103 u32 blank_level;
104 u32 x_color;
105 u32 m_control;
106 u32 bstamp_wss_data;
107 u32 s_carr;
108 u32 line21;
109 u32 ln_sel;
110 u32 l21__wc_ctl;
111 u32 htrigger_vtrigger;
112 u32 savid__eavid;
113 u32 flen__fal;
114 u32 lal__phase_reset;
115 u32 hs_int_start_stop_x;
116 u32 hs_ext_start_stop_x;
117 u32 vs_int_start_x;
118 u32 vs_int_stop_x__vs_int_start_y;
119 u32 vs_int_stop_y__vs_ext_start_x;
120 u32 vs_ext_stop_x__vs_ext_start_y;
121 u32 vs_ext_stop_y;
122 u32 avid_start_stop_x;
123 u32 avid_start_stop_y;
124 u32 fid_int_start_x__fid_int_start_y;
125 u32 fid_int_offset_y__fid_ext_start_x;
126 u32 fid_ext_start_y__fid_ext_offset_y;
127 u32 tvdetgp_int_start_stop_x;
128 u32 tvdetgp_int_start_stop_y;
129 u32 gen_ctrl;
130};
131
132/* from TRM */
133static const struct venc_config venc_config_pal_trm = {
134 .f_control = 0,
135 .vidout_ctrl = 1,
136 .sync_ctrl = 0x40,
137 .llen = 0x35F, /* 863 */
138 .flens = 0x270, /* 624 */
139 .hfltr_ctrl = 0,
140 .cc_carr_wss_carr = 0x2F7225ED,
141 .c_phase = 0,
142 .gain_u = 0x111,
143 .gain_v = 0x181,
144 .gain_y = 0x140,
145 .black_level = 0x3B,
146 .blank_level = 0x3B,
147 .x_color = 0x7,
148 .m_control = 0x2,
149 .bstamp_wss_data = 0x3F,
150 .s_carr = 0x2A098ACB,
151 .line21 = 0,
152 .ln_sel = 0x01290015,
153 .l21__wc_ctl = 0x0000F603,
154 .htrigger_vtrigger = 0,
155
156 .savid__eavid = 0x06A70108,
157 .flen__fal = 0x00180270,
158 .lal__phase_reset = 0x00040135,
159 .hs_int_start_stop_x = 0x00880358,
160 .hs_ext_start_stop_x = 0x000F035F,
161 .vs_int_start_x = 0x01A70000,
162 .vs_int_stop_x__vs_int_start_y = 0x000001A7,
163 .vs_int_stop_y__vs_ext_start_x = 0x01AF0000,
164 .vs_ext_stop_x__vs_ext_start_y = 0x000101AF,
165 .vs_ext_stop_y = 0x00000025,
166 .avid_start_stop_x = 0x03530083,
167 .avid_start_stop_y = 0x026C002E,
168 .fid_int_start_x__fid_int_start_y = 0x0001008A,
169 .fid_int_offset_y__fid_ext_start_x = 0x002E0138,
170 .fid_ext_start_y__fid_ext_offset_y = 0x01380001,
171
172 .tvdetgp_int_start_stop_x = 0x00140001,
173 .tvdetgp_int_start_stop_y = 0x00010001,
174 .gen_ctrl = 0x00FF0000,
175};
176
177/* from TRM */
178static const struct venc_config venc_config_ntsc_trm = {
179 .f_control = 0,
180 .vidout_ctrl = 1,
181 .sync_ctrl = 0x8040,
182 .llen = 0x359,
183 .flens = 0x20C,
184 .hfltr_ctrl = 0,
185 .cc_carr_wss_carr = 0x043F2631,
186 .c_phase = 0,
187 .gain_u = 0x102,
188 .gain_v = 0x16C,
189 .gain_y = 0x12F,
190 .black_level = 0x43,
191 .blank_level = 0x38,
192 .x_color = 0x7,
193 .m_control = 0x1,
194 .bstamp_wss_data = 0x38,
195 .s_carr = 0x21F07C1F,
196 .line21 = 0,
197 .ln_sel = 0x01310011,
198 .l21__wc_ctl = 0x0000F003,
199 .htrigger_vtrigger = 0,
200
201 .savid__eavid = 0x069300F4,
202 .flen__fal = 0x0016020C,
203 .lal__phase_reset = 0x00060107,
204 .hs_int_start_stop_x = 0x008E0350,
205 .hs_ext_start_stop_x = 0x000F0359,
206 .vs_int_start_x = 0x01A00000,
207 .vs_int_stop_x__vs_int_start_y = 0x020701A0,
208 .vs_int_stop_y__vs_ext_start_x = 0x01AC0024,
209 .vs_ext_stop_x__vs_ext_start_y = 0x020D01AC,
210 .vs_ext_stop_y = 0x00000006,
211 .avid_start_stop_x = 0x03480078,
212 .avid_start_stop_y = 0x02060024,
213 .fid_int_start_x__fid_int_start_y = 0x0001008A,
214 .fid_int_offset_y__fid_ext_start_x = 0x01AC0106,
215 .fid_ext_start_y__fid_ext_offset_y = 0x01060006,
216
217 .tvdetgp_int_start_stop_x = 0x00140001,
218 .tvdetgp_int_start_stop_y = 0x00010001,
219 .gen_ctrl = 0x00F90000,
220};
221
222static const struct venc_config venc_config_pal_bdghi = {
223 .f_control = 0,
224 .vidout_ctrl = 0,
225 .sync_ctrl = 0,
226 .hfltr_ctrl = 0,
227 .x_color = 0,
228 .line21 = 0,
229 .ln_sel = 21,
230 .htrigger_vtrigger = 0,
231 .tvdetgp_int_start_stop_x = 0x00140001,
232 .tvdetgp_int_start_stop_y = 0x00010001,
233 .gen_ctrl = 0x00FB0000,
234
235 .llen = 864-1,
236 .flens = 625-1,
237 .cc_carr_wss_carr = 0x2F7625ED,
238 .c_phase = 0xDF,
239 .gain_u = 0x111,
240 .gain_v = 0x181,
241 .gain_y = 0x140,
242 .black_level = 0x3e,
243 .blank_level = 0x3e,
244 .m_control = 0<<2 | 1<<1,
245 .bstamp_wss_data = 0x42,
246 .s_carr = 0x2a098acb,
247 .l21__wc_ctl = 0<<13 | 0x16<<8 | 0<<0,
248 .savid__eavid = 0x06A70108,
249 .flen__fal = 23<<16 | 624<<0,
250 .lal__phase_reset = 2<<17 | 310<<0,
251 .hs_int_start_stop_x = 0x00920358,
252 .hs_ext_start_stop_x = 0x000F035F,
253 .vs_int_start_x = 0x1a7<<16,
254 .vs_int_stop_x__vs_int_start_y = 0x000601A7,
255 .vs_int_stop_y__vs_ext_start_x = 0x01AF0036,
256 .vs_ext_stop_x__vs_ext_start_y = 0x27101af,
257 .vs_ext_stop_y = 0x05,
258 .avid_start_stop_x = 0x03530082,
259 .avid_start_stop_y = 0x0270002E,
260 .fid_int_start_x__fid_int_start_y = 0x0005008A,
261 .fid_int_offset_y__fid_ext_start_x = 0x002E0138,
262 .fid_ext_start_y__fid_ext_offset_y = 0x01380005,
263};
264
265const struct omap_video_timings omap_dss_pal_timings = {
266 .x_res = 720,
267 .y_res = 574,
268 .pixel_clock = 13500,
269 .hsw = 64,
270 .hfp = 12,
271 .hbp = 68,
272 .vsw = 5,
273 .vfp = 5,
274 .vbp = 41,
275};
276EXPORT_SYMBOL(omap_dss_pal_timings);
277
278const struct omap_video_timings omap_dss_ntsc_timings = {
279 .x_res = 720,
280 .y_res = 482,
281 .pixel_clock = 13500,
282 .hsw = 64,
283 .hfp = 16,
284 .hbp = 58,
285 .vsw = 6,
286 .vfp = 6,
287 .vbp = 31,
288};
289EXPORT_SYMBOL(omap_dss_ntsc_timings);
290
291static struct {
30ea50c9 292 struct platform_device *pdev;
b2886273
TV		 293 void __iomem *base;
294 struct mutex venc_lock;
295 u32 wss_data;
296 struct regulator *vdda_dac_reg;
297} venc;
298
299static inline void venc_write_reg(int idx, u32 val)
300{
301 __raw_writel(val, venc.base + idx);
302}
303
304static inline u32 venc_read_reg(int idx)
305{
306 u32 l = __raw_readl(venc.base + idx);
307 return l;
308}
309
30ea50c9
SG		 310static struct regulator *venc_get_vdda_dac(void)
311{
312 struct regulator *reg;
313
314 reg = regulator_get(&venc.pdev->dev, "vdda_dac");
315 if (!IS_ERR(reg))
316 venc.vdda_dac_reg = reg;
317
318 return reg;
319}
320
b2886273
TV		 321static void venc_write_config(const struct venc_config *config)
322{
323 DSSDBG("write venc conf\n");
324
325 venc_write_reg(VENC_LLEN, config->llen);
326 venc_write_reg(VENC_FLENS, config->flens);
327 venc_write_reg(VENC_CC_CARR_WSS_CARR, config->cc_carr_wss_carr);
328 venc_write_reg(VENC_C_PHASE, config->c_phase);
329 venc_write_reg(VENC_GAIN_U, config->gain_u);
330 venc_write_reg(VENC_GAIN_V, config->gain_v);
331 venc_write_reg(VENC_GAIN_Y, config->gain_y);
332 venc_write_reg(VENC_BLACK_LEVEL, config->black_level);
333 venc_write_reg(VENC_BLANK_LEVEL, config->blank_level);
334 venc_write_reg(VENC_M_CONTROL, config->m_control);
335 venc_write_reg(VENC_BSTAMP_WSS_DATA, config->bstamp_wss_data |
336 venc.wss_data);
337 venc_write_reg(VENC_S_CARR, config->s_carr);
338 venc_write_reg(VENC_L21__WC_CTL, config->l21__wc_ctl);
339 venc_write_reg(VENC_SAVID__EAVID, config->savid__eavid);
340 venc_write_reg(VENC_FLEN__FAL, config->flen__fal);
341 venc_write_reg(VENC_LAL__PHASE_RESET, config->lal__phase_reset);
342 venc_write_reg(VENC_HS_INT_START_STOP_X, config->hs_int_start_stop_x);
343 venc_write_reg(VENC_HS_EXT_START_STOP_X, config->hs_ext_start_stop_x);
344 venc_write_reg(VENC_VS_INT_START_X, config->vs_int_start_x);
345 venc_write_reg(VENC_VS_INT_STOP_X__VS_INT_START_Y,
346 config->vs_int_stop_x__vs_int_start_y);
347 venc_write_reg(VENC_VS_INT_STOP_Y__VS_EXT_START_X,
348 config->vs_int_stop_y__vs_ext_start_x);
349 venc_write_reg(VENC_VS_EXT_STOP_X__VS_EXT_START_Y,
350 config->vs_ext_stop_x__vs_ext_start_y);
351 venc_write_reg(VENC_VS_EXT_STOP_Y, config->vs_ext_stop_y);
352 venc_write_reg(VENC_AVID_START_STOP_X, config->avid_start_stop_x);
353 venc_write_reg(VENC_AVID_START_STOP_Y, config->avid_start_stop_y);
354 venc_write_reg(VENC_FID_INT_START_X__FID_INT_START_Y,
355 config->fid_int_start_x__fid_int_start_y);
356 venc_write_reg(VENC_FID_INT_OFFSET_Y__FID_EXT_START_X,
357 config->fid_int_offset_y__fid_ext_start_x);
358 venc_write_reg(VENC_FID_EXT_START_Y__FID_EXT_OFFSET_Y,
359 config->fid_ext_start_y__fid_ext_offset_y);
360
361 venc_write_reg(VENC_DAC_B__DAC_C, venc_read_reg(VENC_DAC_B__DAC_C));
362 venc_write_reg(VENC_VIDOUT_CTRL, config->vidout_ctrl);
363 venc_write_reg(VENC_HFLTR_CTRL, config->hfltr_ctrl);
364 venc_write_reg(VENC_X_COLOR, config->x_color);
365 venc_write_reg(VENC_LINE21, config->line21);
366 venc_write_reg(VENC_LN_SEL, config->ln_sel);
367 venc_write_reg(VENC_HTRIGGER_VTRIGGER, config->htrigger_vtrigger);
368 venc_write_reg(VENC_TVDETGP_INT_START_STOP_X,
369 config->tvdetgp_int_start_stop_x);
370 venc_write_reg(VENC_TVDETGP_INT_START_STOP_Y,
371 config->tvdetgp_int_start_stop_y);
372 venc_write_reg(VENC_GEN_CTRL, config->gen_ctrl);
373 venc_write_reg(VENC_F_CONTROL, config->f_control);
374 venc_write_reg(VENC_SYNC_CTRL, config->sync_ctrl);
375}
376
377static void venc_reset(void)
378{
379 int t = 1000;
380
381 venc_write_reg(VENC_F_CONTROL, 1<<8);
382 while (venc_read_reg(VENC_F_CONTROL) & (1<<8)) {
383 if (--t == 0) {
384 DSSERR("Failed to reset venc\n");
385 return;
386 }
387 }
388
389 /* the magical sleep that makes things work */
390 msleep(20);
391}
392
393static void venc_enable_clocks(int enable)
394{
395 if (enable)
396 dss_clk_enable(DSS_CLK_ICK | DSS_CLK_FCK1 | DSS_CLK_54M |
397 DSS_CLK_96M);
398 else
399 dss_clk_disable(DSS_CLK_ICK | DSS_CLK_FCK1 | DSS_CLK_54M |
400 DSS_CLK_96M);
401}
402
403static const struct venc_config *venc_timings_to_config(
404 struct omap_video_timings *timings)
405{
406 if (memcmp(&omap_dss_pal_timings, timings, sizeof(*timings)) == 0)
407 return &venc_config_pal_trm;
408
409 if (memcmp(&omap_dss_ntsc_timings, timings, sizeof(*timings)) == 0)
410 return &venc_config_ntsc_trm;
411
412 BUG();
413}
414
37ac60e4
TV		 415static void venc_power_on(struct omap_dss_device *dssdev)
416{
417 u32 l;
418
419 venc_enable_clocks(1);
420
421 venc_reset();
422 venc_write_config(venc_timings_to_config(&dssdev->panel.timings));
423
424 dss_set_venc_output(dssdev->phy.venc.type);
425 dss_set_dac_pwrdn_bgz(1);
426
427 l = 0;
428
429 if (dssdev->phy.venc.type == OMAP_DSS_VENC_TYPE_COMPOSITE)
430 l |= 1 << 1;
431 else /* S-Video */
432 l |= (1 << 0) | (1 << 2);
433
434 if (dssdev->phy.venc.invert_polarity == false)
435 l |= 1 << 3;
436
437 venc_write_reg(VENC_OUTPUT_CONTROL, l);
438
439 dispc_set_digit_size(dssdev->panel.timings.x_res,
440 dssdev->panel.timings.y_res/2);
441
442 regulator_enable(venc.vdda_dac_reg);
443
444 if (dssdev->platform_enable)
445 dssdev->platform_enable(dssdev);
446
447 dssdev->manager->enable(dssdev->manager);
448}
449
450static void venc_power_off(struct omap_dss_device *dssdev)
451{
452 venc_write_reg(VENC_OUTPUT_CONTROL, 0);
453 dss_set_dac_pwrdn_bgz(0);
454
455 dssdev->manager->disable(dssdev->manager);
456
457 if (dssdev->platform_disable)
458 dssdev->platform_disable(dssdev);
459
460 regulator_disable(venc.vdda_dac_reg);
461
462 venc_enable_clocks(0);
463}
464
b2886273
TV		 465
466
467
468
469/* driver */
470static int venc_panel_probe(struct omap_dss_device *dssdev)
471{
472 dssdev->panel.timings = omap_dss_pal_timings;
473
474 return 0;
475}
476
477static void venc_panel_remove(struct omap_dss_device *dssdev)
478{
479}
480
481static int venc_panel_enable(struct omap_dss_device *dssdev)
482{
483 int r = 0;
484
37ac60e4
TV		 485 DSSDBG("venc_enable_display\n");
486
487 mutex_lock(&venc.venc_lock);
488
489 if (dssdev->state != OMAP_DSS_DISPLAY_DISABLED) {
490 r = -EINVAL;
491 goto err1;
492 }
493
37ac60e4
TV		 494 venc_power_on(dssdev);
495
496 venc.wss_data = 0;
497
498 dssdev->state = OMAP_DSS_DISPLAY_ACTIVE;
499
b2886273
TV		 500 /* wait couple of vsyncs until enabling the LCD */
501 msleep(50);
502
37ac60e4
TV		 503err1:
504 mutex_unlock(&venc.venc_lock);
35bc42c5 505
b2886273
TV		 506 return r;
507}
508
509static void venc_panel_disable(struct omap_dss_device *dssdev)
510{
37ac60e4 511 DSSDBG("venc_disable_display\n");
b2886273 512
37ac60e4
TV		 513 mutex_lock(&venc.venc_lock);
514
515 if (dssdev->state == OMAP_DSS_DISPLAY_DISABLED)
516 goto end;
b2886273 517
37ac60e4
TV		 518 if (dssdev->state == OMAP_DSS_DISPLAY_SUSPENDED) {
519 /* suspended is the same as disabled with venc */
520 dssdev->state = OMAP_DSS_DISPLAY_DISABLED;
521 goto end;
522 }
523
524 venc_power_off(dssdev);
525
526 /* wait at least 5 vsyncs after disabling the LCD */
b2886273 527 msleep(100);
37ac60e4 528
37ac60e4
TV		 529 dssdev->state = OMAP_DSS_DISPLAY_DISABLED;
530end:
531 mutex_unlock(&venc.venc_lock);
b2886273
TV		 532}
533
534static int venc_panel_suspend(struct omap_dss_device *dssdev)
535{
536 venc_panel_disable(dssdev);
537 return 0;
538}
539
540static int venc_panel_resume(struct omap_dss_device *dssdev)
541{
542 return venc_panel_enable(dssdev);
543}
544
446f7bff
TV		 545static enum omap_dss_update_mode venc_get_update_mode(
546 struct omap_dss_device *dssdev)
547{
548 return OMAP_DSS_UPDATE_AUTO;
549}
550
551static int venc_set_update_mode(struct omap_dss_device *dssdev,
552 enum omap_dss_update_mode mode)
553{
554 if (mode != OMAP_DSS_UPDATE_AUTO)
555 return -EINVAL;
556 return 0;
557}
558
69b2048f
TV		 559static void venc_get_timings(struct omap_dss_device *dssdev,
560 struct omap_video_timings *timings)
561{
562 *timings = dssdev->panel.timings;
563}
564
565static void venc_set_timings(struct omap_dss_device *dssdev,
566 struct omap_video_timings *timings)
567{
568 DSSDBG("venc_set_timings\n");
569
570 /* Reset WSS data when the TV standard changes. */
571 if (memcmp(&dssdev->panel.timings, timings, sizeof(*timings)))
572 venc.wss_data = 0;
573
574 dssdev->panel.timings = *timings;
575 if (dssdev->state == OMAP_DSS_DISPLAY_ACTIVE) {
576 /* turn the venc off and on to get new timings to use */
577 venc_panel_disable(dssdev);
578 venc_panel_enable(dssdev);
579 }
580}
581
582static int venc_check_timings(struct omap_dss_device *dssdev,
583 struct omap_video_timings *timings)
584{
585 DSSDBG("venc_check_timings\n");
586
587 if (memcmp(&omap_dss_pal_timings, timings, sizeof(*timings)) == 0)
588 return 0;
589
590 if (memcmp(&omap_dss_ntsc_timings, timings, sizeof(*timings)) == 0)
591 return 0;
592
593 return -EINVAL;
594}
595
36511312
TV		 596static u32 venc_get_wss(struct omap_dss_device *dssdev)
597{
598 /* Invert due to VENC_L21_WC_CTL:INV=1 */
599 return (venc.wss_data >> 8) ^ 0xfffff;
600}
601
602static int venc_set_wss(struct omap_dss_device *dssdev, u32 wss)
603{
604 const struct venc_config *config;
605
606 DSSDBG("venc_set_wss\n");
607
608 mutex_lock(&venc.venc_lock);
609
610 config = venc_timings_to_config(&dssdev->panel.timings);
611
612 /* Invert due to VENC_L21_WC_CTL:INV=1 */
613 venc.wss_data = (wss ^ 0xfffff) << 8;
614
615 venc_enable_clocks(1);
616
617 venc_write_reg(VENC_BSTAMP_WSS_DATA, config->bstamp_wss_data |
618 venc.wss_data);
619
620 venc_enable_clocks(0);
621
622 mutex_unlock(&venc.venc_lock);
623
624 return 0;
625}
626
b2886273
TV		 627static struct omap_dss_driver venc_driver = {
628 .probe = venc_panel_probe,
629 .remove = venc_panel_remove,
630
631 .enable = venc_panel_enable,
632 .disable = venc_panel_disable,
633 .suspend = venc_panel_suspend,
634 .resume = venc_panel_resume,
635
96adcece 636 .get_resolution = omapdss_default_get_resolution,
a2699504 637 .get_recommended_bpp = omapdss_default_get_recommended_bpp,
96adcece 638
446f7bff
TV		 639 .set_update_mode = venc_set_update_mode,
640 .get_update_mode = venc_get_update_mode,
641
69b2048f
TV		 642 .get_timings = venc_get_timings,
643 .set_timings = venc_set_timings,
644 .check_timings = venc_check_timings,
645
36511312
TV		 646 .get_wss = venc_get_wss,
647 .set_wss = venc_set_wss,
648
b2886273
TV		 649 .driver = {
650 .name = "venc",
651 .owner = THIS_MODULE,
652 },
653};
654/* driver end */
655
b2886273
TV		 656int venc_init_display(struct omap_dss_device *dssdev)
657{
658 DSSDBG("init_display\n");
659
b2886273
TV		 660 return 0;
661}
662
663void venc_dump_regs(struct seq_file *s)
664{
665#define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, venc_read_reg(r))
666
667 venc_enable_clocks(1);
668
669 DUMPREG(VENC_F_CONTROL);
670 DUMPREG(VENC_VIDOUT_CTRL);
671 DUMPREG(VENC_SYNC_CTRL);
672 DUMPREG(VENC_LLEN);
673 DUMPREG(VENC_FLENS);
674 DUMPREG(VENC_HFLTR_CTRL);
675 DUMPREG(VENC_CC_CARR_WSS_CARR);
676 DUMPREG(VENC_C_PHASE);
677 DUMPREG(VENC_GAIN_U);
678 DUMPREG(VENC_GAIN_V);
679 DUMPREG(VENC_GAIN_Y);
680 DUMPREG(VENC_BLACK_LEVEL);
681 DUMPREG(VENC_BLANK_LEVEL);
682 DUMPREG(VENC_X_COLOR);
683 DUMPREG(VENC_M_CONTROL);
684 DUMPREG(VENC_BSTAMP_WSS_DATA);
685 DUMPREG(VENC_S_CARR);
686 DUMPREG(VENC_LINE21);
687 DUMPREG(VENC_LN_SEL);
688 DUMPREG(VENC_L21__WC_CTL);
689 DUMPREG(VENC_HTRIGGER_VTRIGGER);
690 DUMPREG(VENC_SAVID__EAVID);
691 DUMPREG(VENC_FLEN__FAL);
692 DUMPREG(VENC_LAL__PHASE_RESET);
693 DUMPREG(VENC_HS_INT_START_STOP_X);
694 DUMPREG(VENC_HS_EXT_START_STOP_X);
695 DUMPREG(VENC_VS_INT_START_X);
696 DUMPREG(VENC_VS_INT_STOP_X__VS_INT_START_Y);
697 DUMPREG(VENC_VS_INT_STOP_Y__VS_EXT_START_X);
698 DUMPREG(VENC_VS_EXT_STOP_X__VS_EXT_START_Y);
699 DUMPREG(VENC_VS_EXT_STOP_Y);
700 DUMPREG(VENC_AVID_START_STOP_X);
701 DUMPREG(VENC_AVID_START_STOP_Y);
702 DUMPREG(VENC_FID_INT_START_X__FID_INT_START_Y);
703 DUMPREG(VENC_FID_INT_OFFSET_Y__FID_EXT_START_X);
704 DUMPREG(VENC_FID_EXT_START_Y__FID_EXT_OFFSET_Y);
705 DUMPREG(VENC_TVDETGP_INT_START_STOP_X);
706 DUMPREG(VENC_TVDETGP_INT_START_STOP_Y);
707 DUMPREG(VENC_GEN_CTRL);
708 DUMPREG(VENC_OUTPUT_CONTROL);
709 DUMPREG(VENC_OUTPUT_TEST);
710
711 venc_enable_clocks(0);
712
713#undef DUMPREG
714}
30ea50c9
SG		 715
716/* VENC HW IP initialisation */
717static int omap_venchw_probe(struct platform_device *pdev)
718{
719 u8 rev_id;
720 venc.pdev = pdev;
721
722 mutex_init(&venc.venc_lock);
723
724 venc.wss_data = 0;
725
726 venc.base = ioremap(VENC_BASE, SZ_1K);
727 if (!venc.base) {
728 DSSERR("can't ioremap VENC\n");
729 return -ENOMEM;
730 }
731
732 venc.vdda_dac_reg = venc_get_vdda_dac();
733 if (IS_ERR(venc.vdda_dac_reg)) {
734 iounmap(venc.base);
735 DSSERR("can't get VDDA_DAC regulator\n");
736 return PTR_ERR(venc.vdda_dac_reg);
737 }
738
739 venc_enable_clocks(1);
740
741 rev_id = (u8)(venc_read_reg(VENC_REV_ID) & 0xff);
a06b62f8 742 dev_dbg(&pdev->dev, "OMAP VENC rev %d\n", rev_id);
30ea50c9
SG		 743
744 venc_enable_clocks(0);
745
746 return omap_dss_register_driver(&venc_driver);
747}
748
749static int omap_venchw_remove(struct platform_device *pdev)
750{
751 if (venc.vdda_dac_reg != NULL) {
752 regulator_put(venc.vdda_dac_reg);
753 venc.vdda_dac_reg = NULL;
754 }
755 omap_dss_unregister_driver(&venc_driver);
756
757 iounmap(venc.base);
758 return 0;
759}
760
761static struct platform_driver omap_venchw_driver = {
762 .probe = omap_venchw_probe,
763 .remove = omap_venchw_remove,
764 .driver = {
765 .name = "omapdss_venc",
766 .owner = THIS_MODULE,
767 },
768};
769
770int venc_init_platform_driver(void)
771{
772 return platform_driver_register(&omap_venchw_driver);
773}
774
775void venc_uninit_platform_driver(void)
776{
777 return platform_driver_unregister(&omap_venchw_driver);
778}
Linux kernel - Deliverables
This page took 0.830741 seconds and 5 git commands to generate.