irq: error missed ifndef CONFIG_HAVE_SPARSE_IRQ, v2
[deliverable/linux.git] / drivers / watchdog / booke_wdt.c
CommitLineData
a2f40ccd 1/*
a2f40ccd
KG
2 * Watchdog timer for PowerPC Book-E systems
3 *
4 * Author: Matthew McClintock
4c8d3d99 5 * Maintainer: Kumar Gala <galak@kernel.crashing.org>
a2f40ccd 6 *
f172ddc6 7 * Copyright 2005, 2008 Freescale Semiconductor Inc.
a2f40ccd
KG
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License as published by the
11 * Free Software Foundation; either version 2 of the License, or (at your
12 * option) any later version.
13 */
14
a2f40ccd
KG
15#include <linux/module.h>
16#include <linux/fs.h>
f172ddc6 17#include <linux/smp.h>
a2f40ccd
KG
18#include <linux/miscdevice.h>
19#include <linux/notifier.h>
20#include <linux/watchdog.h>
00e9c205 21#include <linux/uaccess.h>
a2f40ccd
KG
22
23#include <asm/reg_booke.h>
39cdc4bf 24#include <asm/system.h>
a2f40ccd 25
40ebbcbf 26/* If the kernel parameter wdt=1, the watchdog will be enabled at boot.
a2f40ccd
KG
27 * Also, the wdt_period sets the watchdog timer period timeout.
28 * For E500 cpus the wdt_period sets which bit changing from 0->1 will
29 * trigger a watchog timeout. This watchdog timeout will occur 3 times, the
30 * first time nothing will happen, the second time a watchdog exception will
31 * occur, and the final time the board will reset.
32 */
33
34#ifdef CONFIG_FSL_BOOKE
00e9c205 35#define WDT_PERIOD_DEFAULT 63 /* Ex. wdt_period=28 bus=333Mhz,reset=~40sec */
a2f40ccd 36#else
f31909c0 37#define WDT_PERIOD_DEFAULT 3 /* Refer to the PPC40x and PPC4xx manuals */
a2f40ccd
KG
38#endif /* for timing information */
39
f172ddc6 40u32 booke_wdt_enabled;
39cdc4bf 41u32 booke_wdt_period = WDT_PERIOD_DEFAULT;
a2f40ccd
KG
42
43#ifdef CONFIG_FSL_BOOKE
44#define WDTP(x) ((((63-x)&0x3)<<30)|(((63-x)&0x3c)<<15))
45#else
46#define WDTP(x) (TCR_WP(x))
47#endif
48
f172ddc6
CG
49static DEFINE_SPINLOCK(booke_wdt_lock);
50
51static void __booke_wdt_ping(void *data)
f31909c0
SR
52{
53 mtspr(SPRN_TSR, TSR_ENW|TSR_WIS);
54}
55
f172ddc6
CG
56static void booke_wdt_ping(void)
57{
f6f88e9b 58 on_each_cpu(__booke_wdt_ping, NULL, 0);
f172ddc6
CG
59}
60
61static void __booke_wdt_enable(void *data)
a2f40ccd
KG
62{
63 u32 val;
64
f31909c0 65 /* clear status before enabling watchdog */
f172ddc6 66 __booke_wdt_ping(NULL);
a2f40ccd 67 val = mfspr(SPRN_TCR);
39cdc4bf 68 val |= (TCR_WIE|TCR_WRC(WRC_CHIP)|WDTP(booke_wdt_period));
a2f40ccd
KG
69
70 mtspr(SPRN_TCR, val);
71}
72
f172ddc6 73static ssize_t booke_wdt_write(struct file *file, const char __user *buf,
a2f40ccd
KG
74 size_t count, loff_t *ppos)
75{
76 booke_wdt_ping();
77 return count;
78}
79
80static struct watchdog_info ident = {
f172ddc6
CG
81 .options = WDIOF_SETTIMEOUT | WDIOF_KEEPALIVEPING,
82 .identity = "PowerPC Book-E Watchdog",
a2f40ccd
KG
83};
84
00e9c205
AC
85static long booke_wdt_ioctl(struct file *file,
86 unsigned int cmd, unsigned long arg)
a2f40ccd
KG
87{
88 u32 tmp = 0;
538bacf8 89 u32 __user *p = (u32 __user *)arg;
a2f40ccd
KG
90
91 switch (cmd) {
92 case WDIOC_GETSUPPORT:
00e9c205 93 if (copy_to_user(arg, &ident, sizeof(struct watchdog_info)))
a2f40ccd
KG
94 return -EFAULT;
95 case WDIOC_GETSTATUS:
538bacf8 96 return put_user(ident.options, p);
a2f40ccd
KG
97 case WDIOC_GETBOOTSTATUS:
98 /* XXX: something is clearing TSR */
99 tmp = mfspr(SPRN_TSR) & TSR_WRS(3);
100 /* returns 1 if last reset was caused by the WDT */
101 return (tmp ? 1 : 0);
0c06090c
WVS
102 case WDIOC_SETOPTIONS:
103 if (get_user(tmp, p))
104 return -EINVAL;
105 if (tmp == WDIOS_ENABLECARD) {
106 booke_wdt_ping();
107 break;
108 } else
109 return -EINVAL;
110 return 0;
a2f40ccd
KG
111 case WDIOC_KEEPALIVE:
112 booke_wdt_ping();
113 return 0;
114 case WDIOC_SETTIMEOUT:
538bacf8 115 if (get_user(booke_wdt_period, p))
a2f40ccd 116 return -EFAULT;
00e9c205
AC
117 mtspr(SPRN_TCR, (mfspr(SPRN_TCR) & ~WDTP(0)) |
118 WDTP(booke_wdt_period));
a2f40ccd
KG
119 return 0;
120 case WDIOC_GETTIMEOUT:
538bacf8 121 return put_user(booke_wdt_period, p);
a2f40ccd 122 default:
795b89d2 123 return -ENOTTY;
a2f40ccd
KG
124 }
125
126 return 0;
127}
f172ddc6
CG
128
129static int booke_wdt_open(struct inode *inode, struct file *file)
a2f40ccd 130{
f172ddc6 131 spin_lock(&booke_wdt_lock);
39cdc4bf
KG
132 if (booke_wdt_enabled == 0) {
133 booke_wdt_enabled = 1;
f6f88e9b 134 on_each_cpu(__booke_wdt_enable, NULL, 0);
00e9c205
AC
135 printk(KERN_INFO
136 "PowerPC Book-E Watchdog Timer Enabled (wdt_period=%d)\n",
137 booke_wdt_period);
a2f40ccd 138 }
f172ddc6 139 spin_unlock(&booke_wdt_lock);
a2f40ccd 140
ec9505a7 141 return nonseekable_open(inode, file);
a2f40ccd
KG
142}
143
62322d25 144static const struct file_operations booke_wdt_fops = {
f172ddc6
CG
145 .owner = THIS_MODULE,
146 .llseek = no_llseek,
147 .write = booke_wdt_write,
00e9c205 148 .unlocked_ioctl = booke_wdt_ioctl,
f172ddc6 149 .open = booke_wdt_open,
a2f40ccd
KG
150};
151
152static struct miscdevice booke_wdt_miscdev = {
f172ddc6
CG
153 .minor = WATCHDOG_MINOR,
154 .name = "watchdog",
155 .fops = &booke_wdt_fops,
a2f40ccd
KG
156};
157
158static void __exit booke_wdt_exit(void)
159{
160 misc_deregister(&booke_wdt_miscdev);
161}
162
a2f40ccd
KG
163static int __init booke_wdt_init(void)
164{
165 int ret = 0;
166
f172ddc6 167 printk(KERN_INFO "PowerPC Book-E Watchdog Timer Loaded\n");
a78719c3 168 ident.firmware_version = cur_cpu_spec->pvr_value;
a2f40ccd
KG
169
170 ret = misc_register(&booke_wdt_miscdev);
171 if (ret) {
f172ddc6 172 printk(KERN_CRIT "Cannot register miscdev on minor=%d: %d\n",
a2f40ccd
KG
173 WATCHDOG_MINOR, ret);
174 return ret;
175 }
176
f172ddc6 177 spin_lock(&booke_wdt_lock);
39cdc4bf 178 if (booke_wdt_enabled == 1) {
00e9c205
AC
179 printk(KERN_INFO
180 "PowerPC Book-E Watchdog Timer Enabled (wdt_period=%d)\n",
181 booke_wdt_period);
f6f88e9b 182 on_each_cpu(__booke_wdt_enable, NULL, 0);
a2f40ccd 183 }
f172ddc6 184 spin_unlock(&booke_wdt_lock);
a2f40ccd
KG
185
186 return ret;
187}
188device_initcall(booke_wdt_init);
This page took 0.37659 seconds and 5 git commands to generate.