watchdog: hpwdt (8/12): implement WDIOC_GETTIMELEFT
[deliverable/linux.git] / drivers / watchdog / hpwdt.c
CommitLineData
7f4da474
TM
1/*
2 * HP WatchDog Driver
3 * based on
4 *
5 * SoftDog 0.05: A Software Watchdog Device
6 *
7 * (c) Copyright 2007 Hewlett-Packard Development Company, L.P.
8 * Thomas Mingarelli <thomas.mingarelli@hp.com>
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License
12 * version 2 as published by the Free Software Foundation
13 *
14 */
15
16#include <linux/device.h>
17#include <linux/fs.h>
18#include <linux/init.h>
7f4da474 19#include <linux/io.h>
a52e6d18 20#include <linux/bitops.h>
7f4da474
TM
21#include <linux/kernel.h>
22#include <linux/miscdevice.h>
7f4da474 23#include <linux/module.h>
7f4da474 24#include <linux/moduleparam.h>
7f4da474
TM
25#include <linux/pci.h>
26#include <linux/pci_ids.h>
7f4da474
TM
27#include <linux/types.h>
28#include <linux/uaccess.h>
29#include <linux/watchdog.h>
30#include <linux/dmi.h>
a52e6d18 31#include <linux/spinlock.h>
923410d0 32#include <linux/nmi.h>
33#include <linux/kdebug.h>
34#include <linux/notifier.h>
06026413 35#include <asm/cacheflush.h>
7f4da474 36
923410d0 37#define HPWDT_VERSION "1.1.1"
e802e32d 38#define SECS_TO_TICKS(secs) ((secs) * 1000 / 128)
6f681c2e 39#define TICKS_TO_SECS(ticks) ((ticks) * 128 / 1000)
40#define HPWDT_MAX_TIMER TICKS_TO_SECS(65535)
923410d0 41#define DEFAULT_MARGIN 30
42
43static unsigned int soft_margin = DEFAULT_MARGIN; /* in seconds */
44static unsigned int reload; /* the computed soft_margin */
45static int nowayout = WATCHDOG_NOWAYOUT;
46static char expect_release;
47static unsigned long hpwdt_is_open;
48
49static void __iomem *pci_mem_addr; /* the PCI-memory address */
50static unsigned long __iomem *hpwdt_timer_reg;
51static unsigned long __iomem *hpwdt_timer_con;
52
53static struct pci_device_id hpwdt_devices[] = {
36e3ff44 54 { PCI_DEVICE(PCI_VENDOR_ID_COMPAQ, 0xB203) }, /* iLO2 */
55 { PCI_DEVICE(PCI_VENDOR_ID_HP, 0x3306) }, /* iLO3 */
923410d0 56 {0}, /* terminate list */
57};
58MODULE_DEVICE_TABLE(pci, hpwdt_devices);
59
7f4da474
TM
60#define PCI_BIOS32_SD_VALUE 0x5F32335F /* "_32_" */
61#define CRU_BIOS_SIGNATURE_VALUE 0x55524324
62#define PCI_BIOS32_PARAGRAPH_LEN 16
63#define PCI_ROM_BASE1 0x000F0000
64#define ROM_SIZE 0x10000
65
66struct bios32_service_dir {
67 u32 signature;
68 u32 entry_point;
69 u8 revision;
70 u8 length;
71 u8 checksum;
72 u8 reserved[5];
73};
74
7f4da474
TM
75/* type 212 */
76struct smbios_cru64_info {
77 u8 type;
78 u8 byte_length;
79 u16 handle;
80 u32 signature;
81 u64 physical_address;
82 u32 double_length;
83 u32 double_offset;
84};
85#define SMBIOS_CRU64_INFORMATION 212
86
87struct cmn_registers {
88 union {
89 struct {
90 u8 ral;
91 u8 rah;
92 u16 rea2;
93 };
94 u32 reax;
95 } u1;
96 union {
97 struct {
98 u8 rbl;
99 u8 rbh;
100 u8 reb2l;
101 u8 reb2h;
102 };
103 u32 rebx;
104 } u2;
105 union {
106 struct {
107 u8 rcl;
108 u8 rch;
109 u16 rec2;
110 };
111 u32 recx;
112 } u3;
113 union {
114 struct {
115 u8 rdl;
116 u8 rdh;
117 u16 red2;
118 };
119 u32 redx;
120 } u4;
121
122 u32 resi;
123 u32 redi;
124 u16 rds;
125 u16 res;
126 u32 reflags;
127} __attribute__((packed));
128
44df7535 129static unsigned int hpwdt_nmi_sourcing;
923410d0 130static unsigned int allow_kdump;
44df7535 131static unsigned int priority; /* hpwdt at end of die_notify list */
7f4da474 132static DEFINE_SPINLOCK(rom_lock);
7f4da474 133static void *cru_rom_addr;
7f4da474
TM
134static struct cmn_registers cmn_regs;
135
143a2e54
WVS
136extern asmlinkage void asminline_call(struct cmn_registers *pi86Regs,
137 unsigned long *pRomEntry);
1f6ef234 138
6b7f3d53 139#ifdef CONFIG_X86_32
7f4da474
TM
140/* --32 Bit Bios------------------------------------------------------------ */
141
142#define HPWDT_ARCH 32
143
1f6ef234
LT
144asm(".text \n\t"
145 ".align 4 \n"
146 "asminline_call: \n\t"
147 "pushl %ebp \n\t"
148 "movl %esp, %ebp \n\t"
149 "pusha \n\t"
150 "pushf \n\t"
151 "push %es \n\t"
152 "push %ds \n\t"
153 "pop %es \n\t"
154 "movl 8(%ebp),%eax \n\t"
155 "movl 4(%eax),%ebx \n\t"
156 "movl 8(%eax),%ecx \n\t"
157 "movl 12(%eax),%edx \n\t"
158 "movl 16(%eax),%esi \n\t"
159 "movl 20(%eax),%edi \n\t"
160 "movl (%eax),%eax \n\t"
161 "push %cs \n\t"
162 "call *12(%ebp) \n\t"
163 "pushf \n\t"
164 "pushl %eax \n\t"
165 "movl 8(%ebp),%eax \n\t"
166 "movl %ebx,4(%eax) \n\t"
167 "movl %ecx,8(%eax) \n\t"
168 "movl %edx,12(%eax) \n\t"
169 "movl %esi,16(%eax) \n\t"
170 "movl %edi,20(%eax) \n\t"
171 "movw %ds,24(%eax) \n\t"
172 "movw %es,26(%eax) \n\t"
173 "popl %ebx \n\t"
174 "movl %ebx,(%eax) \n\t"
175 "popl %ebx \n\t"
176 "movl %ebx,28(%eax) \n\t"
177 "pop %es \n\t"
178 "popf \n\t"
179 "popa \n\t"
180 "leave \n\t"
181 "ret \n\t"
182 ".previous");
183
7f4da474
TM
184
185/*
186 * cru_detect
187 *
188 * Routine Description:
189 * This function uses the 32-bit BIOS Service Directory record to
190 * search for a $CRU record.
191 *
192 * Return Value:
193 * 0 : SUCCESS
194 * <0 : FAILURE
195 */
196static int __devinit cru_detect(unsigned long map_entry,
197 unsigned long map_offset)
198{
199 void *bios32_map;
200 unsigned long *bios32_entrypoint;
201 unsigned long cru_physical_address;
202 unsigned long cru_length;
203 unsigned long physical_bios_base = 0;
204 unsigned long physical_bios_offset = 0;
205 int retval = -ENODEV;
206
207 bios32_map = ioremap(map_entry, (2 * PAGE_SIZE));
208
209 if (bios32_map == NULL)
210 return -ENODEV;
211
212 bios32_entrypoint = bios32_map + map_offset;
213
214 cmn_regs.u1.reax = CRU_BIOS_SIGNATURE_VALUE;
215
216 asminline_call(&cmn_regs, bios32_entrypoint);
217
218 if (cmn_regs.u1.ral != 0) {
219 printk(KERN_WARNING
ab4ba3cd
TM
220 "hpwdt: Call succeeded but with an error: 0x%x\n",
221 cmn_regs.u1.ral);
7f4da474
TM
222 } else {
223 physical_bios_base = cmn_regs.u2.rebx;
224 physical_bios_offset = cmn_regs.u4.redx;
225 cru_length = cmn_regs.u3.recx;
226 cru_physical_address =
ab4ba3cd 227 physical_bios_base + physical_bios_offset;
7f4da474
TM
228
229 /* If the values look OK, then map it in. */
230 if ((physical_bios_base + physical_bios_offset)) {
231 cru_rom_addr =
ab4ba3cd 232 ioremap(cru_physical_address, cru_length);
7f4da474
TM
233 if (cru_rom_addr)
234 retval = 0;
235 }
236
237 printk(KERN_DEBUG "hpwdt: CRU Base Address: 0x%lx\n",
238 physical_bios_base);
239 printk(KERN_DEBUG "hpwdt: CRU Offset Address: 0x%lx\n",
240 physical_bios_offset);
241 printk(KERN_DEBUG "hpwdt: CRU Length: 0x%lx\n",
242 cru_length);
adb23631
KV
243 printk(KERN_DEBUG "hpwdt: CRU Mapped Address: %p\n",
244 &cru_rom_addr);
7f4da474
TM
245 }
246 iounmap(bios32_map);
247 return retval;
248}
249
30ec910e
RD
250/*
251 * bios_checksum
252 */
253static int __devinit bios_checksum(const char __iomem *ptr, int len)
254{
255 char sum = 0;
256 int i;
257
258 /*
259 * calculate checksum of size bytes. This should add up
260 * to zero if we have a valid header.
261 */
262 for (i = 0; i < len; i++)
263 sum += ptr[i];
264
265 return ((sum == 0) && (len > 0));
266}
267
7f4da474
TM
268/*
269 * bios32_present
270 *
271 * Routine Description:
272 * This function finds the 32-bit BIOS Service Directory
273 *
274 * Return Value:
275 * 0 : SUCCESS
276 * <0 : FAILURE
277 */
278static int __devinit bios32_present(const char __iomem *p)
279{
280 struct bios32_service_dir *bios_32_ptr;
281 int length;
282 unsigned long map_entry, map_offset;
283
284 bios_32_ptr = (struct bios32_service_dir *) p;
285
286 /*
287 * Search for signature by checking equal to the swizzled value
288 * instead of calling another routine to perform a strcmp.
289 */
290 if (bios_32_ptr->signature == PCI_BIOS32_SD_VALUE) {
291 length = bios_32_ptr->length * PCI_BIOS32_PARAGRAPH_LEN;
292 if (bios_checksum(p, length)) {
293 /*
294 * According to the spec, we're looking for the
295 * first 4KB-aligned address below the entrypoint
296 * listed in the header. The Service Directory code
297 * is guaranteed to occupy no more than 2 4KB pages.
298 */
299 map_entry = bios_32_ptr->entry_point & ~(PAGE_SIZE - 1);
300 map_offset = bios_32_ptr->entry_point - map_entry;
301
302 return cru_detect(map_entry, map_offset);
303 }
304 }
305 return -ENODEV;
306}
307
308static int __devinit detect_cru_service(void)
309{
310 char __iomem *p, *q;
311 int rc = -1;
312
313 /*
314 * Search from 0x0f0000 through 0x0fffff, inclusive.
315 */
316 p = ioremap(PCI_ROM_BASE1, ROM_SIZE);
317 if (p == NULL)
318 return -ENOMEM;
319
320 for (q = p; q < p + ROM_SIZE; q += 16) {
321 rc = bios32_present(q);
322 if (!rc)
323 break;
324 }
325 iounmap(p);
326 return rc;
327}
6b7f3d53 328/* ------------------------------------------------------------------------- */
329#endif /* CONFIG_X86_32 */
330#ifdef CONFIG_X86_64
7f4da474
TM
331/* --64 Bit Bios------------------------------------------------------------ */
332
333#define HPWDT_ARCH 64
334
1f6ef234
LT
335asm(".text \n\t"
336 ".align 4 \n"
337 "asminline_call: \n\t"
338 "pushq %rbp \n\t"
339 "movq %rsp, %rbp \n\t"
340 "pushq %rax \n\t"
341 "pushq %rbx \n\t"
342 "pushq %rdx \n\t"
343 "pushq %r12 \n\t"
344 "pushq %r9 \n\t"
345 "movq %rsi, %r12 \n\t"
346 "movq %rdi, %r9 \n\t"
347 "movl 4(%r9),%ebx \n\t"
348 "movl 8(%r9),%ecx \n\t"
349 "movl 12(%r9),%edx \n\t"
350 "movl 16(%r9),%esi \n\t"
351 "movl 20(%r9),%edi \n\t"
352 "movl (%r9),%eax \n\t"
353 "call *%r12 \n\t"
354 "pushfq \n\t"
355 "popq %r12 \n\t"
1f6ef234
LT
356 "movl %eax, (%r9) \n\t"
357 "movl %ebx, 4(%r9) \n\t"
358 "movl %ecx, 8(%r9) \n\t"
359 "movl %edx, 12(%r9) \n\t"
360 "movl %esi, 16(%r9) \n\t"
361 "movl %edi, 20(%r9) \n\t"
362 "movq %r12, %rax \n\t"
363 "movl %eax, 28(%r9) \n\t"
364 "popq %r9 \n\t"
365 "popq %r12 \n\t"
366 "popq %rdx \n\t"
367 "popq %rbx \n\t"
368 "popq %rax \n\t"
369 "leave \n\t"
370 "ret \n\t"
371 ".previous");
7f4da474
TM
372
373/*
374 * dmi_find_cru
375 *
376 * Routine Description:
30ec910e 377 * This function checks whether or not a SMBIOS/DMI record is
7f4da474 378 * the 64bit CRU info or not
7f4da474 379 */
e7a19c56 380static void __devinit dmi_find_cru(const struct dmi_header *dm, void *dummy)
7f4da474
TM
381{
382 struct smbios_cru64_info *smbios_cru64_ptr;
383 unsigned long cru_physical_address;
384
385 if (dm->type == SMBIOS_CRU64_INFORMATION) {
386 smbios_cru64_ptr = (struct smbios_cru64_info *) dm;
387 if (smbios_cru64_ptr->signature == CRU_BIOS_SIGNATURE_VALUE) {
388 cru_physical_address =
ab4ba3cd
TM
389 smbios_cru64_ptr->physical_address +
390 smbios_cru64_ptr->double_offset;
7f4da474 391 cru_rom_addr = ioremap(cru_physical_address,
ab4ba3cd 392 smbios_cru64_ptr->double_length);
06026413
BW
393 set_memory_x((unsigned long)cru_rom_addr & PAGE_MASK,
394 smbios_cru64_ptr->double_length >> PAGE_SHIFT);
7f4da474
TM
395 }
396 }
397}
398
7f4da474
TM
399static int __devinit detect_cru_service(void)
400{
401 cru_rom_addr = NULL;
402
e7a19c56 403 dmi_walk(dmi_find_cru, NULL);
7f4da474
TM
404
405 /* if cru_rom_addr has been set then we found a CRU service */
ab4ba3cd 406 return ((cru_rom_addr != NULL) ? 0 : -ENODEV);
7f4da474 407}
7f4da474 408/* ------------------------------------------------------------------------- */
6b7f3d53 409#endif /* CONFIG_X86_64 */
7f4da474 410
7f4da474
TM
411/*
412 * Watchdog operations
413 */
414static void hpwdt_start(void)
415{
e802e32d 416 reload = SECS_TO_TICKS(soft_margin);
7f4da474
TM
417 iowrite16(reload, hpwdt_timer_reg);
418 iowrite16(0x85, hpwdt_timer_con);
419}
420
421static void hpwdt_stop(void)
422{
423 unsigned long data;
424
425 data = ioread16(hpwdt_timer_con);
426 data &= 0xFE;
427 iowrite16(data, hpwdt_timer_con);
428}
429
430static void hpwdt_ping(void)
431{
432 iowrite16(reload, hpwdt_timer_reg);
433}
434
435static int hpwdt_change_timer(int new_margin)
436{
6f681c2e 437 if (new_margin < 1 || new_margin > HPWDT_MAX_TIMER) {
7f4da474
TM
438 printk(KERN_WARNING
439 "hpwdt: New value passed in is invalid: %d seconds.\n",
440 new_margin);
441 return -EINVAL;
442 }
443
444 soft_margin = new_margin;
445 printk(KERN_DEBUG
446 "hpwdt: New timer passed in is %d seconds.\n",
447 new_margin);
e802e32d 448 reload = SECS_TO_TICKS(soft_margin);
7f4da474
TM
449
450 return 0;
451}
452
aae67f36 453static int hpwdt_time_left(void)
454{
455 return TICKS_TO_SECS(ioread16(hpwdt_timer_reg));
456}
457
ab4ba3cd
TM
458/*
459 * NMI Handler
460 */
461static int hpwdt_pretimeout(struct notifier_block *nb, unsigned long ulReason,
462 void *data)
463{
464 unsigned long rom_pl;
465 static int die_nmi_called;
466
467 if (ulReason != DIE_NMI && ulReason != DIE_NMI_IPI)
468 return NOTIFY_OK;
469
47bece87
TM
470 if (hpwdt_nmi_sourcing) {
471 spin_lock_irqsave(&rom_lock, rom_pl);
472 if (!die_nmi_called)
473 asminline_call(&cmn_regs, cru_rom_addr);
474 die_nmi_called = 1;
475 spin_unlock_irqrestore(&rom_lock, rom_pl);
476 if (cmn_regs.u1.ral == 0) {
477 printk(KERN_WARNING "hpwdt: An NMI occurred, "
478 "but unable to determine source.\n");
479 } else {
480 if (allow_kdump)
481 hpwdt_stop();
482 panic("An NMI occurred, please see the Integrated "
483 "Management Log for details.\n");
484 }
ab4ba3cd 485 }
290172e7 486 return NOTIFY_OK;
ab4ba3cd
TM
487}
488
7f4da474
TM
489/*
490 * /dev/watchdog handling
491 */
492static int hpwdt_open(struct inode *inode, struct file *file)
493{
494 /* /dev/watchdog can only be opened once */
495 if (test_and_set_bit(0, &hpwdt_is_open))
496 return -EBUSY;
497
498 /* Start the watchdog */
499 hpwdt_start();
500 hpwdt_ping();
501
502 return nonseekable_open(inode, file);
503}
504
505static int hpwdt_release(struct inode *inode, struct file *file)
506{
507 /* Stop the watchdog */
508 if (expect_release == 42) {
509 hpwdt_stop();
510 } else {
511 printk(KERN_CRIT
512 "hpwdt: Unexpected close, not stopping watchdog!\n");
513 hpwdt_ping();
514 }
515
516 expect_release = 0;
517
518 /* /dev/watchdog is being closed, make sure it can be re-opened */
519 clear_bit(0, &hpwdt_is_open);
520
521 return 0;
522}
523
524static ssize_t hpwdt_write(struct file *file, const char __user *data,
525 size_t len, loff_t *ppos)
526{
527 /* See if we got the magic character 'V' and reload the timer */
528 if (len) {
529 if (!nowayout) {
530 size_t i;
531
532 /* note: just in case someone wrote the magic character
533 * five months ago... */
534 expect_release = 0;
535
536 /* scan to see whether or not we got the magic char. */
537 for (i = 0; i != len; i++) {
538 char c;
7944d3a5 539 if (get_user(c, data + i))
7f4da474
TM
540 return -EFAULT;
541 if (c == 'V')
542 expect_release = 42;
543 }
544 }
545
546 /* someone wrote to us, we should reload the timer */
547 hpwdt_ping();
548 }
549
550 return len;
551}
552
42747d71 553static const struct watchdog_info ident = {
7f4da474
TM
554 .options = WDIOF_SETTIMEOUT |
555 WDIOF_KEEPALIVEPING |
556 WDIOF_MAGICCLOSE,
36e3ff44 557 .identity = "HP iLO2+ HW Watchdog Timer",
7f4da474
TM
558};
559
560static long hpwdt_ioctl(struct file *file, unsigned int cmd,
561 unsigned long arg)
562{
563 void __user *argp = (void __user *)arg;
564 int __user *p = argp;
565 int new_margin;
566 int ret = -ENOTTY;
567
568 switch (cmd) {
569 case WDIOC_GETSUPPORT:
570 ret = 0;
571 if (copy_to_user(argp, &ident, sizeof(ident)))
572 ret = -EFAULT;
573 break;
574
575 case WDIOC_GETSTATUS:
576 case WDIOC_GETBOOTSTATUS:
577 ret = put_user(0, p);
578 break;
579
580 case WDIOC_KEEPALIVE:
581 hpwdt_ping();
582 ret = 0;
583 break;
584
585 case WDIOC_SETTIMEOUT:
586 ret = get_user(new_margin, p);
587 if (ret)
588 break;
589
590 ret = hpwdt_change_timer(new_margin);
591 if (ret)
592 break;
593
594 hpwdt_ping();
595 /* Fall */
596 case WDIOC_GETTIMEOUT:
597 ret = put_user(soft_margin, p);
598 break;
aae67f36 599
600 case WDIOC_GETTIMELEFT:
601 ret = put_user(hpwdt_time_left(), p);
602 break;
7f4da474
TM
603 }
604 return ret;
605}
606
607/*
608 * Kernel interfaces
609 */
d5c26a59 610static const struct file_operations hpwdt_fops = {
7f4da474
TM
611 .owner = THIS_MODULE,
612 .llseek = no_llseek,
613 .write = hpwdt_write,
614 .unlocked_ioctl = hpwdt_ioctl,
615 .open = hpwdt_open,
616 .release = hpwdt_release,
617};
618
619static struct miscdevice hpwdt_miscdev = {
620 .minor = WATCHDOG_MINOR,
621 .name = "watchdog",
622 .fops = &hpwdt_fops,
623};
624
625static struct notifier_block die_notifier = {
626 .notifier_call = hpwdt_pretimeout,
44df7535 627 .priority = 0,
7f4da474
TM
628};
629
630/*
631 * Init & Exit
632 */
633
47bece87
TM
634#ifdef ARCH_HAS_NMI_WATCHDOG
635static void __devinit hpwdt_check_nmi_sourcing(struct pci_dev *dev)
636{
637 /*
638 * If nmi_watchdog is turned off then we can turn on
639 * our nmi sourcing capability.
640 */
641 if (!nmi_watchdog_active())
642 hpwdt_nmi_sourcing = 1;
643 else
644 dev_warn(&dev->dev, "NMI sourcing is disabled. To enable this "
44df7535
TM
645 "functionality you must reboot with nmi_watchdog=0 "
646 "and load the hpwdt driver with priority=1.\n");
47bece87
TM
647}
648#else
649static void __devinit hpwdt_check_nmi_sourcing(struct pci_dev *dev)
650{
651 dev_warn(&dev->dev, "NMI sourcing is disabled. "
652 "Your kernel does not support a NMI Watchdog.\n");
653}
654#endif
655
7f4da474 656static int __devinit hpwdt_init_one(struct pci_dev *dev,
ab4ba3cd 657 const struct pci_device_id *ent)
7f4da474
TM
658{
659 int retval;
660
47bece87
TM
661 /*
662 * Check if we can do NMI sourcing or not
663 */
664 hpwdt_check_nmi_sourcing(dev);
665
7f4da474 666 /*
36e3ff44 667 * First let's find out if we are on an iLO2+ server. We will
7f4da474 668 * not run on a legacy ASM box.
ab4ba3cd 669 * So we only support the G5 ProLiant servers and higher.
7f4da474
TM
670 */
671 if (dev->subsystem_vendor != PCI_VENDOR_ID_HP) {
672 dev_warn(&dev->dev,
36e3ff44 673 "This server does not have an iLO2+ ASIC.\n");
7f4da474
TM
674 return -ENODEV;
675 }
676
677 if (pci_enable_device(dev)) {
678 dev_warn(&dev->dev,
679 "Not possible to enable PCI Device: 0x%x:0x%x.\n",
680 ent->vendor, ent->device);
681 return -ENODEV;
682 }
683
684 pci_mem_addr = pci_iomap(dev, 1, 0x80);
685 if (!pci_mem_addr) {
686 dev_warn(&dev->dev,
36e3ff44 687 "Unable to detect the iLO2+ server memory.\n");
7f4da474
TM
688 retval = -ENOMEM;
689 goto error_pci_iomap;
690 }
691 hpwdt_timer_reg = pci_mem_addr + 0x70;
692 hpwdt_timer_con = pci_mem_addr + 0x72;
693
694 /* Make sure that we have a valid soft_margin */
695 if (hpwdt_change_timer(soft_margin))
696 hpwdt_change_timer(DEFAULT_MARGIN);
697
698 /*
699 * We need to map the ROM to get the CRU service.
700 * For 32 bit Operating Systems we need to go through the 32 Bit
701 * BIOS Service Directory
702 * For 64 bit Operating Systems we get that service through SMBIOS.
703 */
704 retval = detect_cru_service();
705 if (retval < 0) {
706 dev_warn(&dev->dev,
ab4ba3cd 707 "Unable to detect the %d Bit CRU Service.\n",
7f4da474
TM
708 HPWDT_ARCH);
709 goto error_get_cru;
710 }
711
712 /*
713 * We know this is the only CRU call we need to make so lets keep as
714 * few instructions as possible once the NMI comes in.
715 */
716 cmn_regs.u1.rah = 0x0D;
717 cmn_regs.u1.ral = 0x02;
718
44df7535
TM
719 /*
720 * If the priority is set to 1, then we will be put first on the
721 * die notify list to handle a critical NMI. The default is to
722 * be last so other users of the NMI signal can function.
723 */
724 if (priority)
725 die_notifier.priority = 0x7FFFFFFF;
726
7f4da474
TM
727 retval = register_die_notifier(&die_notifier);
728 if (retval != 0) {
729 dev_warn(&dev->dev,
ab4ba3cd 730 "Unable to register a die notifier (err=%d).\n",
7f4da474
TM
731 retval);
732 goto error_die_notifier;
733 }
734
735 retval = misc_register(&hpwdt_miscdev);
736 if (retval < 0) {
737 dev_warn(&dev->dev,
738 "Unable to register miscdev on minor=%d (err=%d).\n",
739 WATCHDOG_MINOR, retval);
740 goto error_misc_register;
741 }
742
743 printk(KERN_INFO
d8100c3a 744 "hp Watchdog Timer Driver: %s"
ab4ba3cd 745 ", timer margin: %d seconds (nowayout=%d)"
44df7535
TM
746 ", allow kernel dump: %s (default = 0/OFF)"
747 ", priority: %s (default = 0/LAST).\n",
d8100c3a 748 HPWDT_VERSION, soft_margin, nowayout,
44df7535
TM
749 (allow_kdump == 0) ? "OFF" : "ON",
750 (priority == 0) ? "LAST" : "FIRST");
7f4da474
TM
751
752 return 0;
753
754error_misc_register:
755 unregister_die_notifier(&die_notifier);
756error_die_notifier:
757 if (cru_rom_addr)
758 iounmap(cru_rom_addr);
759error_get_cru:
760 pci_iounmap(dev, pci_mem_addr);
761error_pci_iomap:
762 pci_disable_device(dev);
763 return retval;
764}
765
766static void __devexit hpwdt_exit(struct pci_dev *dev)
767{
768 if (!nowayout)
769 hpwdt_stop();
770
771 misc_deregister(&hpwdt_miscdev);
772 unregister_die_notifier(&die_notifier);
773
774 if (cru_rom_addr)
775 iounmap(cru_rom_addr);
776 pci_iounmap(dev, pci_mem_addr);
777 pci_disable_device(dev);
778}
779
780static struct pci_driver hpwdt_driver = {
781 .name = "hpwdt",
782 .id_table = hpwdt_devices,
783 .probe = hpwdt_init_one,
784 .remove = __devexit_p(hpwdt_exit),
785};
786
787static void __exit hpwdt_cleanup(void)
788{
789 pci_unregister_driver(&hpwdt_driver);
790}
791
792static int __init hpwdt_init(void)
793{
794 return pci_register_driver(&hpwdt_driver);
795}
796
797MODULE_AUTHOR("Tom Mingarelli");
798MODULE_DESCRIPTION("hp watchdog driver");
799MODULE_LICENSE("GPL");
d8100c3a 800MODULE_VERSION(HPWDT_VERSION);
7f4da474
TM
801MODULE_ALIAS_MISCDEV(WATCHDOG_MINOR);
802
803module_param(soft_margin, int, 0);
804MODULE_PARM_DESC(soft_margin, "Watchdog timeout in seconds");
805
806module_param(nowayout, int, 0);
807MODULE_PARM_DESC(nowayout, "Watchdog cannot be stopped once started (default="
808 __MODULE_STRING(WATCHDOG_NOWAYOUT) ")");
809
550d299e 810module_param(allow_kdump, int, 0);
811MODULE_PARM_DESC(allow_kdump, "Start a kernel dump after NMI occurs");
812
44df7535
TM
813module_param(priority, int, 0);
814MODULE_PARM_DESC(priority, "The hpwdt driver handles NMIs first or last"
815 " (default = 0/Last)\n");
816
7f4da474
TM
817module_init(hpwdt_init);
818module_exit(hpwdt_cleanup);
This page took 0.267886 seconds and 5 git commands to generate.