daily update
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
14aa5a8b
NC
12011-03-02 Nick Clifton <nickc@redhat.com>
2
3 * ecoff.c: Incldue filenames.h
4
8b6efd89
KT
52011-02-28 Kai Tietz <kai.tietz@onevision.com>
6
7 * depend.c (register_dependency): Use filename_(n)cmp.
8 * dwarf2dbg.c (get_filenum): Likewise.
9 * ecoff.c (add_file): Likewise.
10 (ecoff_generate_asm_lineno): Likewise.
11 * input-scrub.c (new_logical_line_flags): Likewise.
12 * listing.c (file_info): Likewise.
13 (listing_newline): Likewise.
14 * remap.c (remap_debug_filename): Likewise.
15 * stabs.c (generate_asm_file): Likewise.
16 (stabs_generate_asm_lineno): Likewise.
17
d455268f
MR
182011-02-28 Maciej W. Rozycki <macro@codesourcery.com>
19
20 * config/tc-mips.c (append_insn): Disable branch relaxation for
21 DSP instructions.
22
3eebd5eb
MR
232011-02-28 Maciej W. Rozycki <macro@codesourcery.com>
24
25 * config/tc-mips.c (macro): Handle M_PREF_AB.
26
66b3e8da
MR
272011-02-28 Maciej W. Rozycki <macro@codesourcery.com>
28
29 * config/tc-mips.c (RELAX_BRANCH_ENCODE): Encode the temporary
30 register to use.
31 (RELAX_BRANCH_UNCOND): Adjust accordingly.
32 (RELAX_BRANCH_LIKELY): Likewise.
33 (RELAX_BRANCH_LINK): Likewise.
34 (RELAX_BRANCH_TOOFAR): Likewise.
35 (RELAX_BRANCH_AT): New macro.
36 (append_insn): Encode the temporary register to use in standard
37 MIPS branch relaxation.
38 (relaxed_branch_length): Update according to changes to
39 RELAX_BRANCH_ENCODE.
40 (md_convert_frag): Use the encoded register as the temporary.
41
ce70d90a
MR
422011-02-28 Maciej W. Rozycki <macro@codesourcery.com>
43
44 * config/tc-mips.c (mips_fix_adjustable): On REL targets also
45 reject PC-relative relocations.
46
5c4f07ba
MR
472011-02-28 Maciej W. Rozycki <macro@codesourcery.com>
48
49 * config/tc-mips.c (md_convert_frag): Correct message
50 capitalization.
51
5a0ade8b
AM
522011-02-28 Alan Modra <amodra@gmail.com>
53
54 * symbols.c (report_op_error): Remove unnecessary forward declaration.
55 Add "op" parameter. Report operator and operand segments in error
56 message, not operand symbols.
57 (resolve_symbol_value): Always set segment for equated symbols, not
58 just when finalizing. Adjust report_op_error calls.
59
f2d8a97c
L
602011-02-25 H.J. Lu <hongjiu.lu@intel.com>
61
7f648587
L
62 * config/tc-i386.c (reloc): Don't sign-check 4-byte relocations
63 if 64bit relocations aren't allowed.
f2d8a97c 64
e1e90034
AM
652011-02-25 Alan Modra <amodra@gmail.com>
66
67 PR gas/12519
68 * config/obj-elf.c (elf_frob_symbol): Properly handle size expression.
69
dfa58db1
MR
702011-02-21 Maciej W. Rozycki <macro@codesourcery.com>
71
72 * config/tc-mips.c (mips_ip) <'o'>: Remove duplicate
73 initialization of offset_reloc.
74
d58a1929
RH
752011-02-15 Richard Henderson <rth@redhat.com>
76
77 * dw2gencfi.c (dot_cfi_dummy): New.
78 (cfi_pseudo_table) [!TARGET_USE_CFIPOP]: New.
79 * read.c (pobegin): Unconditionally call cfi_pop_insert.
80
822ce8ee
RW
812011-02-13 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
82
83 * configure: Regenerate.
84
36f44611
MF
852011-02-13 Mike Frysinger <vapier@gentoo.org>
86
87 * config/bfin-lex.l (BYTEOP2M): Remove tokenization.
88 * config/bfin-parse.y (BYTEOP2M): Delete token.
89 (asm_1): Remove BYTEOP2M insn matching.
90
26bb3ddd
MF
912011-02-12 Mike Frysinger <vapier@gentoo.org>
92
93 * config/bfin-defs.h: Include opcode/bfin.h.
94 (M_S2RND, M_T, M_W32, M_FU, M_TFU, M_IS, M_ISS2, M_IH, M_IU): Delete.
95
347d120a
MF
962011-02-11 Mike Frysinger <vapier@gentoo.org>
97
98 * doc/c-bfin.texi (Instruction Delimiting): Fix occur typo.
99 (Modify Registers): Fix subtracted typo.
100 (.byte2): Extend and swap descriptions with .byte4.
101 (.byte4): Extend and swap descriptions with .byte2.
102 (.db, .dw, .dd): Document behavior.
103
5f956293
MF
1042011-02-11 Mike Frysinger <vapier@gentoo.org>
105
106 * config/bfin-parse.y (TESTSET): Reject REG_SP and REG_FP.
107
c0e524fe
AM
1082011-02-11 Alan Modra <amodra@gmail.com>
109
110 * doc/c-ppc.texi (PowerPC-Opts <-nops>): Clarify.
111
635fb38d
AM
1122011-02-10 Alan Modra <amodra@gmail.com>
113
114 * doc/as.texinfo (Overview): Add missing markup around Blackfin
115 and PowerPC options.
116
b8b738ac
AM
1172011-02-10 Alan Modra <amodra@gmail.com>
118
119 * config/tc-ppc.c (md_show_usage): Remove -l and -b. Add -K PIC.
120 * doc/as.texinfo: Refer to and include c-ppc.texi for PowerPC options.
121 (Overview <Target PowerPC options>): Add a number of missing options.
122 * doc/c-ppc.texi: Likewise. Add markup for use in manpage generation.
123
2dde1948
L
1242011-02-08 H.J. Lu <hongjiu.lu@intel.com>
125
126 PR gas/6957
127 * config/tc-i386.c (i386_align_code): Use f32_patt when tuning
128 for i686.
129
a586129e
L
1302011-02-08 H.J. Lu <hongjiu.lu@intel.com>
131
132 * config/tc-i386.c (set_cpu_arch): Also update cpu_arch_isa_flags
133 for ISA extensions.
134 (md_parse_option): Likewise.
135
98d23bef
BS
1362011-02-04 Bernd Schmidt <bernds@codesourcery.com>
137
138 * doc/as.texinfo (Target TIC6X options): Don't mention "-matomic".
139 * doc/c-tic6x.texi (TIC6X Directives): Don't mention ".atomic".
140 (TIC6X Options): Don't mention "-matomic".
141 * config/tc-tic6x.c (OPTION_MATOMIC, OPTION_MNO_ATOMIC): Delete.
142 (md_longopts): Remove corresponding entries.
143 (md_parse_option): Don't handle them.
144 (md_show_usage): Don't document them.
145 (tic6x_atomic): Delete variable.
146 (tic6x_update_features): Always copy tic6x_arch_enable to
147 tic6x_features.
148 (tic6x_arch_enable): Remove references to TIC6X_INSN_ATOMIC.
149 (s_tic6x_atomic, s_tic6x_noatomic): Remove functions.
150 (md_pseudo_table): Remove ".atomic" and ".noatomic".
151
a22429b9
NC
1522011-01-31 Nick Clifton <nickc@redhat.com>
153
154 * write.c (write_contents): Include output file name and bfd error
155 value when reporting the inability to write to the output file.
156 * config/tc-rx.c (rx_handle_align): Do not insert NOPs into align
157 frag that has a non-zero fill value.
158
eb6fae19
DD
1592011-01-27 DJ Delorie <dj@redhat.com>
160
161 * config/tc-rx.c (md_convert_frag): If we can't compute the target
162 address, zero out the values stored in the object file to make
163 objdump's output consistent.
164
ca19b261
KT
1652011-01-26 Kai Tietz <kai.tietz@onevision.com>
166
167 * config/tc-i386.c (md_begin): Set for x64 windows COFF target
168 x86_dwarf2_return_column to 32.
169
b37a4e79
NC
1702011-01-20 Nick Clifton <nickc@redhat.com>
171
172 PR gas/12384
173 * config/tc-h8300.c (constant_fits_width_p): Use correct type for
174 comparison.
175
6ac88ef3
L
1762011-01-18 H.J. Lu <hongjiu.lu@intel.com>
177
178 * write.c (compress_debug): Return if section size is smaller
179 than 32 bytes.
180
24a2d04d
L
1812011-01-18 H.J. Lu <hongjiu.lu@intel.com>
182
183 PR gas/12409
184 * write.c (compress_debug): Return if section size is 0.
185
4a58c4bd
NC
1862011-01-18 Mingfeng Wu <mingfeng@faraday-tech.com>
187
188 * config/tc-arm.c (arm_cpus): Add Faraday ARMv5TE compatible
189 cores: fa606te, fa616te, fmp626. Modify the VFP of fa626te.
190 * doc/c-arm.texi (ARM Options): Add -mcpu={fa606te, fa616te,
191 fmp626} options.
192
7c31ae13
NC
1932011-01-18 Nick Clifton <nickc@redhat.com>
194
195 PR gas/12390
196 * doc/all.texi: Add NS32K
197 * doc/as.texinfo: Remove target specific details of which
198 characters act as comment initiators and statement separators into
199 individual target specific files.
200 * doc/c-alpha.texi (Alpha-Chars): Document special behaviour of
201 the hash character at the start of a line.
202 * doc/c-arm.texi (ARM-Chars): Likewise.
203 * doc/c-avr.texi (AVR-Chars): Likewise.
204 * doc/c-d10v.texi (D10V-Chars): Likewise.
205 * doc/c-d30v.texi (D30V-Chars): Likewise.
206 * doc/c-mmix.texi (MMIX-Chars): Likewise.
207 * doc/c-s390.texi (s390 characters): Likewise.
208 * doc/c-sh.texi (SH-Chars): Likewise.
209 * doc/c-sh64.texi (SH64-Chars): Likewise.
210 * doc/c-sparc.texi (SPARC-Chars): Likewise.
211 * doc/c-tic6x.texi (TIC6X Syntax): Likewise.
212 * doc/c-xtensa.texi (Xtensa Syntax): Likewise.
213 * doc/c-z80.texi (Z80-Chars): Likewise.
214 * doc/c-z8k.texi (Z8000-Chars): Likewise.
215 * doc/c-pdp11.texi (PDP11-Syntax): Document line separator character.
216 * doc/c-arc.texi (ARC-Chars): Fill in this subsection.
217 * doc/c-bfin.texi (Blackfin Syntax): Document line comment and
218 line separator characters.
219 * doc/c-cr16.texi (CR16 Syntax): Likewise.
220 * doc/c-i386.texi (i386-Chars): Likewise.
221 * doc/c-i860.texi (i860-Chars): Likewise.
222 * doc/c-i960.texi (i960-Chars): Likewise.
223 * doc/c-ip2k.texi (IP2K-Chars): Likewise.
224 * doc/c-lm32.texi (LM32-Chars): likewise.
225 * doc/c-m32c.texi (M32C-Chars): Likewise.
226 * doc/c-m68hc11.texi (M68HC11-syntax): Likewise.
227 * doc/c-m68k.texi (M68K-Chars): Likewise.
228 * doc/c-microblaze.texi (MicroBlaze-Chars): Likewise.
229 * doc/c-msp430.texi (MSP430-Chars): Likewise.
230 * doc/c-mt.texi (MT-Chars): Likewise.
231 * doc/c-ns32k.texi (NS32K-Chars): Likewise.
232 * doc/c-pj.texi (PJ-Chars): Likewise.
233 * doc/c-ppc.texi (PowerPC-Chars): Likewise.
234 * doc/c-rx.texi (RX-Chars): Likewise.
235 * doc/c-score.texi (SCORE-Chars): Likewise.
236 * doc/c-tic54x.texi (TIC54X-Chars): Likewise.
237 * doc/c-v850.texi (V850-Chars): Likewise.
238 * doc/c-vax.texi (VAX-Chars): Likewise.
239 * doc/c-xc16x.texi (xc16x-Chars): Likewise.
240
2a2a0f38
QN
2412011-01-17 Quentin Neill <quentin.neill@amd.com>
242
243 * config/tc-i386.c (cpu_arch): Add CPU_TBM_FLAGS.
244
245 * doc/c-i386.texi (i386-TBM): New section.
246
862be3fb
L
2472011-01-16 H.J. Lu <hongjiu.lu@intel.com>
248
249 * config/tc-i386.c (disallow_64bit_disp): Renamed to ...
250 (disallow_64bit_reloc): This.
251 (md_assemble): Don't check movabs for x32 mode here.
252 (i386_target_format): Updated.
253 (tc_gen_reloc): Check if 64bit relocations are allowed.
254
7f56bc95
L
2552011-01-15 H.J. Lu <hongjiu.lu@intel.com>
256
257 * config/tc-i386.c (disallow_64bit_disp): New.
258 (x86_elf_abi): Replace X86_64_LP64_ABI/X86_64_ILP32_ABI with
259 X86_64_ABI/X86_64_X32_ABI.
260 (md_assemble): Don't allow movabs with relocation in x32 mode.
261 (i386_target_format): Updated.
262
570561f7
L
2632011-01-14 H.J. Lu <hongjiu.lu@intel.com>
264
265 * config/tc-i386.c (OPTION_N32): Renamed to ...
266 (OPTION_X32): This.
267 (md_longopts): Replace n32 with x32.
268 (md_parse_option): Updated.
269 (md_show_usage): Likewise.
270
4a22cb7c 271 * doc/c-i386.texi: Replace --n32 with --x32.
570561f7 272
c95354ed
MX
2732011-01-11 Mingjie Xing <mingjie.xing@gmail.com>
274
275 * config/tc-mips.c (mips_ip): Update error messages. Take an
276 unadjusted offset for "+c" argument.
277
7af8ed2d
NC
2782011-01-10 Nick Clifton <nickc@redhat.com>
279
280 * config/tc-i386.c (x86_elf_abi): Only define for targets that use
281 it.
282
cdf9ccec
NC
2832011-01-10 Nick Clifton <nickc@redhat.com>
284
285 * config/tc-arm.c (s_arm_tls_desceq): Move code into ELF-only
286 part of the file.
287
0855e32b
NS
2882011-01-10 Nathan Sidwell <nathan@codesourcery.com>
289 Glauber de Oliveira Costa <glommer@gmail.com>
290
291 * doc/c-arm.texi: Document TLSDESC and TLSCALL relocations, and
292 .tlsdescseq directive.
293 * config/tc-arm.c (arm_typed_reg_parse): Check for potential reloc
294 following a symbol.
295 (s_arm_tls_descseq): New directive.
296 (md_pseudo_table): Add it.
297 (encode_branch): Allow TLS_CALL relocs too.
298 (do_t_blx, do_t_branch23): Use encode_branch.
299 (reloc_names): Add tlsdesc and tlscall.
300 (md_apply_fix): Process tls desc relocations.
301 (tc_gen_reloc): Likewise.
302 (arm_fix_adjustable): Likewise.
303
87973e9f
QN
3042011-01-07 Quentin Neill <quentin.neill@amd.com>
305
306 * config/tc-i386.c (cpu_arch): Add CPU_BMI_FLAGS.
307
308 * doc/c-i386.texi (i386-BMI): New section.
309
12505806
PK
3102011-01-06 Paul Koning <ni1d@arrl.net>
311
312 * config/tc-pdp11.c (parse_op_no_deferred): Allow PC-relative
313 references to absolute addresses.
314
9689e3a3
DD
3152011-01-05 DJ Delorie <dj@redhat.com>
316
317 * config/tc-rx.c (tc_gen_reloc): Emit an RX_OP_NEG expression
318 instead of an RH_NEG32 one.
319
35cc6a0b
L
3202011-01-05 Jonathan Wakely <jwakely.gcc@gmail.com>
321
322 * doc/c-i386.texi: Clarify --n32.
323
f12dc422
L
3242011-01-04 H.J. Lu <hongjiu.lu@intel.com>
325
326 * config/tc-i386.c (build_modrm_byte): Allow encoding 32/64bit
327 integer registers in VEX.vvvv. Check register-only source
328 operand when two source operands are swapped. Properly update
329 destination when two source operands are swapped.
330
0db46eb4
L
3312011-01-01 H.J. Lu <hongjiu.lu@intel.com>
332
333 * gas.c (parse_args): Update copyright to 2011.
334
5b326c3e 335For older changes see ChangeLog-2010
08d56133
NC
336\f
337Local Variables:
338mode: change-log
339left-margin: 8
340fill-column: 74
341version-control: never
342End:
This page took 0.49262 seconds and 4 git commands to generate.