projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
gdb/gdbserver/
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
2de7820f
JZ		 12010-04-07 Jie Zhang <jie@codesourcery.com>
2
3 * config/tc-arm.c (make_mapping_symbol): Handle the case
4 that multiple mapping symbols have the same value 0.
5
397841b5
AM		 62010-04-07 Alan Modra <amodra@gmail.com>
7
8 * configure: Regenerate.
9
bd32c6bd
NC		 102010-04-06 Nick Clifton <nickc@redhat.com>
11
12 * po/ru.po: New Russian translation.
13 * configure.in (ALL_LINGUAS): Add ru.
14 * configure: Regenerate.
15
b36562f6
L		 162010-03-30 H.J. Lu <hongjiu.lu@intel.com>
17
18 PR gas/11456
19 * input-scrub.c (input_scrub_next_buffer): Use memmove instead
20 of memcpy to copy overlap memory.
21
40b36596
JM		 222010-03-25 Joseph Myers <joseph@codesourcery.com>
23
24 * Makefile.am (TARGET_CPU_CFILES): Add config/tc-tic6x.c.
25 (TARGET_CPU_HFILES): Add config/tc-tic6x.h.
26 * Makefile.in: Regenerate.
27 * NEWS: Add news entry for TI C6X support.
28 * app.c (do_scrub_chars): Handle "||^" for TI C6X. Handle
29 TC_PREDICATE_START_CHAR and TC_PREDICATE_END_CHAR. Keep spaces in
30 operands if TC_KEEP_OPERAND_SPACES.
31 * configure.tgt (tic6x-*-*): New.
32 * config/tc-ia64.h (TC_PREDICATE_START_CHAR,
33 TC_PREDICATE_END_CHAR): Define.
34 * config/tc-tic6x.c, config/tc-tic6x.h: New.
35 * doc/Makefile.am (CPU_DOCS): Add c-tic6x.texi.
36 * doc/Makefile.in: Regenerate.
37 * doc/all.texi (TIC6X): Define.
38 * doc/as.texinfo: Add TI C6X documentation. Include c-tic6x.texi.
39 * doc/c-tic6x.texi: New.
40
cff8d58a
L		 412010-03-22 H.J. Lu <hongjiu.lu@intel.com>
42
43 * config/tc-i386.c (lex_got): Use STRING_COMMA_LEN on gotrel.
44
86e026a4
L		 452010-03-21 H.J. Lu <hongjiu.lu@intel.com>
46
47 * config/tc-i386.c (i386_error): Replace oprand_size_mismatch
48 with operand_size_mismatch.
49 (operand_size_match): Updated.
50 (match_template): Likewise.
51
a65babc9
L		 522010-03-21 H.J. Lu <hongjiu.lu@intel.com>
53
54 * config/tc-i386.c (i386_error): New.
55 (_i386_insn): Replace err_msg with error.
56 (operand_size_match): Set error instead of err_msg on failure.
57 (operand_type_match): Likewise.
58 (operand_type_register_match): Likewise.
59 (VEX_check_operands): Likewise.
60 (match_template): Likewise. Use error instead of err_msg with
61 as_bad.
62
0f020cef
JZ		 632010-03-19 Jie Zhang <jie@codesourcery.com>
64
65 * config/tc-arm.c (make_mapping_symbol): Hanle the case
66 that two mapping symbols have the same value.
67
a5b82cbe
DJ		 682010-03-18 Daniel Jacobowitz <dan@codesourcery.com>
69
70 * doc/c-arm.texi (.setfp): Correct example.
71
b43420e6
NC		 722010-03-18 Wei Guozhi <carrot@google.com>
73
74 PR gas/11323
75 * config/tc-arm.c (reloc_names): New relocation names.
76 (md_apply_fix): New case for BFD_RELOC_ARM_GOT_PREL.
77 (tc_gen_reloc): New case for BFD_RELOC_ARM_GOT_PREL.
78 * doc/c-arm.texi (ARM-Relocations): Document the new relocation.
79
4e4e1355
TS		 802010-03-15 Thomas Schwinge <thomas@codesourcery.com>
81
d905c788
TS		 82 * dw2gencfi.c (output_cie): Consider emitting the S augmentation in all
83 cases, and not only for .eh_frame.
84
4e4e1355
TS		 85 * dw2gencfi.c (output_cie): Make it more explicit which code paths
86 belong to .eh_frame only.
87
dc86b458
SB		 882010-03-13 Segher Boessenkool <segher@kernel.crashing.org>
89
90 * config/tc-v850.c (v850_insert_operand): Handle out-of-range
91 assembler constants on 64-bit hosts.
92
ee9e7c78
MF		 932010-03-10 Mike Frysinger <michael.frysinger@analog.com>
94
95 * bfin-defs.h, bfin-lex.l, bfin-parse.y, tc-bfin.c, tc-bfin.h:
96 Strip trailing whitespace.
97
a23c851a
MF		 982010-03-10 Mike Frysinger <michael.frysinger@analog.com>
99
100 * doc/c-bfin.texi (-mcpu): Add bf504 and bf506.
101 * config/tc-bfin.c (bfin_cpu_type): Add BFIN_CPU_BF504 and
102 BFIN_CPU_BF506.
103 (bfin_cpus[]): Add 0.0 for bf504 and bf506.
104
9982501a
JZ		 1052010-03-10 Jie Zhang <jie@codesourcery.com>
106
107 * doc/as.texinfo: Add Blackfin options.
108 * doc/c-bfin.texi: Document -mfdpic, -mno-fdpic and -mnopic.
109 * config/tc-bfin.c (md_show_usage): Show usage for all
110 Blackfin specific options.
111
4199fe12
AM		 1122010-03-09 Alan Modra <amodra@gmail.com>
113
114 PR gas/11356
115 * listing.c (listing_newline): Correct backslash quote logic.
116
40cf28aa
RO		 1172010-03-08 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
118
119 * config/tc-i386.h [TE_SOLARIS] (ELF_TARGET_FORMAT): Define.
120 (ELF_TARGET_FORMAT64): Define.
121
26b6f191
PB		 1222010-03-05 Paul Brook <paul@codesourcery.com>
123
124 * config/tc-arm.c (arm_cpu_option_table): Add cortex-m4.
125
772657e9
AS		 1262010-03-02 Andrew Stubbs <ams@codesourcery.com>
127
128 * config/tc-sh.c (get_specific): Move overflow checking code to avoid
129 reading uninitialized data.
130
bd56defd
TG		 1312010-03-01 Tristan Gingold <gingold@adacore.com>
132
133 * config/tc-score7.c (s7_frag_check): Add ATTRIBUTE_UNUSED.
134
743d7f19
DE		 1352010-02-26 Doug Evans <dje@sebabeach.org>
136
137 * configure.tgt: Fix mep cpu case.
138
f8a8e9d6
JZ		 1392010-02-26 Jie Zhang <jie@codesourcery.com>
140
141 * config/tc-arm.c (do_t_strexd): Remove
142 operand[1] != operand[2] contraint.
143
3fde54a2
JZ		 1442010-02-26 Jie Zhang <jie@codesourcery.com>
145
146 * config/tc-arm.c (neon_select_shape): No need to match
147 the remaining operands in the shape when one operand does
148 not match.
149
e23c0ad8
JZ		 1502010-02-26 Jie Zhang <jie@codesourcery.com>
151
152 * config/tc-arm.c (do_neon_ld_st_interleave): Reject bad
153 alignment.
154
fae0b242
DE		 1552010-02-25 Doug Evans <dje@sebabeach.org>
156
157 * cgen.c: Whitespace fixes.
158 (weak_operand_overflow_check): Formatting fix.
159
a6c56050
L		 1602010-02-25 H.J. Lu <hongjiu.lu@intel.com>
161
162 * config/tc-i386.c (match_template): Update error messages.
163
891edac4
L		 1642010-02-25 H.J. Lu <hongjiu.lu@intel.com>
165
166 * config/tc-i386.c (_i386_insn): Add err_msg.
167 (operand_size_match): Set err_msg on failure.
168 (operand_type_match): Likewise.
169 (operand_type_register_match): Likewise.
170 (VEX_check_operands): Likewise.
171 (match_template): Likewise. Use i.err_msg with as_bad.
172
c67a084a
NC		 1732010-02-25 Wu Zhangjin <wuzhangjin@gmail.com>
174
175 * config/tc-mips.c (mips_fix_loongson2f, mips_fix_loongson2f_nop,
176 mips_fix_loongson2f_jump): New variables.
177 (md_longopts): Add New options -mfix-loongson2f-nop/jump,
178 -mno-fix-loongson2f-nop/jump.
179 (md_parse_option): Initialize variables via above options.
180 (options): New enums for the above options.
181 (md_begin): Initialize nop_insn from LOONGSON2F_NOP_INSN.
182 (fix_loongson2f, fix_loongson2f_nop, fix_loongson2f_jump):
183 New functions.
184 (append_insn): call fix_loongson2f().
185 (mips_handle_align): Replace the implicit nops.
186 * config/tc-mips.h (MAX_MEM_FOR_RS_ALIGN_CODE): Modified
187 for the new mips_handle_align().
188 * doc/c-mips.texi: Document the new options.
189
56adecf4
DG		 1902010-02-23 Daniel Gutson <dgutson@codesourcery.com>
191
192 * config/tc-arm.c (do_rd_rm_rn): Added warning
193 for obsolete insns.
194
17e57237
NC		 1952010-02-23 Andrew Zabolotny <anpaza@mail.ru>
196
197 PR binutils/11297
198 * config/tc-avr.c (md_apply_fix): Handle BFD_RELOC_8.
199 (avr_cons_fix_new): Handle fixups of a single byte.
200
8a59fff3
MGD		 2012010-02-22 Matthew Gretton-Dann <matthew.gretton-dann@arm.com>
202
203 PR 9861
204 * config/tc-arm.c (CPU_DEFAULT): Do not define based upon build
205 compiler's predefines.
206
487565fe
AM		 2072010-02-19 Alan Modra <amodra@gmail.com>
208
209 * configure.tgt: Whiltespace. Sort moxie entry.
210
cd21e546
MGD		 2112010-02-18 Matthew Gretton-Dann <matthew.gretton-dann@arm.com>
212
213 * config/tc-arm.c (arm_convert_symbolic_attribute): Add Tag_DIV_use.
214 * doc/c-arm.texi: Likewise.
215
77551a33
DG		 2162010-02-12 Daniel Gutson <dgutson@codesourcery.com>
217
218 * config/tc-arm.c (asm_opcode): operands type
219 change.
220 (BAD_PC_ADDRESSING): New macro message.
221 (BAD_PC_WRITEBACK): Likewise.
222 (MIX_ARM_THUMB_OPERANDS): New macro.
223 (operand_parse_code): Added enum values.
224 (parse_operands): Added thumb/arm distinction,
225 plus new enum values handling.
226 (encode_arm_addr_mode_2): Validations enhanced.
227 (encode_arm_addr_mode_3): Likewise.
228 (do_rm_rd_rn): Likewise.
229 (encode_thumb32_addr_mode): Likewise.
230 (do_t_ldrex): Likewise.
231 (do_t_ldst): Likewise.
232 (do_t_strex): Likewise.
233 (md_assemble): Call parse_operands with
234 a new parameter.
235 (OPS_1): New macro.
236 (OPS_2): Likewise.
237 (OPS_3): Likewise.
238 (OPS_4): Likewise.
239 (OPS_5): Likewise.
240 (OPS_6): Likewise.
241 (insns): Updated insns operands.
242
9d0e8497
TG		 2432010-02-12 Tristan Gingold <gingold@adacore.com>
244 Douglas B Rupp <rupp@gnat.com>
245
246 * config/tc-ia64.c (enum reloc_func): Add FUNC_SLOTCOUNT_RELOC.
247 (DUMMY_RELOC_IA64_SLOTCOUNT): Added.
248 (pseudo_func): Add an entry for slotcount.
249 (md_begin): Initialize slotcount pseudo symbol.
250 (ia64_parse_name): Handle @slotcount parameter.
251 (ia64_gen_real_reloc_type): Handle slotcount.
252 (md_apply_fix): Ditto.
253 * doc/c-ia64.texi (IA-64-Relocs): Document @slotcount.
254
6fa78d94
SA		 2552010-02-11 Sterling Augustine <sterling@jaw.hq.tensilica.com>
256
257 * config/tc-xtensa.c (istack_init): Don't call memset.
258
a89c407e
SA		 2592010-02-11 Sterling Augustine <sterling@tensilica.com>
260
261 * config/tc-xtensa.c (cache_literal_section): Handle prefixes as
262 well as suffixes.
263
6fa78d94 2642010-02-11 Sterling Augustine <sterling@tensilica.com>
a89c407e
SA		 265
266 * config/tc-xtensa.c (xtensa_find_unaligned_loops): Rewrite.
267
24981e7b
L		 2682010-02-11 H.J. Lu <hongjiu.lu@intel.com>
269
270 * config/tc-i386.c (build_modrm_byte): Reformat.
271
c75ef631
L		 2722010-02-11 H.J. Lu <hongjiu.lu@intel.com>
273
274 * config/tc-i386.c: Update copyright.
275
a683cc34
SP		 2762010-02-10 Quentin Neill <quentin.neill@amd.com>
277 Sebastian Pop <sebastian.pop@amd.com>
278
279 * config/tc-i386.c (vec_imm4) New operand type.
280 (fits_in_imm4): New.
281 (VEX_check_operands): New.
282 (check_reverse): Call VEX_check_operands.
283 (build_modrm_byte): Reintroduce code for 5
284 operand insns. Fix whitespace.
285
cdc51b07
RS		 2862010-02-10 Richard Sandiford <r.sandiford@uk.ibm.com>
287
288 * config/tc-ppc.c (md_show_usage): Add -mpwr4, -mpwr5, -mpwr5x,
289 -mpwr6 and -mpwr7.
290
3a1e9c4a
SA		 2912010-02-09 Sterling Augustine <sterling@tensilica.com>
292
293 * config/tc-xtensa.c (RELAXED_LOOP_INSN_BYTES): New.
294 (next_frag_pre_opcode_bytes): Use RELAXED_LOOP_INSN_BYTES.
295 (xtensa_mark_zcl_first_insns): Rewrite to handle corner case.
296
486499d0
CL		 2972010-02-08 Christophe Lyon <christophe.lyon@st.com>
298
299 * config/tc-arm.c (md_pcrel_from_section): Keep base to zero for
300 non-local branches (BFD_RELOC_THUMB_PCREL_BRANCH23,
301 BFD_RELOC_THUMB_PCREL_BLX, BFD_RELOC_ARM_PCREL_BLX,
302 BFD_RELOC_ARM_PCREL_CALL)
303
19ef5f3d
SA		 3042010-02-08 Sterling Augustine <sterling@tensilica.com>
305
306 * config/tc-xtensa.c (frag_format_size): Generalize logic to
307 handle more instruction sizes and fetch widths.
308 (branch_align_power): Likewise.
309 (text_align_power): Likewise.
310 (bytes_to_stretch): Likewise.
311
ce3d2015
AM		 3122010-02-08 Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
313
314 * config/tc-ppc.c (md_show_usage): Mention -mtitan. Don't use tabs.
315 (ppc_mach): Handle titan.
316 * doc/c-ppc.texi: Mention -mtitan.
317
19ef5f3d
SA		 3182010-02-05 Sterling Augustine <sterling@tensilica.com>
319
320 * config/tc-xtensa.c (UNREACHABLE_MAX_WIDTH): Delete and
321 replace with...
322 (xtensa_fetch_width) ...this.
323
1e4cb857
JM		 3242010-02-05 Joseph Myers <joseph@codesourcery.com>
325
326 * Makefile.am (CPU_TYPES, OBJ_FORMATS, CPU_OBJ_VALID,
327 MULTI_CPU_TYPES, MULTI_CPU_OBJ_VALID): Remove.
328 * Makefile.in: Regenerate.
329
68339fdf
SP		 3302010-02-03 Quentin Neill <quentin.neill@amd.com>
331
332 * config/tc-i386.c (cpu_arch): Change amdfam15 to bdver1.
333 (i386_align_code): Rename PROCESSOR_AMDFAM15 to PROCESSOR_BDVER1.
334 * config/tc-i386.h (processor_type): Same.
335 * doc/c-i386.texi: Change amdfam15 to bdver1.
336
99b253c5
NC		 3372010-01-29 Nick Clifton <nickc@redhat.com>
338
339 PR 11136
340 * config/tc-arm.c (neon_check_type): Handle a neon_shape value of
341 NS_NULL.
342
31907d5e
DK		 3432010-01-27 Dave Korn <dave.korn.cygwin@gmail.com>
344
345 * NEWS: Mention new feature.
346 * config/obj-coff.c (obj_coff_section): Accept digits and use
347 to override default section alignment power if specified.
348 * doc/as.texinfo (.section directive): Update documentation.
349
539f890d
L		 3502010-01-27 H.J. Lu <hongjiu.lu@intel.com>
351
352 * config/tc-i386.c (avxscalar): New.
353 (OPTION_MAVXSCALAR): Likewise.
354 (build_vex_prefix): Select vector_length for scalar instructions
355 based on avxscalar.
356 (md_longopts): Add OPTION_MAVXSCALAR.
357 (md_parse_option): Handle OPTION_MAVXSCALAR.
358 (md_show_usage): Add -mavxscalar=.
359
360 * doc/c-i386.texi: Document -mavxscalar=.
361
80de6e00
L		 3622010-01-24 H.J. Lu <hongjiu.lu@intel.com>
363
364 * config/tc-i386.c (build_vex_prefix): Set i.vex.bytes[0] to
365 0xc4 individually.
366
c865e45b
RS		 3672010-01-23 Richard Sandiford <r.sandiford@uk.ibm.com>
368
369 * write.h (fix_at_start): Declare.
370 * write.c (fix_new_internal): Add at_beginning parameter.
371 Use it instead of REVERSE_SORT_RELOCS. Fix the handling of
372 seg_fix_tailP for the at_beginning/REVERSE_SORT_RELOCS case.
373 (fix_new, fix_new_exp): Update accordingly.
374 (fix_at_start): New function.
375 * config/tc-ppc.c (md_pseudo_table): Add .ref to the OBJ_XCOFF section.
376 (ppc_ref): New function, for OBJ_XCOFF.
377 (md_apply_fix): Handle BFD_RELOC_NONE for OBJ_XCOFF.
378 * config/te-i386aix.h (REVERSE_SORT_RELOCS): Remove #undef.
379
53e5c8fe
RO		 3802010-01-21 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
381
382 * config/te-solaris.h (DWARF2_EH_FRAME_READ_ONLY): Make read-only
383 on 64-bit Solaris/x86.
384 Include obj-format.h earlier.
385
55786da2 3862010-01-21 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
99b253c5 387
55786da2
AK		 388 * config/tc-s390.c (s390_elf_final_processing): New function.
389 * config/tc-s390.h (elf_tc_final_processing): New macro definition.
390 (s390_elf_final_processing): Added prototype.
391
392
760f3a89
NC		 3932010-01-20 Nick Clifton <nickc@redhat.com>
394
395 PR 11109
396 * config/tc-arm.c (do_neon_cvt): Rename to do_neon_cvt_1. Add
397 code to handle round-to-zero for VCVT conversions.
398 (do_neon_cvt): New. Call do_neon_cvt_1.
399 (do_neon_cvtr): New. Call do_neon_cvt_1.
400 (insns): Use do_neon_cvt for VCVT insn and do_neon_cvtr for VCVTR
401 insn.
402
37a1f277
TG		 4032010-01-18 Tristan Gingold <gingold@adacore.com>
404
405 * config/tc-ia64.c (ia64_vms_note): Generate 24 bytes note headers.
760f3a89 406
a6461c02
SP		 4072010-01-15 Sebastian Pop <sebastian.pop@amd.com>
408
409 * config/tc-i386.c (md_assemble): Before accessing the IMM field
410 check that it's not an XOP insn.
411
62fb9fe1
JZ		 4122010-01-14 Jie Zhang <jie.zhang@analog.com>
413
414 * config/bfin-aux.h: Remove argument names in function
415 declarations.
416 * config/bfin-lex.l (parse_int): Fix shadowed variable name
417 warning.
418 * config/bfin-parse.y (value_match): Remove argument names
419 in declaration.
420 (notethat): Likewise.
421 (yyerror): Likewise.
422
afa62d5e
DJ		 4232010-01-13 Daniel Jacobowitz <dan@codesourcery.com>
424
425 * config/tc-arm.c (do_t_nop): Correct check for Thumb-2 NOP.
426
52b010e4
NC		 4272010-01-13 Nick Clifton <nickc@redhat.com>
428
429 * config/tc-h8300.c (h8300_elf_section): New function - issue a
430 warning message if a new section is created without setting any
431 attributes for it.
432 (md_pseudo_table): Intercept section creation pseudos.
433 (md_pcrel_from): Replace abort with an error message.
434 * config/obj-elf.c (obj_elf_section_name): Export this function.
435 * config/obj-elf.h (obj_elf_section_name): Prototype.
436
cc761f75
AM		 4372010-01-12 Alan Modra <amodra@gmail.com>
438
439 PR 11122
440 * listing.c (print_source): Add one to line number.
441
3725885a
RW		 4422010-01-09 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
443
444 * Makefile.in: Regenerate.
445 * configure: Regenerate.
446 * doc/Makefile.in: Regenerate.
447
5256a5b0
L		 4482010-01-08 H.J. Lu <hongjiu.lu@intel.com>
449
450 * version.c (parse_args): Change to "Copyright 2010".
451
69dd9865
SP		 4522010-01-06 Quentin Neill <quentin.neill@amd.com>
453
454 * config/tc-i386.c (cpu_arch): Add amdfam15.
455 (i386_align_code): Add PROCESSOR_AMDFAM15 cases.
456 * config/tc-i386.h (processor_type): Add PROCESSOR_AMDFAM15.
457 * doc/c-i386.texi: Add amdfam15.
458
4316f0d2
DG		 4592010-01-04 Daniel Gutson <dgutson@codesourcery.com>
460
461 * config/tc-arm.c (do_neon_logic): Accept imm value
462 in the third operand too.
463 (operand_parse_code): OP_RNDQ_IMVNb renamed to
464 OP_RNDQ_Ibig.
465 (parse_operands): OP_NILO case removed, applied renaming.
466 (insns): Neon shape changed for some logic instructions.
467
b1a769ed
DG		 4682010-01-04 Daniel Gutson <dgutson@codesourcery.com>
469
470 * config/tc-arm.c (do_neon_ldx_stx): Added
471 validation for vector load/store insns.
472
0dc93057
AM		 4732010-01-04 Edmar Wienskoski <edmar@freescale.com>
474
475 * config/tc-ppc.c (md_show_usage): Document -me500mc64.
476
88714cb8
DG		 4772010-01-03 Daniel Gutson <dgutson@codesourcery.com>
478
479 * config/tc-arm.c (struct arm_it): New flag 'is_neon'.
480 (NEON_ENC_*): Macros renamed to _NEON_ENC_*.
481 (NEON_ENCODE): New macro.
482 (check_neon_suffixes): New macro.
483 (do_vfp_cond_or_thumb): Set the 'is_neon' flag.
484 (do_vfp_nsyn_opcode): Likewise.
485 (do_vfp_nsyn_nmul): Use the new 'NEON_ENCODE' macro.
486 (do_vfp_nsyn_cmp): Likewise.
487 (do_neon_shl_imm): Likewise.
488 (do_neon_qshl_imm): Likewise.
489 (neon_dyadic_misc): Likewise.
490 (do_neon_mac_maybe_scalar): Likewise.
491 (do_neon_qdmulh): Likewise.
492 (do_neon_qmovn): Likewise.
493 (do_neon_qmovun): Likewise.
494 (do_neon_movn): Likewise.
495 (neon_mac_reg_scalar_long): Likewise.
496 (do_neon_vmull): Likewise.
497 (do_neon_trn): Likewise.
498 (do_neon_ldx_stx): Likewise.
499 (neon_dp_fixup): Changed signature and set the flag.
500 (neon_three_same): Call the above with new signature.
501 (neon_two_same): Likewise.
502 (neon_imm_shift): Likewise.
503 (neon_mul_mac): Likewise.
504 (do_neon_abs_neg): Likewise.
505 (neon_mixed_length): Likewise.
506 (do_neon_ext): Likewise.
507 (do_neon_mov): Likewise.
508 (do_neon_tbl_tbx): Likewise.
509 (do_neon_logic): Likewise, and use the new 'NEON_ENCODE' macro.
510 (neon_compare): Likewise.
511 (do_neon_shll): Likewise.
512 (do_neon_cvt): Likewise.
513 (do_neon_mvn): Likewise.
514 (do_neon_dup): Likewise.
0dc93057 515 (md_assemble): Call check_neon_suffixes ().
99f1a7a7 516
43ecc30f 517For older changes see ChangeLog-2009
08d56133
NC		 518\f
519Local Variables:
520mode: change-log
521left-margin: 8
522fill-column: 74
523version-control: never
524End:
GDB Binutils - Deliverables
This page took 0.518906 seconds and 4 git commands to generate.