* config/tc-mips.c (HAVE_64BIT_ADDRESS_CONSTANTS): New.
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
5a7a0b7b
AO
12003-04-06 Chris Demetriou <cgd@broadcom.com>
2
3 * config/tc-mips.c (HAVE_64BIT_ADDRESS_CONSTANTS): New.
4 (macro): Use new macro to decide whether to emit constant address
5 as 32 or 64 bits if addresses are 32-bit wide but registers are
6 64-bit wide.
7
577300ce
SC
82003-04-05 Stephane Carrez <stcarrez@nerim.fr>
9
10 * config/tc-m68hc11.c (M6811_OP_CALL_ADDR): New internal define.
11 (M6811_OP_PAGE_ADDR): New internal define.
12 (get_operand): New modifier %page and %addr to obtain page and
13 address part of a far-function.
14 (fixup8): Use BFD_RELOC_M68HC11_PAGE for a %page modifier; don't
15 complain on overflow for the BFD_RELOC_M68HC11_PAGE and truncation
16 relocs.
17 (fixup16): Use BFD_RELOC_M68HC11_LO16 for a %addr modifier.
18 (find_opcode): Add comment.
19 (md_estimate_size_before_relax): Force relocation of
20 STATE_UNDEXED_OFFSET types when the symbol is not absolute.
21 (tc_m68hc11_fix_adjustable): Check for BFD_RELOC_M68HC11_LO16
22 instead of BFD_RELOC_LO16; temporarily make the BFD_RELOC_32
23 on the symbol itself so that DWARF2 strings are merged correctly.
24
be33c5dd
SS
252003-04-04 Svein E. Seldal <Svein.Seldal@solidas.com>
26
27 * config/obj-coff.h (TARGET_FORMAT): Namespace cleanup, changed
28 default tic4x target format to 'coff2-tic4x'.
29 * config/tc-tic4x.c: Namespace cleanup. Replace s/c4x/tic4x/ and
30 s/c3x/tic3x/
31 * config/tc-tic4x.h: Ditto
32
e8fd7476
NC
332003-04-03 Nick Clifton <nickc@redhat.com>
34
35 * NEWS: Mention support for Xtensa architecture.
36
47281638
PB
372003-04-02 Philip Blundell <philb@gnu.org>
38
39 * config/tc-arm.c (arm_force_relocation): Return 0 for OFFSET_IMM.
40
af22f5b2
CD
412003-04-02 Chris Demetriou <cgd@broadcom.com>
42
43 * config/tc-mips.c (macro2): Adjust implementation of
44 M_ULH, M_ULHU, M_ULW, and M_ULD so that they work properly
45 in the case where the source and destination registers
46 are the same.
47
e0001a05
NC
482003-04-01 Bob Wilson <bob.wilson@acm.org>
49
50 * Makefile.am (CPU_TYPES): Add xtensa.
51 (TARGET_CPU_CFILES): Add config/tc-xtensa.c.
52 (TARGET_CPU_HFILES): Add config/tc-xtensa.h.
53 (xtensa-relax.o): New target.
54 Run "make dep-am".
55 * Makefile.in: Regenerate.
56 * configure.in: Handle xtensa-*-*. Add xtensa-relax.o to
57 extra_objects for xtensa targets.
58 * configure: Regenerate.
59 * write.c (write_object_file): Add new md_post_relax_hook.
60 * config/tc-xtensa.c: New file.
61 * config/tc-xtensa.h: Likewise.
62 * config/xtensa-istack.h: Likewise.
63 * config/xtensa-relax.c: Likewise.
64 * config/xtensa-relax.h: Likewise.
65 * doc/Makefile.am (CPU_DOCS): Add c-xtensa.texi.
66 * doc/Makefile.in: Regenerate.
67 * doc/all.texi: Set new XTENSA variable.
68 * doc/as.texinfo: Set new Xtensa variable. Describe
69 Xtensa-specific options. Define line comment character for
70 Xtensa. Add Xtensa processors to list of ELF targets where
71 alignment is specified in bytes. Add new Xtensa-Dependent node.
72 Add acknowledgements for those contributing to the Xtensa port.
73 * doc/internals.texi: Describe new md_post_relax_hook.
74 * doc/c-xtensa.texi: New file.
75
76
5a6c6817
NC
772003-04-01 Nick Clifton <nickc@redhat.com>
78 Richard Earnshaw <rearnsha@arm.com>
79
80 * config/tc-arm.c: Remove presence of (r) and (tm) symbols.
81 (ARM_ARCH_IWMMXT): Simplify.
82 (insns): Place iwmmx instructions in correct place in table.
83 (arm_add_note): New function: Add a note entry to a .note section.
84 (md_begin): Make the default architecture be unknown.
85 Suppress the creation of an arm note section.
86
97bbfa38
EC
872003-03-26 Eric Christopher <echristo@redhat.com>
88
89 * config/tc-mips.c (nopic_need_relax): Check for
90 S_IS_EXTERN.
91
e16bb312
NC
922003-03-25 Stan Cox <scox@redhat.com>
93 Nick Clifton <nickc@redhat.com>
97bbfa38 94
e16bb312
NC
95 Contribute support for Intel's iWMMXt chip - an ARM variant:
96
97 * config/tc-arm.c: (ARM_CEXT_IWMMXT, ARM_ARCH_IWMMXT, WR_PREFIX,
98 WC_PREFIX, REG_TYPE_IWMMXT): New constants.
99 (enum wreg_type, enum iwmmxt_insn_type): New types.
100 (wr_register, wc_register, wcg_register): New macros.
101 (iwmmxt_table): New variable.
102 (wreg_required_here, do_iwmmxt_byte_addr, do_iwmmxt_tandc,
103 do_iwmmxt_tbcst, do_iwmmxt_textrc, do_iwmmxt_textrm,
104 do_iwmmxt_tinsr, do_iwmmxt_tmcr, do_iwmmxt_tmcrr, do_iwmmxt_tmia,
105 do_iwmmxt_tmovmsk, do_iwmmxt_tmrc, do_iwmmxt_tmrrc,
106 do_iwmmxt_torc, do_iwmmxt_waligni, do_iwmmxt_wmov,
107 do_iwmmxt_word_addr, do_iwmmxt_wrwr, do_iwmmxt_wrwrwcg,
108 do_iwmmxt_wrwrwr, do_iwmmxt_wshufh, do_iwmmxt_wzero,
109 cp_byte_address_offset, cp_byte_address_required_here,
110 check_iwmmxt_insn): New functions.
97bbfa38 111 (asm_opcode_insns): Add iWMMXt instructions.
e16bb312
NC
112 (md_begin): Set the mach value for iWMMXt targets. Create a note
113 section to identify iwmmxt binaries.
114 (md_apply_fix3): Handle BFD_RELOC_ARM_CP_OFF_IMM_S2.
115 * doc/c-arm.texi: Document the support for the iWMMXt.
116 * NEWS: Mention new support.
117