gdb/
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
a23c851a
MF
12010-03-10 Mike Frysinger <michael.frysinger@analog.com>
2
3 * doc/c-bfin.texi (-mcpu): Add bf504 and bf506.
4 * config/tc-bfin.c (bfin_cpu_type): Add BFIN_CPU_BF504 and
5 BFIN_CPU_BF506.
6 (bfin_cpus[]): Add 0.0 for bf504 and bf506.
7
9982501a
JZ
82010-03-10 Jie Zhang <jie@codesourcery.com>
9
10 * doc/as.texinfo: Add Blackfin options.
11 * doc/c-bfin.texi: Document -mfdpic, -mno-fdpic and -mnopic.
12 * config/tc-bfin.c (md_show_usage): Show usage for all
13 Blackfin specific options.
14
4199fe12
AM
152010-03-09 Alan Modra <amodra@gmail.com>
16
17 PR gas/11356
18 * listing.c (listing_newline): Correct backslash quote logic.
19
40cf28aa
RO
202010-03-08 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
21
22 * config/tc-i386.h [TE_SOLARIS] (ELF_TARGET_FORMAT): Define.
23 (ELF_TARGET_FORMAT64): Define.
24
26b6f191
PB
252010-03-05 Paul Brook <paul@codesourcery.com>
26
27 * config/tc-arm.c (arm_cpu_option_table): Add cortex-m4.
28
772657e9
AS
292010-03-02 Andrew Stubbs <ams@codesourcery.com>
30
31 * config/tc-sh.c (get_specific): Move overflow checking code to avoid
32 reading uninitialized data.
33
bd56defd
TG
342010-03-01 Tristan Gingold <gingold@adacore.com>
35
36 * config/tc-score7.c (s7_frag_check): Add ATTRIBUTE_UNUSED.
37
743d7f19
DE
382010-02-26 Doug Evans <dje@sebabeach.org>
39
40 * configure.tgt: Fix mep cpu case.
41
f8a8e9d6
JZ
422010-02-26 Jie Zhang <jie@codesourcery.com>
43
44 * config/tc-arm.c (do_t_strexd): Remove
45 operand[1] != operand[2] contraint.
46
3fde54a2
JZ
472010-02-26 Jie Zhang <jie@codesourcery.com>
48
49 * config/tc-arm.c (neon_select_shape): No need to match
50 the remaining operands in the shape when one operand does
51 not match.
52
e23c0ad8
JZ
532010-02-26 Jie Zhang <jie@codesourcery.com>
54
55 * config/tc-arm.c (do_neon_ld_st_interleave): Reject bad
56 alignment.
57
fae0b242
DE
582010-02-25 Doug Evans <dje@sebabeach.org>
59
60 * cgen.c: Whitespace fixes.
61 (weak_operand_overflow_check): Formatting fix.
62
a6c56050
L
632010-02-25 H.J. Lu <hongjiu.lu@intel.com>
64
65 * config/tc-i386.c (match_template): Update error messages.
66
891edac4
L
672010-02-25 H.J. Lu <hongjiu.lu@intel.com>
68
69 * config/tc-i386.c (_i386_insn): Add err_msg.
70 (operand_size_match): Set err_msg on failure.
71 (operand_type_match): Likewise.
72 (operand_type_register_match): Likewise.
73 (VEX_check_operands): Likewise.
74 (match_template): Likewise. Use i.err_msg with as_bad.
75
c67a084a
NC
762010-02-25 Wu Zhangjin <wuzhangjin@gmail.com>
77
78 * config/tc-mips.c (mips_fix_loongson2f, mips_fix_loongson2f_nop,
79 mips_fix_loongson2f_jump): New variables.
80 (md_longopts): Add New options -mfix-loongson2f-nop/jump,
81 -mno-fix-loongson2f-nop/jump.
82 (md_parse_option): Initialize variables via above options.
83 (options): New enums for the above options.
84 (md_begin): Initialize nop_insn from LOONGSON2F_NOP_INSN.
85 (fix_loongson2f, fix_loongson2f_nop, fix_loongson2f_jump):
86 New functions.
87 (append_insn): call fix_loongson2f().
88 (mips_handle_align): Replace the implicit nops.
89 * config/tc-mips.h (MAX_MEM_FOR_RS_ALIGN_CODE): Modified
90 for the new mips_handle_align().
91 * doc/c-mips.texi: Document the new options.
92
56adecf4
DG
932010-02-23 Daniel Gutson <dgutson@codesourcery.com>
94
95 * config/tc-arm.c (do_rd_rm_rn): Added warning
96 for obsolete insns.
97
17e57237
NC
982010-02-23 Andrew Zabolotny <anpaza@mail.ru>
99
100 PR binutils/11297
101 * config/tc-avr.c (md_apply_fix): Handle BFD_RELOC_8.
102 (avr_cons_fix_new): Handle fixups of a single byte.
103
8a59fff3
MGD
1042010-02-22 Matthew Gretton-Dann <matthew.gretton-dann@arm.com>
105
106 PR 9861
107 * config/tc-arm.c (CPU_DEFAULT): Do not define based upon build
108 compiler's predefines.
109
487565fe
AM
1102010-02-19 Alan Modra <amodra@gmail.com>
111
112 * configure.tgt: Whiltespace. Sort moxie entry.
113
cd21e546
MGD
1142010-02-18 Matthew Gretton-Dann <matthew.gretton-dann@arm.com>
115
116 * config/tc-arm.c (arm_convert_symbolic_attribute): Add Tag_DIV_use.
117 * doc/c-arm.texi: Likewise.
118
77551a33
DG
1192010-02-12 Daniel Gutson <dgutson@codesourcery.com>
120
121 * config/tc-arm.c (asm_opcode): operands type
122 change.
123 (BAD_PC_ADDRESSING): New macro message.
124 (BAD_PC_WRITEBACK): Likewise.
125 (MIX_ARM_THUMB_OPERANDS): New macro.
126 (operand_parse_code): Added enum values.
127 (parse_operands): Added thumb/arm distinction,
128 plus new enum values handling.
129 (encode_arm_addr_mode_2): Validations enhanced.
130 (encode_arm_addr_mode_3): Likewise.
131 (do_rm_rd_rn): Likewise.
132 (encode_thumb32_addr_mode): Likewise.
133 (do_t_ldrex): Likewise.
134 (do_t_ldst): Likewise.
135 (do_t_strex): Likewise.
136 (md_assemble): Call parse_operands with
137 a new parameter.
138 (OPS_1): New macro.
139 (OPS_2): Likewise.
140 (OPS_3): Likewise.
141 (OPS_4): Likewise.
142 (OPS_5): Likewise.
143 (OPS_6): Likewise.
144 (insns): Updated insns operands.
145
9d0e8497
TG
1462010-02-12 Tristan Gingold <gingold@adacore.com>
147 Douglas B Rupp <rupp@gnat.com>
148
149 * config/tc-ia64.c (enum reloc_func): Add FUNC_SLOTCOUNT_RELOC.
150 (DUMMY_RELOC_IA64_SLOTCOUNT): Added.
151 (pseudo_func): Add an entry for slotcount.
152 (md_begin): Initialize slotcount pseudo symbol.
153 (ia64_parse_name): Handle @slotcount parameter.
154 (ia64_gen_real_reloc_type): Handle slotcount.
155 (md_apply_fix): Ditto.
156 * doc/c-ia64.texi (IA-64-Relocs): Document @slotcount.
157
6fa78d94
SA
1582010-02-11 Sterling Augustine <sterling@jaw.hq.tensilica.com>
159
160 * config/tc-xtensa.c (istack_init): Don't call memset.
161
a89c407e
SA
1622010-02-11 Sterling Augustine <sterling@tensilica.com>
163
164 * config/tc-xtensa.c (cache_literal_section): Handle prefixes as
165 well as suffixes.
166
6fa78d94 1672010-02-11 Sterling Augustine <sterling@tensilica.com>
a89c407e
SA
168
169 * config/tc-xtensa.c (xtensa_find_unaligned_loops): Rewrite.
170
24981e7b
L
1712010-02-11 H.J. Lu <hongjiu.lu@intel.com>
172
173 * config/tc-i386.c (build_modrm_byte): Reformat.
174
c75ef631
L
1752010-02-11 H.J. Lu <hongjiu.lu@intel.com>
176
177 * config/tc-i386.c: Update copyright.
178
a683cc34
SP
1792010-02-10 Quentin Neill <quentin.neill@amd.com>
180 Sebastian Pop <sebastian.pop@amd.com>
181
182 * config/tc-i386.c (vec_imm4) New operand type.
183 (fits_in_imm4): New.
184 (VEX_check_operands): New.
185 (check_reverse): Call VEX_check_operands.
186 (build_modrm_byte): Reintroduce code for 5
187 operand insns. Fix whitespace.
188
cdc51b07
RS
1892010-02-10 Richard Sandiford <r.sandiford@uk.ibm.com>
190
191 * config/tc-ppc.c (md_show_usage): Add -mpwr4, -mpwr5, -mpwr5x,
192 -mpwr6 and -mpwr7.
193
3a1e9c4a
SA
1942010-02-09 Sterling Augustine <sterling@tensilica.com>
195
196 * config/tc-xtensa.c (RELAXED_LOOP_INSN_BYTES): New.
197 (next_frag_pre_opcode_bytes): Use RELAXED_LOOP_INSN_BYTES.
198 (xtensa_mark_zcl_first_insns): Rewrite to handle corner case.
199
486499d0
CL
2002010-02-08 Christophe Lyon <christophe.lyon@st.com>
201
202 * config/tc-arm.c (md_pcrel_from_section): Keep base to zero for
203 non-local branches (BFD_RELOC_THUMB_PCREL_BRANCH23,
204 BFD_RELOC_THUMB_PCREL_BLX, BFD_RELOC_ARM_PCREL_BLX,
205 BFD_RELOC_ARM_PCREL_CALL)
206
19ef5f3d
SA
2072010-02-08 Sterling Augustine <sterling@tensilica.com>
208
209 * config/tc-xtensa.c (frag_format_size): Generalize logic to
210 handle more instruction sizes and fetch widths.
211 (branch_align_power): Likewise.
212 (text_align_power): Likewise.
213 (bytes_to_stretch): Likewise.
214
ce3d2015
AM
2152010-02-08 Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
216
217 * config/tc-ppc.c (md_show_usage): Mention -mtitan. Don't use tabs.
218 (ppc_mach): Handle titan.
219 * doc/c-ppc.texi: Mention -mtitan.
220
19ef5f3d
SA
2212010-02-05 Sterling Augustine <sterling@tensilica.com>
222
223 * config/tc-xtensa.c (UNREACHABLE_MAX_WIDTH): Delete and
224 replace with...
225 (xtensa_fetch_width) ...this.
226
1e4cb857
JM
2272010-02-05 Joseph Myers <joseph@codesourcery.com>
228
229 * Makefile.am (CPU_TYPES, OBJ_FORMATS, CPU_OBJ_VALID,
230 MULTI_CPU_TYPES, MULTI_CPU_OBJ_VALID): Remove.
231 * Makefile.in: Regenerate.
232
68339fdf
SP
2332010-02-03 Quentin Neill <quentin.neill@amd.com>
234
235 * config/tc-i386.c (cpu_arch): Change amdfam15 to bdver1.
236 (i386_align_code): Rename PROCESSOR_AMDFAM15 to PROCESSOR_BDVER1.
237 * config/tc-i386.h (processor_type): Same.
238 * doc/c-i386.texi: Change amdfam15 to bdver1.
239
99b253c5
NC
2402010-01-29 Nick Clifton <nickc@redhat.com>
241
242 PR 11136
243 * config/tc-arm.c (neon_check_type): Handle a neon_shape value of
244 NS_NULL.
245
31907d5e
DK
2462010-01-27 Dave Korn <dave.korn.cygwin@gmail.com>
247
248 * NEWS: Mention new feature.
249 * config/obj-coff.c (obj_coff_section): Accept digits and use
250 to override default section alignment power if specified.
251 * doc/as.texinfo (.section directive): Update documentation.
252
539f890d
L
2532010-01-27 H.J. Lu <hongjiu.lu@intel.com>
254
255 * config/tc-i386.c (avxscalar): New.
256 (OPTION_MAVXSCALAR): Likewise.
257 (build_vex_prefix): Select vector_length for scalar instructions
258 based on avxscalar.
259 (md_longopts): Add OPTION_MAVXSCALAR.
260 (md_parse_option): Handle OPTION_MAVXSCALAR.
261 (md_show_usage): Add -mavxscalar=.
262
263 * doc/c-i386.texi: Document -mavxscalar=.
264
80de6e00
L
2652010-01-24 H.J. Lu <hongjiu.lu@intel.com>
266
267 * config/tc-i386.c (build_vex_prefix): Set i.vex.bytes[0] to
268 0xc4 individually.
269
c865e45b
RS
2702010-01-23 Richard Sandiford <r.sandiford@uk.ibm.com>
271
272 * write.h (fix_at_start): Declare.
273 * write.c (fix_new_internal): Add at_beginning parameter.
274 Use it instead of REVERSE_SORT_RELOCS. Fix the handling of
275 seg_fix_tailP for the at_beginning/REVERSE_SORT_RELOCS case.
276 (fix_new, fix_new_exp): Update accordingly.
277 (fix_at_start): New function.
278 * config/tc-ppc.c (md_pseudo_table): Add .ref to the OBJ_XCOFF section.
279 (ppc_ref): New function, for OBJ_XCOFF.
280 (md_apply_fix): Handle BFD_RELOC_NONE for OBJ_XCOFF.
281 * config/te-i386aix.h (REVERSE_SORT_RELOCS): Remove #undef.
282
53e5c8fe
RO
2832010-01-21 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
284
285 * config/te-solaris.h (DWARF2_EH_FRAME_READ_ONLY): Make read-only
286 on 64-bit Solaris/x86.
287 Include obj-format.h earlier.
288
55786da2 2892010-01-21 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
99b253c5 290
55786da2
AK
291 * config/tc-s390.c (s390_elf_final_processing): New function.
292 * config/tc-s390.h (elf_tc_final_processing): New macro definition.
293 (s390_elf_final_processing): Added prototype.
294
295
760f3a89
NC
2962010-01-20 Nick Clifton <nickc@redhat.com>
297
298 PR 11109
299 * config/tc-arm.c (do_neon_cvt): Rename to do_neon_cvt_1. Add
300 code to handle round-to-zero for VCVT conversions.
301 (do_neon_cvt): New. Call do_neon_cvt_1.
302 (do_neon_cvtr): New. Call do_neon_cvt_1.
303 (insns): Use do_neon_cvt for VCVT insn and do_neon_cvtr for VCVTR
304 insn.
305
37a1f277
TG
3062010-01-18 Tristan Gingold <gingold@adacore.com>
307
308 * config/tc-ia64.c (ia64_vms_note): Generate 24 bytes note headers.
760f3a89 309
a6461c02
SP
3102010-01-15 Sebastian Pop <sebastian.pop@amd.com>
311
312 * config/tc-i386.c (md_assemble): Before accessing the IMM field
313 check that it's not an XOP insn.
314
62fb9fe1
JZ
3152010-01-14 Jie Zhang <jie.zhang@analog.com>
316
317 * config/bfin-aux.h: Remove argument names in function
318 declarations.
319 * config/bfin-lex.l (parse_int): Fix shadowed variable name
320 warning.
321 * config/bfin-parse.y (value_match): Remove argument names
322 in declaration.
323 (notethat): Likewise.
324 (yyerror): Likewise.
325
afa62d5e
DJ
3262010-01-13 Daniel Jacobowitz <dan@codesourcery.com>
327
328 * config/tc-arm.c (do_t_nop): Correct check for Thumb-2 NOP.
329
52b010e4
NC
3302010-01-13 Nick Clifton <nickc@redhat.com>
331
332 * config/tc-h8300.c (h8300_elf_section): New function - issue a
333 warning message if a new section is created without setting any
334 attributes for it.
335 (md_pseudo_table): Intercept section creation pseudos.
336 (md_pcrel_from): Replace abort with an error message.
337 * config/obj-elf.c (obj_elf_section_name): Export this function.
338 * config/obj-elf.h (obj_elf_section_name): Prototype.
339
cc761f75
AM
3402010-01-12 Alan Modra <amodra@gmail.com>
341
342 PR 11122
343 * listing.c (print_source): Add one to line number.
344
3725885a
RW
3452010-01-09 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
346
347 * Makefile.in: Regenerate.
348 * configure: Regenerate.
349 * doc/Makefile.in: Regenerate.
350
5256a5b0
L
3512010-01-08 H.J. Lu <hongjiu.lu@intel.com>
352
353 * version.c (parse_args): Change to "Copyright 2010".
354
69dd9865
SP
3552010-01-06 Quentin Neill <quentin.neill@amd.com>
356
357 * config/tc-i386.c (cpu_arch): Add amdfam15.
358 (i386_align_code): Add PROCESSOR_AMDFAM15 cases.
359 * config/tc-i386.h (processor_type): Add PROCESSOR_AMDFAM15.
360 * doc/c-i386.texi: Add amdfam15.
361
4316f0d2
DG
3622010-01-04 Daniel Gutson <dgutson@codesourcery.com>
363
364 * config/tc-arm.c (do_neon_logic): Accept imm value
365 in the third operand too.
366 (operand_parse_code): OP_RNDQ_IMVNb renamed to
367 OP_RNDQ_Ibig.
368 (parse_operands): OP_NILO case removed, applied renaming.
369 (insns): Neon shape changed for some logic instructions.
370
b1a769ed
DG
3712010-01-04 Daniel Gutson <dgutson@codesourcery.com>
372
373 * config/tc-arm.c (do_neon_ldx_stx): Added
374 validation for vector load/store insns.
375
0dc93057
AM
3762010-01-04 Edmar Wienskoski <edmar@freescale.com>
377
378 * config/tc-ppc.c (md_show_usage): Document -me500mc64.
379
88714cb8
DG
3802010-01-03 Daniel Gutson <dgutson@codesourcery.com>
381
382 * config/tc-arm.c (struct arm_it): New flag 'is_neon'.
383 (NEON_ENC_*): Macros renamed to _NEON_ENC_*.
384 (NEON_ENCODE): New macro.
385 (check_neon_suffixes): New macro.
386 (do_vfp_cond_or_thumb): Set the 'is_neon' flag.
387 (do_vfp_nsyn_opcode): Likewise.
388 (do_vfp_nsyn_nmul): Use the new 'NEON_ENCODE' macro.
389 (do_vfp_nsyn_cmp): Likewise.
390 (do_neon_shl_imm): Likewise.
391 (do_neon_qshl_imm): Likewise.
392 (neon_dyadic_misc): Likewise.
393 (do_neon_mac_maybe_scalar): Likewise.
394 (do_neon_qdmulh): Likewise.
395 (do_neon_qmovn): Likewise.
396 (do_neon_qmovun): Likewise.
397 (do_neon_movn): Likewise.
398 (neon_mac_reg_scalar_long): Likewise.
399 (do_neon_vmull): Likewise.
400 (do_neon_trn): Likewise.
401 (do_neon_ldx_stx): Likewise.
402 (neon_dp_fixup): Changed signature and set the flag.
403 (neon_three_same): Call the above with new signature.
404 (neon_two_same): Likewise.
405 (neon_imm_shift): Likewise.
406 (neon_mul_mac): Likewise.
407 (do_neon_abs_neg): Likewise.
408 (neon_mixed_length): Likewise.
409 (do_neon_ext): Likewise.
410 (do_neon_mov): Likewise.
411 (do_neon_tbl_tbx): Likewise.
412 (do_neon_logic): Likewise, and use the new 'NEON_ENCODE' macro.
413 (neon_compare): Likewise.
414 (do_neon_shll): Likewise.
415 (do_neon_cvt): Likewise.
416 (do_neon_mvn): Likewise.
417 (do_neon_dup): Likewise.
0dc93057 418 (md_assemble): Call check_neon_suffixes ().
99f1a7a7 419
43ecc30f 420For older changes see ChangeLog-2009
08d56133
NC
421\f
422Local Variables:
423mode: change-log
424left-margin: 8
425fill-column: 74
426version-control: never
427End:
This page took 0.441002 seconds and 4 git commands to generate.