projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
gas/
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
bb8f5920
L		 12006-04-18 H.J. Lu <hongjiu.lu@intel.com>
2
3 PR gas/2533
4 * config/tc-i386.c (i386_immediate): Check illegal immediate
5 register operand.
6
23d9d9de
AM		 72006-04-18 Alan Modra <amodra@bigpond.net.au>
8
64e74474
AM		 9 * config/tc-i386.c: Formatting.
10 (output_disp, output_imm): ISO C90 params.
11
6cbe03fb
AM		 12 * frags.c (frag_offset_fixed_p): Constify args.
13 * frags.h (frag_offset_fixed_p): Ditto.
14
23d9d9de
AM		 15 * config/tc-dlx.h (tc_coff_symbol_emit_hook): Delete.
16 (COFF_MAGIC): Delete.
a37d486e
AM		 17
18 * config/tc-xc16x.h (TC_LINKRELAX_FIXUP): Delete.
19
e7403566
DJ		 202006-04-16 Daniel Jacobowitz <dan@codesourcery.com>
21
22 * po/POTFILES.in: Regenerated.
23
58ab4f3d
MM		 242006-04-16 Mark Mitchell <mark@codesourcery.com>
25
26 * doc/as.texinfo: Mention that some .type syntaxes are not
27 supported on all architectures.
28
482fd9f9
BW		 292006-04-14 Sterling Augustine <sterling@tensilica.com>
30
31 * config/tc-xtensa.c (emit_single_op): Do not relax MOVI
32 instructions when such transformations have been disabled.
33
05d58145
BW		 342006-04-10 Sterling Augustine <sterling@tensilica.com>
35
36 * config/tc-xtensa.c (xg_assemble_vliw_tokens): Record loop target
37 symbols in RELAX[_CHECK]_ALIGN_NEXT_OPCODE frags.
38 (xtensa_fix_close_loop_end_frags): Use the recorded values instead of
39 decoding the loop instructions. Remove current_offset variable.
40 (xtensa_fix_short_loop_frags): Likewise.
41 (min_bytes_to_other_loop_end): Remove current_offset argument.
42
9e75b3fa
AM		 432006-04-09 Arnold Metselaar <arnold.metselaar@planet.nl>
44
a37d486e 45 * config/tc-z80.c (z80_optimize_expr): Removed.
9e75b3fa
AM		 46 * config/tc-z80.h (z80_optimize_expr, md_optimize_expr): Removed.
47
d727e8c2
NC		 482006-04-07 Joerg Wunsch <j.gnu@uriah.heep.sax.de>
49
50 * gas/config/tc-avr.c (mcu_types): Add support for attiny261,
51 attiny461, attiny861, attiny25, attiny45, attiny85,attiny24,
52 attiny44, attiny84, at90pwm2, at90pwm3, atmega164, atmega324,
53 atmega644, atmega329, atmega3290, atmega649, atmega6490,
54 atmega406, atmega640, atmega1280, atmega1281, at90can32,
55 at90can64, at90usb646, at90usb647, at90usb1286 and
56 at90usb1287.
57 Move atmega48 and atmega88 from AVR_ISA_M8 to AVR_ISA_PWMx.
58
d252fdde
PB		 592006-04-07 Paul Brook <paul@codesourcery.com>
60
61 * config/tc-arm.c (parse_operands): Set default error message.
62
ab1eb5fe
PB		 632006-04-07 Paul Brook <paul@codesourcery.com>
64
65 * config/tc-arm.c (parse_tb): Set inst.error before returning FAIL.
66
7ae2971b
PB		 672006-04-07 Paul Brook <paul@codesourcery.com>
68
69 * config/tc-arm.c (md_apply_fix): Set H bit on blx instruction.
70
53365c0d
PB		 712006-04-07 Paul Brook <paul@codesourcery.com>
72
73 * config/tc-arm.c (THUMB2_LOAD_BIT): Define.
74 (move_or_literal_pool): Handle Thumb-2 instructions.
75 (do_t_ldst): Call move_or_literal_pool for =N addressing modes.
76
45aa61fe
AM		 772006-04-07 Alan Modra <amodra@bigpond.net.au>
78
79 PR 2512.
80 * config/tc-i386.c (match_template): Move 64-bit operand tests
81 inside loop.
82
108a6f8e
CD		 832006-04-06 Carlos O'Donell <carlos@codesourcery.com>
84
85 * po/Make-in: Add install-html target.
86 * Makefile.am: Add install-html and install-html-recursive targets.
87 * Makefile.in: Regenerate.
88 * configure.in: AC_SUBST datarootdir, docdir, htmldir.
89 * configure: Regenerate.
90 * doc/Makefile.am: Add install-html and install-html-am targets.
91 * doc/Makefile.in: Regenerate.
92
ec651a3b
AM		 932006-04-06 Alan Modra <amodra@bigpond.net.au>
94
95 * frags.c (frag_offset_fixed_p): Reinitialise offset before
96 second scan.
97
910600e9
RS		 982006-04-05 Richard Sandiford <richard@codesourcery.com>
99 Daniel Jacobowitz <dan@codesourcery.com>
100
101 * config/tc-sparc.c (sparc_target_format): Handle TE_VXWORKS.
102 (GOTT_BASE, GOTT_INDEX): New.
103 (tc_gen_reloc): Don't alter relocations against GOTT_BASE and
104 GOTT_INDEX when generating VxWorks PIC.
105 * configure.tgt (sparc*-*-vxworks*): Remove this special case;
106 use the generic *-*-vxworks* stanza instead.
107
99630778
AM		 1082006-04-04 Alan Modra <amodra@bigpond.net.au>
109
110 PR 997
111 * frags.c (frag_offset_fixed_p): New function.
112 * frags.h (frag_offset_fixed_p): Declare.
113 * expr.c (expr): Use frag_offset_fixed_p when simplifying subtraction.
114 (resolve_expression): Likewise.
115
a02728c8
BW		 1162006-04-03 Sterling Augustine <sterling@tensilica.com>
117
118 * config/tc-xtensa.c (init_op_placement_info_table): Check for formats
119 of the same length but different numbers of slots.
120
9dfde49d
AS		 1212006-03-30 Andreas Schwab <schwab@suse.de>
122
123 * configure.in: Fix help string for --enable-targets option.
124 * configure: Regenerate.
125
2da12c60
NS		 1262006-03-28 Nathan Sidwell <nathan@codesourcery.com>
127
6d89cc8f
NS		 128 * gas/config/tc-m68k.c (find_cf_chip): Merge into ...
129 (m68k_ip): ... here. Use for all chips. Protect against buffer
130 overrun and avoid excessive copying.
131
2da12c60
NS		 132 * config/tc-m68k.c (m68000_control_regs, m68010_control_regs,
133 m68020_control_regs, m68040_control_regs, m68060_control_regs,
134 mcf_control_regs, mcf5208_control_regs, mcf5213_control_regs,
135 mcf5329_control_regs, mcf5249_control_regs, mcf528x_control_regs,
136 mcfv4e_control_regs, m68010_control_regs): Rename and reorder to ...
137 (m68000_ctrl, m68010_ctrl, m68020_ctrl, m68040_ctrl, m68060_ctrl,
138 mcf_ctrl, mcf5208_ctrl, mcf5213_ctrl, mcf5235_ctrl, mcf5249_ctrl,
139 mcf5216_ctrl, mcf5250_ctrl, mcf5271_ctrl, mcf5272_ctrl,
140 mcf5282_ctrl, mcfv4e_ctrl): ... these.
141 (mcf5275_ctrl, mcf5329_ctrl, mcf5373_ctrl): New.
142 (struct m68k_cpu): Change chip field to control_regs.
143 (current_chip): Remove.
144 (control_regs): New.
145 (m68k_archs, m68k_extensions): Adjust.
146 (m68k_cpus): Reorder to be in cpu number order. Adjust.
147 (CPU_ALLOW_MC, CPU_ALLOW_NEGATION): Remove.
148 (find_cf_chip): Reimplement for new organization of cpu table.
149 (select_control_regs): Remove.
150 (mri_chip): Adjust.
151 (struct save_opts): Save control regs, not chip.
152 (s_save, s_restore): Adjust.
153 (m68k_lookup_cpu): Give deprecated warning when necessary.
154 (m68k_init_arch): Adjust.
155 (md_show_usage): Adjust for new cpu table organization.
156
1ac4baed
BS		 1572006-03-25 Bernd Schmidt <bernd.schmidt@analog.com>
158
159 * config/bfin-defs.h (Expr_Node_Type enum): Add Expr_Node_GOT_Reloc.
160 * config/bfin-lex.l: Recognize GOT17M4 and FUNCDESC_GOT17M4.
161 * config/bfin-parse.y: Include "libbfd.h", "elf/common.h" and
162 "elf/bfin.h".
163 (GOT17M4, FUNCDESC_GOT17M4): New tokens of type <value>.
164 (any_gotrel): New rule.
165 (got): Use it, and create Expr_Node_GOT_Reloc nodes.
166 * config/tc-bfin.c: Include "libbfd.h", "elf/common.h" and
167 "elf/bfin.h".
168 (DEFAULT_FLAGS, bfin_flags, bfin_pic_flag): New.
169 (bfin_pic_ptr): New function.
170 (md_pseudo_table): Add it for ".picptr".
171 (OPTION_FDPIC): New macro.
172 (md_longopts): Add -mfdpic.
173 (md_parse_option): Handle it.
174 (md_begin): Set BFD flags.
175 (md_apply_fix3, bfin_fix_adjustable): Handle new relocs.
176 (bfin_gen_ldstidxi): Adjust to match the trees that the parser gives
177 us for GOT relocs.
178 * Makefile.am (bfin-parse.o): Update dependencies.
179 (DEPTC_bfin_elf): Likewise.
180 * Makefile.in: Regenerate.
181
a9d34880
RS		 1822006-03-25 Richard Sandiford <richard@codesourcery.com>
183
184 * config/tc-m68k.c (m68k_cpus): Change cpu_cf5208 entries to use
185 mcfemac instead of mcfmac.
186
0a44bf69
RS		 1872006-03-22 Richard Sandiford <richard@codesourcery.com>
188 Daniel Jacobowitz <dan@codesourcery.com>
189 Phil Edwards <phil@codesourcery.com>
190 Zack Weinberg <zack@codesourcery.com>
191 Mark Mitchell <mark@codesourcery.com>
192 Nathan Sidwell <nathan@codesourcery.com>
193
194 * config/tc-mips.c (mips_target_format): Handle vxworks targets.
195 (md_begin): Complain about -G being used for PIC. Don't change
196 the text, data and bss alignments on VxWorks.
197 (reloc_needs_lo_p): Don't return true for R_MIPS_GOT16 when
198 generating VxWorks PIC.
199 (load_address): Extend SVR4_PIC handling to VXWORKS_PIC.
200 (macro): Likewise, but do not treat la $25 specially for
201 VxWorks PIC, and do not handle jal.
202 (OPTION_MVXWORKS_PIC): New macro.
203 (md_longopts): Add -mvxworks-pic.
204 (md_parse_option): Don't complain about using PIC and -G together here.
205 Handle OPTION_MVXWORKS_PIC.
206 (md_estimate_size_before_relax): Always use the first relaxation
207 sequence on VxWorks.
208 * config/tc-mips.h (VXWORKS_PIC): New.
209
080eb7fe
PB		 2102006-03-21 Paul Brook <paul@codesourcery.com>
211
212 * config/tc-arm.c (md_apply_fix): Fix typo in offset mask.
213
03aaa593
BW		 2142006-03-21 Sterling Augustine <sterling@tensilica.com>
215
216 * config/tc-xtensa.c (enforce_three_byte_loop_align): New flag.
217 (xtensa_setup_hw_workarounds): Set this new flag for older hardware.
218 (get_loop_align_size): New.
219 (xtensa_end): Skip xtensa_mark_narrow_branches when not aligning.
220 (xtensa_mark_zcl_first_insns): Prevent widening of first loop frag.
221 (get_text_align_power): Rewrite to handle inputs in the range 2-8.
222 (get_noop_aligned_address): Use get_loop_align_size.
223 (get_aligned_diff): Likewise.
224
3e94bf1a
PB		 2252006-03-21 Paul Brook <paul@codesourcery.com>
226
227 * config/tc-arm.c (insns): Correct opcodes for ldrbt and strbt.
228
dfa9f0d5
PB		 2292006-03-20 Paul Brook <paul@codesourcery.com>
230
231 * config/tc-arm.c (BAD_BRANCH, BAD_NOT_IT): Define.
232 (do_t_branch): Encode branches inside IT blocks as unconditional.
233 (do_t_cps): New function.
234 (do_t_blx, do_t_bkpt, do_t_branch23, do_t_bx, do_t_bxj, do_t_cpsi,
235 do_t_czb, do_t_it, do_t_setend, do_t_tb): Add IT constaints.
236 (opcode_lookup): Allow conditional suffixes on all instructions in
237 Thumb mode.
238 (md_assemble): Advance condexec state before checking for errors.
239 (insns): Use do_t_cps.
240
6e1cb1a6
PB		 2412006-03-20 Paul Brook <paul@codesourcery.com>
242
243 * config/tc-arm.c (output_relax_insn): Call dwarf2_emit_insn before
244 outputting the insn.
245
0a966e2d
JBG		 2462006-03-18 Jan-Benedict Glaw <jbglaw@lug-owl.de>
247
248 * config/tc-vax.c: Update copyright year.
249 * config/tc-vax.h: Likewise.
250
a49fcc17
JBG		 2512006-03-18 Jan-Benedict Glaw <jbglaw@lug-owl.de>
252
253 * config/tc-vax.c (md_chars_to_number): Used only locally, so
254 make it static.
255 * config/tc-vax.h (md_chars_to_number): Remove obsolete declaration.
256
f5208ef2
PB		 2572006-03-17 Paul Brook <paul@codesourcery.com>
258
259 * config/tc-arm.c (insns): Add ldm and stm.
260
cb4c78d6
BE		 2612006-03-17 Ben Elliston <bje@au.ibm.com>
262
263 PR gas/2446
264 * doc/as.texinfo (Ident): Document this directive more thoroughly.
265
c16d2bf0
PB		 2662006-03-16 Paul Brook <paul@codesourcery.com>
267
268 * config/tc-arm.c (insns): Add "svc".
269
80ca4e2c
BW		 2702006-03-13 Bob Wilson <bob.wilson@acm.org>
271
272 * config/tc-xtensa.c (xg_translate_sysreg_op): Remove has_underbar
273 flag and avoid double underscore prefixes.
274
3a4a14e9
PB		 2752006-03-10 Paul Brook <paul@codesourcery.com>
276
277 * config/tc-arm.c (md_begin): Handle EABIv5.
278 (arm_eabis): Add EF_ARM_EABI_VER5.
279 * doc/c-arm.texi: Document -meabi=5.
280
518051dc
BE		 2812006-03-10 Ben Elliston <bje@au.ibm.com>
282
283 * app.c (do_scrub_chars): Simplify string handling.
284
00a97672
RS		 2852006-03-07 Richard Sandiford <richard@codesourcery.com>
286 Daniel Jacobowitz <dan@codesourcery.com>
287 Zack Weinberg <zack@codesourcery.com>
288 Nathan Sidwell <nathan@codesourcery.com>
289 Paul Brook <paul@codesourcery.com>
290 Ricardo Anguiano <anguiano@codesourcery.com>
291 Phil Edwards <phil@codesourcery.com>
292
293 * config/tc-arm.c (md_apply_fix): Install a value of zero into a
294 BFD_RELOC_ARM_OFFSET_IMM field if we're going to generate a RELA
295 R_ARM_ABS12 reloc.
296 (tc_gen_reloc): Keep the original fx_offset for RELA pc-relative
297 relocs, but adjust by md_pcrel_from_section. Create R_ARM_ABS12
298 relocations for BFD_RELOC_ARM_OFFSET_IMM on RELA targets.
299
b29757dc
BW		 3002006-03-06 Bob Wilson <bob.wilson@acm.org>
301
302 * config/tc-xtensa.c (xtensa_post_relax_hook): Generate literal tables
303 even when using the text-section-literals option.
304
0b2e31dc
NS		 3052006-03-06 Nathan Sidwell <nathan@codesourcery.com>
306
307 * config/tc-m68k.c (m68k_extensions): Allow 'float' on both m68k
308 and cf.
309 (m68k_ip): <case 'J'> Check we have some control regs.
310 (md_parse_option): Allow raw arch switch.
311 (m68k_init_arch): Better detection of arch/cpu mismatch. Detect
312 whether 68881 or cfloat was meant by -mfloat.
313 (md_show_usage): Adjust extension display.
314 (m68k_elf_final_processing): Adjust.
315
df406460
NC		 3162006-03-03 Bjoern Haase <bjoern.m.haase@web.de>
317
318 * config/tc-avr.c (avr_mod_hash_value): New function.
319 (md_apply_fix, exp_mod): Use BFD_RELOC_HH8_LDI and
320 BFD_RELOC_MS8_LDI for hlo8() and hhi8()
321 (md_begin): Set linkrelax variable to 1, use avr_mod_hash_value
322 instead of int avr_ldi_expression: use avr_mod_hash_value instead
323 of (int).
324 (tc_gen_reloc): Handle substractions of symbols, if possible do
325 fixups, abort otherwise.
326 * config/tc-avr.h (TC_LINKRELAX_FIXUP, TC_VALIDATE_FIX,
327 tc_fix_adjustable): Define.
328
53022e4a
JW		 3292006-03-02 James E Wilson <wilson@specifix.com>
330
331 * config/tc-ia64.c (emit_one_bundle): For IA64_OPCODE_LAST, if we
332 change the template, then clear md.slot[curr].end_of_insn_group.
333
9f6f925e
JB		 3342006-02-28 Jan Beulich <jbeulich@novell.com>
335
336 * macro.c (get_any_string): Don't insert quotes for <>-quoted input.
337
0e31b3e1
JB		 3382006-02-28 Jan Beulich <jbeulich@novell.com>
339
340 PR/1070
341 * macro.c (getstring): Don't treat parentheses special anymore.
342 (get_any_string): Don't consider '(' and ')' as quoting anymore.
343 Special-case '(', ')', '[', and ']' when dealing with non-quoting
344 characters.
345
10cd14b4
AM		 3462006-02-28 Mat <mat@csail.mit.edu>
347
348 * dwarf2dbg.c (get_filenum): Don't inadvertently decrease files_in_use.
349
63752a75
JJ		 3502006-02-27 Jakub Jelinek <jakub@redhat.com>
351
352 * dw2gencfi.c (struct fde_entry, struct cie_entry): Add signal_frame
353 field.
354 (CFI_signal_frame): Define.
355 (cfi_pseudo_table): Add .cfi_signal_frame.
356 (dot_cfi): Handle CFI_signal_frame.
357 (output_cie): Handle cie->signal_frame.
358 (select_cie_for_fde): Don't share CIE if signal_frame flag is
359 different. Copy signal_frame from FDE to newly created CIE.
360 * doc/as.texinfo: Document .cfi_signal_frame.
361
f7d9e5c3
CD		 3622006-02-27 Carlos O'Donell <carlos@codesourcery.com>
363
364 * doc/Makefile.am: Add html target.
365 * doc/Makefile.in: Regenerate.
366 * po/Make-in: Add html target.
367
331d2d0d
L		 3682006-02-27 H.J. Lu <hongjiu.lu@intel.com>
369
8502d882 370 * config/tc-i386.c (output_insn): Support Intel Merom New
331d2d0d
L		 371 Instructions.
372
8502d882 373 * config/tc-i386.h (CpuMNI): New.
331d2d0d
L		 374 (CpuUnknownFlags): Add CpuMNI.
375
10156f83
DM		 3762006-02-24 David S. Miller <davem@sunset.davemloft.net>
377
378 * config/tc-sparc.c (priv_reg_table): Add entry for "gl".
379 (hpriv_reg_table): New table for hyperprivileged registers.
380 (sparc_ip): New cases '$' and '%' for wrhpr/rdhpr hyperprivileged
381 register encoding.
382
6772dd07
DD		 3832006-02-24 DJ Delorie <dj@redhat.com>
384
385 * config/tc-m32c.h (md_apply_fix): Define to m32c_apply_fix.
386 (tc_gen_reloc): Don't define.
387 * config/tc-m32c.c (rl_for, relaxable): New convenience macros.
388 (OPTION_LINKRELAX): New.
389 (md_longopts): Add it.
390 (m32c_relax): New.
391 (md_parse_options): Set it.
392 (md_assemble): Emit relaxation relocs as needed.
393 (md_convert_frag): Emit relaxation relocs as needed.
394 (md_cgen_lookup_reloc): Add LAB_8_8 and LAB_8_16.
395 (m32c_apply_fix): New.
396 (tc_gen_reloc): New.
397 (m32c_force_relocation): Force out jump relocs when relaxing.
398 (m32c_fix_adjustable): Return false if relaxing.
399
62b3e311
PB		 4002006-02-24 Paul Brook <paul@codesourcery.com>
401
402 * config/arm/tc-arm.c (arm_ext_v6_notm, arm_ext_div, arm_ext_v7,
403 arm_ext_v7a, arm_ext_v7r, arm_ext_v7m): New variables.
404 (struct asm_barrier_opt): Define.
405 (arm_v7m_psr_hsh, arm_barrier_opt_hsh): New variables.
406 (parse_psr): Accept V7M psr names.
407 (parse_barrier): New function.
408 (enum operand_parse_code): Add OP_oBARRIER.
409 (parse_operands): Implement OP_oBARRIER.
410 (do_barrier): New function.
411 (do_dbg, do_pli, do_t_barrier, do_t_dbg, do_t_div): New functions.
412 (do_t_cpsi): Add V7M restrictions.
413 (do_t_mrs, do_t_msr): Validate V7M variants.
414 (md_assemble): Check for NULL variants.
415 (v7m_psrs, barrier_opt_names): New tables.
416 (insns): Add V7 instructions. Mark V6 instructions absent from V7M.
417 (md_begin): Initialize arm_v7m_psr_hsh and arm_barrier_opt_hsh.
418 (arm_cpu_option_table): Add Cortex-M3, R4 and A8.
419 (arm_arch_option_table): Add armv7, armv7a, armv7r and armv7m.
420 (struct cpu_arch_ver_table): Define.
421 (cpu_arch_ver): New.
422 (aeabi_set_public_attributes): Use cpu_arch_ver. Set
423 Tag_CPU_arch_profile.
424 * doc/c-arm.texi: Document new cpu and arch options.
425
59cf82fe
L		 4262006-02-23 H.J. Lu <hongjiu.lu@intel.com>
427
428 * config/tc-ia64.c (operand_match): Handle IA64_OPND_IMMU5b.
429
19a7219f
L		 4302006-02-23 H.J. Lu <hongjiu.lu@intel.com>
431
432 * config/tc-ia64.c: Update copyright years.
433
7f3dfb9c
L		 4342006-02-22 H.J. Lu <hongjiu.lu@intel.com>
435
436 * config/tc-ia64.c (specify_resource): Add the rule 17 from
437 SDM 2.2.
438
f40d1643
PB		 4392005-02-22 Paul Brook <paul@codesourcery.com>
440
441 * config/tc-arm.c (do_pld): Remove incorrect write to
442 inst.instruction.
443 (encode_thumb32_addr_mode): Use correct operand.
444
216d22bc
PB		 4452006-02-21 Paul Brook <paul@codesourcery.com>
446
447 * config/tc-arm.c (md_apply_fix): Fix off-by-one errors.
448
d70c5fc7
NC		 4492006-02-17 Shrirang Khisti <shrirangk@kpitcummins.com>
450 Anil Paranjape <anilp1@kpitcummins.com>
451 Shilin Shakti <shilins@kpitcummins.com>
452
453 * Makefile.am: Add xc16x related entry.
454 * Makefile.in: Regenerate.
455 * configure.in: Added xc16x related entry.
456 * configure: Regenerate.
457 * config/tc-xc16x.h: New file
458 * config/tc-xc16x.c: New file
459 * doc/c-xc16x.texi: New file for xc16x
460 * doc/all.texi: Entry for xc16x
461 * doc/Makefile.texi: Added c-xc16x.texi
462 * NEWS: Announce the support for the new target.
463
aaa2ab3d
NH		 4642006-02-16 Nick Hudson <nick.hudson@dsl.pipex.com>
465
466 * configure.tgt: set emulation for mips-*-netbsd*
467
82de001f
JJ		 4682006-02-14 Jakub Jelinek <jakub@redhat.com>
469
470 * config.in: Rebuilt.
471
431ad2d0
BW		 4722006-02-13 Bob Wilson <bob.wilson@acm.org>
473
474 * config/tc-xtensa.c (xg_add_opcode_fix): Number operands starting
475 from 1, not 0, in error messages.
476 (md_assemble): Simplify special-case check for ENTRY instructions.
477 (tinsn_has_invalid_symbolic_operands): Do not include opcode and
478 operand in error message.
479
94089a50
JM		 4802006-02-13 Joseph S. Myers <joseph@codesourcery.com>
481
482 * configure.tgt (arm-*-linux-gnueabi*): Change to
483 arm-*-linux-*eabi*.
484
52de4c06
NC		 4852006-02-10 Nick Clifton <nickc@redhat.com>
486
70e45ad9
NC		 487 * config/tc-crx.c (check_range): Ensure that the sign bit of a
488 32-bit value is propagated into the upper bits of a 64-bit long.
489
52de4c06
NC		 490 * config/tc-arc.c (init_opcode_tables): Fix cast.
491 (arc_extoper, md_operand): Likewise.
492
21af2bbd
BW		 4932006-02-09 David Heine <dlheine@tensilica.com>
494
495 * config/tc-xtensa.c (xg_assembly_relax): Increment steps_taken for
496 each relaxation step.
497
75a706fc
L		 4982006-02-09 Eric Botcazou <ebotcazou@libertysurf.fr>
499
500 * configure.in (CHECK_DECLS): Add vsnprintf.
501 * configure: Regenerate.
502 * messages.c (errno.h, stdarg.h, varargs.h, va_list): Do not
503 include/declare here, but...
504 * as.h: Move code detecting VARARGS idiom to the top.
505 (errno.h, stdarg.h, varargs.h, va_list): ...here.
506 (vsnprintf): Declare if not already declared.
507
0d474464
L		 5082006-02-08 H.J. Lu <hongjiu.lu@intel.com>
509
510 * as.c (close_output_file): New.
511 (main): Register close_output_file with xatexit before
512 dump_statistics. Don't call output_file_close.
513
266abb8f
NS		 5142006-02-07 Nathan Sidwell <nathan@codesourcery.com>
515
516 * config/tc-m68k.c (mcf5208_control_regs, mcf5213_control_regs,
517 mcf5329_control_regs): New.
518 (not_current_architecture, selected_arch, selected_cpu): New.
519 (m68k_archs, m68k_extensions): New.
520 (archs): Renamed to ...
521 (m68k_cpus): ... here. Adjust.
522 (n_arches): Remove.
523 (md_pseudo_table): Add arch and cpu directives.
524 (find_cf_chip, m68k_ip): Adjust table scanning.
525 (no_68851, no_68881): Remove.
526 (md_assemble): Lazily initialize.
527 (select_control_regs): Adjust cpu names. Add 5208, 5213, 5329.
528 (md_init_after_args): Move functionality to m68k_init_arch.
529 (mri_chip): Adjust table scanning.
530 (md_parse_option): Reimplement 'm' processing to add -march & -mcpu
531 options with saner parsing.
532 (m68k_lookup_cpu, m68k_set_arch, m68k_set_cpu, m68k_set_extension,
533 m68k_init_arch): New.
534 (s_m68k_cpu, s_m68k_arch): New.
535 (md_show_usage): Adjust.
536 (m68k_elf_final_processing): Set CF EF flags.
537 * config/tc-m68k.h (m68k_init_after_args): Remove.
538 (tc_init_after_args): Remove.
539 * doc/c-m68k.texi (M68K-Opts): Document -march, -mcpu options.
540 (M68k-Directives): Document .arch and .cpu directives.
541
134dcee5
AM		 5422006-02-05 Arnold Metselaar <arnold.metselaar@planet.nl>
543
544 * config/tc-z80.c (z80_start_line_hook): allow .equ and .defl as
545 synonyms for equ and defl.
546 (z80_cons_fix_new): New function.
547 (emit_byte): Disallow relative jumps to absolute locations.
548 (emit_data): Only handle defb, prototype changed, because defb is
549 now handled as pseudo-op rather than an instruction.
550 (instab): Entries for defb,defw,db,dw moved from here...
551 (md_pseudo_table): ... to here, use generic cons() for defw,dw.
552 Add entries for def24,def32,d24,d32.
553 (md_assemble): Improved error handling.
554 (md_apply_fix): New case BFD_RELOC_24, set fixP->fx_no_overflow to one.
555 * config/tc-z80.h (TC_CONS_FIX_NEW): Define.
556 (z80_cons_fix_new): Declare.
557 * doc/c-z80.texi (defb, db): Mention warning on overflow.
558 (def24,d24,def32,d32): New pseudo-ops.
559
a9931606
PB		 5602006-02-02 Paul Brook <paul@codesourcery.com>
561
562 * config/tc-arm.c (do_shift): Remove Thumb-1 constraint.
563
ef8d22e6
PB		 5642005-02-02 Paul Brook <paul@codesourcery.com>
565
566 * config/tc-arm.c (T2_OPCODE_MASK, T2_DATA_OP_SHIFT, T2_OPCODE_AND,
567 T2_OPCODE_BIC, T2_OPCODE_ORR, T2_OPCODE_ORN, T2_OPCODE_EOR,
568 T2_OPCODE_ADD, T2_OPCODE_ADC, T2_OPCODE_SBC, T2_OPCODE_SUB,
569 T2_OPCODE_RSB): Define.
570 (thumb32_negate_data_op): New function.
571 (md_apply_fix): Use it.
572
e7da6241
BW		 5732006-01-31 Bob Wilson <bob.wilson@acm.org>
574
575 * config/xtensa-istack.h (TInsn): Remove record_fix and sub_symbol
576 fields.
577 * config/tc-xtensa.h (xtensa_frag_type): Remove slot_sub_symbols field.
578 * config/tc-xtensa.c (md_apply_fix): Check for unexpected uses of
579 subtracted symbols.
580 (relaxation_requirements): Add pfinish_frag argument and use it to
581 replace setting tinsn->record_fix fields.
582 (xg_assemble_vliw_tokens): Adjust calls to relaxation_requirements
583 and vinsn_to_insnbuf. Remove references to record_fix and
584 slot_sub_symbols fields.
585 (xtensa_mark_narrow_branches): Delete unused code.
586 (is_narrow_branch_guaranteed_in_range): Handle expr that is not just
587 a symbol.
588 (convert_frag_immed): Adjust vinsn_to_insnbuf call and do not set
589 record_fix fields.
590 (tinsn_immed_from_frag): Remove code for handling slot_sub_symbols.
591 (vinsn_to_insnbuf): Change use of record_fixup argument, replacing use
592 of the record_fix field. Simplify error messages for unexpected
593 symbolic operands.
594 (set_expr_symbol_offset_diff): Delete.
595
79134647
PB		 5962006-01-31 Paul Brook <paul@codesourcery.com>
597
598 * config/tc-arm.c (arm_reg_parse): Check if reg is non-NULL.
599
e74cfd16
PB		 6002006-01-31 Paul Brook <paul@codesourcery.com>
601 Richard Earnshaw <rearnsha@arm.com>
602
603 * config/tc-arm.c: Use arm_feature_set.
604 (arm_ext_*, arm_arch_full, arm_arch_t2, arm_arch_none,
605 arm_cext_iwmmxt, arm_cext_xscale, arm_cext_maverick, fpu_fpa_ext_v1,
606 fpu_fpa_ext_v2, fpu_vfp_ext_v1xd, fpu_vfp_ext_v1, fpu_vfp_ext_v2):
607 New variables.
608 (insns): Use them.
609 (md_atof, opcode_select, opcode_select, md_assemble, md_assemble,
610 md_begin, arm_parse_extension, arm_parse_cpu, arm_parse_arch,
611 arm_parse_fpu, arm_parse_float_abi, aeabi_set_public_attributes,
612 s_arm_cpu, s_arm_arch, s_arm_fpu): Use macros for accessing CPU
613 feature flags.
614 (arm_legacy_option_table, arm_option_cpu_value_table): New types.
615 (arm_opts): Move old cpu/arch options from here...
616 (arm_legacy_opts): ... to here.
617 (md_parse_option): Search arm_legacy_opts.
618 (arm_cpus, arm_archs, arm_extensions, arm_fpus)
619 (arm_float_abis, arm_eabis): Make const.
620
d47d412e
BW		 6212006-01-25 Bob Wilson <bob.wilson@acm.org>
622
623 * config/tc-xtensa.c (md_apply_fix): Set value to zero for PLT relocs.
624
b14273fe
JZ		 6252006-01-21 Jie Zhang <jie.zhang@analog.com>
626
627 * config/bfin-parse.y (asm_1): Check value range for 16 bit immediate
628 in load immediate intruction.
629
39cd1c76
JZ		 6302006-01-21 Jie Zhang <jie.zhang@analog.com>
631
632 * config/bfin-parse.y (value_match): Use correct conversion
633 specifications in template string for __FILE__ and __LINE__.
634 (binary): Ditto.
635 (unary): Ditto.
636
67a4f2b7
AO		 6372006-01-18 Alexandre Oliva <aoliva@redhat.com>
638
639 Introduce TLS descriptors for i386 and x86_64.
640 * config/tc-i386.c (tc_i386_fix_adjustable): Handle
641 BFD_RELOC_386_TLS_GOTDESC, BFD_RELOC_386_TLS_DESC_CALL,
642 BFD_RELOC_X86_64_GOTPC32_TLSDESC, BFD_RELOC_X86_64_TLSDESC_CALL.
643 (optimize_disp): Emit fix up for BFD_RELOC_386_TLS_DESC_CALL and
644 BFD_RELOC_X86_64_TLSDESC_CALL immediately, and clear the
645 displacement bits.
646 (build_modrm_byte): Set up zero modrm for TLS desc calls.
647 (lex_got): Handle @tlsdesc and @tlscall.
648 (md_apply_fix, tc_gen_reloc): Handle the new relocations.
649
8ad7c533
NC		 6502006-01-11 Nick Clifton <nickc@redhat.com>
651
652 Fixes for building on 64-bit hosts:
653 * config/tc-avr.c (mod_index): New union to allow conversion
654 between pointers and integers.
655 (md_begin, avr_ldi_expression): Use it.
656 * config/tc-i370.c (md_assemble): Add cast for argument to print
657 statement.
658 * config/tc-tic54x.c (subsym_substitute): Likewise.
659 * config/tc-mn10200.c (md_assemble): Use a union to convert the
660 opindex field of fr_cgen structure into a pointer so that it can
661 be stored in a frag.
662 * config/tc-mn10300.c (md_assemble): Likewise.
663 * config/tc-frv.c (frv_debug_tomcat): Use %p to print pointer
664 types.
665 * config/tc-v850.c: Replace uses of (int) casts with correct
666 types.
667
4dcb3903
L		 6682006-01-09 H.J. Lu <hongjiu.lu@intel.com>
669
670 PR gas/2117
671 * symbols.c (snapshot_symbol): Don't change a defined symbol.
672
e0f6ea40
HPN		 6732006-01-03 Hans-Peter Nilsson <hp@bitrange.com>
674
675 PR gas/2101
676 * config/tc-mmix.c (mmix_handle_mmixal): Don't treat #[0-9][FB] as
677 a local-label reference.
678
e88d958a 679For older changes see ChangeLog-2005
08d56133
NC		 680\f
681Local Variables:
682mode: change-log
683left-margin: 8
684fill-column: 74
685version-control: never
686End:
GDB Binutils - Deliverables
This page took 0.343342 seconds and 4 git commands to generate.