* ld-elf/flags1.d: Adjust for MIPS text alignment.
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
99bfa74a
BS
12008-03-26 Bernd Schmidt <bernd.schmidt@analog.com>
2
3 From Jie Zhang <jie.zhang@analog.com>
4 * config/bfin-parse.y (asm_1): Check AREGS in comparison
c1db045b 5 instructions. And call yyerror when comparing PREG with
99bfa74a 6 DREG.
c1db045b
BS
7 (check_macfunc_option): New.
8 (check_macfuncs): Check option by calling check_macfunc_option.
9 Fix comparison always true warnings. Both scalar instructions
10 of vector instruction must share the same mode option. Only allow
11 option mode at the end of the second instruction of the vector.
12 (asm_1): Check option by calling check_macfunc_option.
99bfa74a 13
5746fb46
AK
142008-03-19 Andreas Krebbel <krebbel1@de.ibm.com>
15
16 * config/tc-s390.c (md_parse_option): z10 option added.
17
58c85be7
RW
182008-03-17 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
19
20 * aclocal.m4: Regenerate.
21 * configure: Likewise.
22 * Makefile.in: Likewise.
23 * doc/Makefile.in: Likewise.
24
da6b876e
AM
252008-03-17 Adrian Bunk <bunk@stusta.de>
26
27 PR 5946
28 * config/tc-hppa.c (is_same_frag): Delete.
29
3b492825
BW
302008-03-14 Sterling Augustine <sterling@tensilica.com>
31
32 * config/tc-xtensa.h (xtensa_relax_statesE): Update comment for
33 RELAX_LOOP_END_ADD_NOP.
34
5808f4a6
NC
352008-03-13 Evandro Menezes <evandro@yahoo.com>
36
37 PR gas/5895
38 * read.c (s_mexit): Warn if attempting to exit a macro when not
39 inside a macro definition.
40
50e7d84b
AM
412008-03-13 Alan Modra <amodra@bigpond.net.au>
42
43 * Makefile.am: Run "make dep-am".
44 * Makefile.in: Regenerate.
45 * configure: Regenerate.
46
15290f0a
PB
472008-03-09 Paul Brook <paul@codesourcery.com>
48
49 * config/tc-arm.c (arm_cpu_option_table): Add cortex-a9.
50 * doc/c-arm.texi: Add cortex-a9.
51
b1cc4aeb
PB
522008-03-09 Paul Brook <paul@codesourcery.com>
53
54 * config/tc-arm.c (fpu_vfp_ext_d32): New vairable.
55 (parse_vfp_reg_list, encode_arm_vfp_reg): Use it.
56 (arm_option_cpu_value): Add vfpv3-d16, vfpv2 and vfpv3.
57 (aeabi_set_public_attributes): Handle Tag_VFP_arch=VFPV3-D16.
58 * doc/c-arm.texi: Document new ARM FPU variants.
59
39623e12
PB
602008-03-07 Paul Brook <paul@codesourcery.com>
61
62 * config/tc-arm.c (md_apply_fix): Use correct offset range.
63
d815f1a9
AM
642008-03-07 Alan Modra <amodra@bigpond.net.au>
65
66 * config/tc-ppc.c (ppc_setup_opcodes): Tidy. Add code to test
67 for strict ordering of powerpc_opcodes, but disable for now.
68
7e806470
PB
692008-03-04 Paul Brook <paul@codesourcery.com>
70
71 * config/tc-arm.c (arm_ext_barrier, arm_ext_msr): New.
72 (arm_ext_v7m): Rename...
73 (arm_ext_m): ... to this. Include v6-M.
74 (do_t_add_sub): Allow narrow low-reg non flag setting adds.
75 (do_t_mrs, do_t_msr, aeabi_set_public_attributes): Use arm_ext_m.
76 (md_assemble): Allow wide msr instructions.
77 (insns): Add classifications for v6-m instructions.
78 (arm_cpu_option_table): Add cortex-m1.
79 (arm_arch_option_table): Add armv6-m.
80 (cpu_arch): Add ARM_ARCH_V6M. Fix numbering of other v6 variants.
81
77cba8a3
BW
822008-03-03 Sterling Augustine <sterling@tensilica.com>
83 Bob Wilson <bob.wilson@acm.org>
84
85 * config/tc-xtensa.c (xtensa_num_pipe_stages): New.
86 (md_begin): Initialize it.
87 (resources_conflict): Use it.
88
58502fec
BW
892008-03-03 Sterling Augustine <sterling@tensilica.com>
90
91 * config/tc-xtensa.h (RELAX_XTENSA_NONE): New.
92
d0548f34
L
932008-03-03 Denys Vlasenko <vda.linux@googlemail.com>
94 H.J. Lu <hongjiu.lu@intel.com>
95
96 PR gas/5543
97 * read.c (pseudo_set): Don't allow global register symbol.
98
99 * symbols.c (S_SET_EXTERNAL): Don't allow register symbol
100 global.
101
1022008-03-03 H.J. Lu <hongjiu.lu@intel.com>
103
104 PR gas/5543
105 * write.c (write_object_file): Don't allow symbols which were
106 equated to register. Stop if there is an error.
107
783de163
AM
1082008-03-01 Alan Modra <amodra@bigpond.net.au>
109
110 * config/tc-ppc.h (struct _ppc_fix_extra): New.
111 (ppc_cpu): Declare.
112 (TC_FIX_TYPE, TC_INIT_FIX_DATA): Define.
113 * config/tc-ppc.c (ppu_cpu): Make global.
114 (ppc_insert_operand): Add ppu_cpu parameter.
115 (md_assemble): Adjust for above change.
116 (md_apply_fix): Pass tc_fix_data.ppc_cpu to ppc_insert_operand.
117
5ad34203
NC
1182008-02-22 Nick Clifton <nickc@redhat.com>
119
120 * config/tc-arm.c (do_bx): Only test EF_ARM_EABI_VERSION on ELF
584206db 121 targeted ARM ports, otherwise just skip generating the reloc.
5ad34203 122
1ceab344
L
1232008-02-18 H.J. Lu <hongjiu.lu@intel.com>
124
125 * doc/c-i386.texi: Update -march= and .arch.
126
ca75ed2d
NC
1272008-02-18 Nick Clifton <nickc@redhat.com>
128
129 * config/tc-mn10300.c (has_known_symbol_location): New function.
130 Do not regard weak symbols as having a known location.
131 (md_estimate_size_before_relax): Use new function.
132 (md_pcrel_from): Do not compute a pcrel against a weak symbol.
133
192dc9c6
JB
1342008-02-18 Jan Beulich <jbeulich@novell.com>
135
136 * config/tc-i386.c (match_template): Disallow 'l' suffix when
137 currently selected CPU has no 32-bit support.
138 (parse_real_register): Do not return registers not available on
139 currently selected CPU.
140
1fed0ba1
L
1412008-02-16 H.J. Lu <hongjiu.lu@intel.com>
142
143 * config/tc-i386.c (process_immext): Fix format.
144
65da13b5
L
1452008-02-16 H.J. Lu <hongjiu.lu@intel.com>
146
147 * config/tc-i386.c (inoutportreg): New.
148 (process_immext): New.
149 (md_assemble): Use it.
150 (update_imm): Use imm16 and imm32s.
151 (i386_att_operand): Use inoutportreg.
152
0dfbf9d7
L
1532008-02-14 H.J. Lu <hongjiu.lu@intel.com>
154
155 * config/tc-i386.c (operand_type_all_zero): New.
156 (operand_type_set): Likewise.
157 (operand_type_equal): Likewise.
158 (cpu_flags_all_zero): Likewise.
159 (cpu_flags_set): Likewise.
160 (cpu_flags_equal): Likewise.
161 (UINTS_ALL_ZERO): Removed.
162 (UINTS_SET): Likewise.
163 (UINTS_CLEAR): Likewise.
164 (UINTS_EQUAL): Likewise.
165 (cpu_flags_match): Updated.
166 (smallest_imm_type): Likewise.
167 (set_cpu_arch): Likewise.
168 (md_assemble): Likewise.
169 (optimize_imm): Likewise.
170 (match_template): Likewise.
171 (process_suffix): Likewise.
172 (update_imm): Likewise.
173 (process_drex): Likewise.
174 (process_operands): Likewise.
175 (build_modrm_byte): Likewise.
176 (i386_immediate): Likewise.
177 (i386_displacement): Likewise.
178 (i386_att_operand): Likewise.
179 (parse_real_register): Likewise.
180 (md_parse_option): Likewise.
181 (i386_target_format): Likewise.
182
93ac2687
NC
1832008-02-14 Dimitry Andric <dimitry@andric.com>
184
185 PR gas/5712
186 * config/tc-arm.c (s_arm_unwind_save): Advance the input line
187 pointer past the comma after parsing a floating point register
188 name.
189
d669d37f
NC
1902008-02-14 Hakan Ardo <hakan@debian.org>
191
192 PR gas/2626
193 * config/tc-avr.c (mcu_types): Change the ISA tyoe of the attiny26
194 to AVR_ISA_2xxe.
195 (avr_operand): Disallow post-increment addressing in the lpm
196 instruction for the attiny26.
197
b7240065
JB
1982008-02-13 Jan Beulich <jbeulich@novell.com>
199
200 * config/tc-i386.c (parse_real_register): Don't return 'FLAT'
201 if not in Intel mode.
202 (i386_intel_operand): Ignore segment overrides in immediate and
203 offset operands.
204 (intel_e11): Range-check i.mem_operands before use as array
205 index. Filter out FLAT for uses other than as segment override.
206 (intel_get_token): Remove broken promotion of "FLAT:" to mean
207 "offset FLAT:".
208
34b772a6
JB
2092008-02-13 Jan Beulich <jbeulich@novell.com>
210
211 * config/tc-i386.c (intel_e09): Also special-case 'bound'.
212
a60de03c
JB
2132008-02-13 Jan Beulich <jbeulich@novell.com>
214
215 * config/tc-i386.c (allow_pseudo_reg): New.
216 (parse_real_register): Check for NULL just once. Allow all
217 register table entries when allow_pseudo_reg is non-zero.
218 Don't allow any registers without type when allow_pseudo_reg
219 is zero.
220 (tc_x86_regname_to_dw2regnum): Replace with ...
221 (tc_x86_parse_to_dw2regnum): ... this.
222 (tc_x86_frame_initial_instructions): Adjust for above change.
223 * config/tc-i386.h (tc_regname_to_dw2regnum): Remove.
224 (tc_parse_to_dw2regnum): New.
225 (tc_x86_regname_to_dw2regnum): Replace with ...
226 (tc_x86_parse_to_dw2regnum): ... this.
227 * dw2gencfi.c (tc_parse_to_dw2regnum): New, broken out of ...
228 (cfi_parse_reg): ... this. Use tc_parse_to_dw2regnum. Adjust
229 error handling.
230
9c95b521
NC
2312008-02-12 Nick Clifton <nickc@redhat.com>
232
233 * config/tc-tic4x.c (tic4x_insn_insert): Add const qualifier to
234 argument.
235 (tic4x_insn_add): Likewise.
236 (md_begin): Drop cast that was discarding a const qualifier.
237 * config/tc-d30v.c (get_reloc): Add const qualifier to op
238 argument.
239 (build_insn): Drop cast that was discarding a const qualifier.
240
f03fe4c1
L
2412008-02-11 H.J. Lu <hongjiu.lu@intel.com>
242
243 * config/tc-i386.c (cpu_arch): Add .xsave.
244 (md_show_usage): Add .xsave.
245
246 * doc/c-i386.texi: Add xsave to -march=.
247
1bf57e9f
AM
2482008-02-07 Alan Modra <amodra@bigpond.net.au>
249
250 * read.c (s_weakref): Don't pass unadorned NULL to concat.
251 * config/tc-i386.c (set_cpu_arch, md_parse_option): Likewise.
252
2276bc20
BW
2532008-02-05 Sterling Augustine <sterling@tensilica.com>
254
255 * config/tc-xtensa.c (relax_frag_immed): Change internal consistency
256 checks into assertions. When relaxation produces an operation that
257 does not fit in the current FLIX instruction, make sure that the
258 operation is relaxed as needed to account for being placed following
259 the current instruction.
260
bb8541b9
L
2612008-02-04 H.J. Lu <hongjiu.lu@intel.com>
262
263 PR 5715
264 * configure: Regenerated.
265
967344c6
AN
2662008-02-04 Adam Nemet <anemet@caviumnetworks.com>
267
268 * config/tc-mips.c (mips_cpu_info_table): Add Octeon.
269
f8a52b59
BW
2702008-01-31 Marc Gauthier <marc@tensilica.com>
271
272 * configure.tgt (xtensa*-*-*): Recognize processor variants.
273
6e3d6dc1
NC
2742008-01-25 Kai Tietz <kai.tietz@onevision.com>
275
276 * read.c: (emit_expr): Correct for mingw use of printf size
277 specifier.
278
cec28c98
BW
2792008-01-24 Bob Wilson <bob.wilson@acm.org>
280
281 * doc/c-xtensa.texi (Xtensa Syntax): Clarify handling of opcodes that
282 can only be encoded in FLIX instructions but are not specified as such.
283 (Xtensa Automatic Alignment): Remove obsolete comment about debugging
284 labels.
285
ae40c993
L
2862008-01-24 H.J. Lu <hongjiu.lu@intel.com>
287
288 * NEWS: Mention new command line options for x86 targets.
289
599121aa
L
2902008-01-23 H.J. Lu <hongjiu.lu@intel.com>
291
292 * config/tc-i386.c (md_show_usage): Replace tabs with spaces.
293
2b1ed17b
EW
2942008-01-23 Eric B. Weddington <eric.weddington@atmel.com>
295
296 * config/tc-avr.c (mcu_types): Change opcode set for at86rf401.
297
2cb4f3d5
L
2982008-01-23 H.J. Lu <hongjiu.lu@intel.com>
299
300 * config/tc-i386.c (md_show_usage): Show more processors for
301 -march=/-mtune=.
302
115c7c25
L
3032008-01-22 H.J. Lu <hongjiu.lu@intel.com>
304
305 * config/tc-i386.c (i386_target_format): Remove cpummx2.
306
6305a203
L
3072008-01-22 H.J. Lu <hongjiu.lu@intel.com>
308
309 * config/tc-i386.c (XXX_PREFIX): Moved from tc-i386.h.
310 (XXX_MNEM_SUFFIX): Likewise.
311 (END_OF_INSN): Likewise.
312 (templates): Likewise.
313 (modrm_byte): Likewise.
314 (rex_byte): Likewise.
315 (DREX_XXX): Likewise.
316 (drex_byte): Likewise.
317 (sib_byte): Likewise.
318 (processor_type): Likewise.
319 (arch_entry): Likewise.
320 (cpu_sub_arch_name): Remove const.
321 (cpu_arch): Add .vmx and .smx.
322 (set_cpu_arch): Append cpu_sub_arch_name.
323 (md_parse_option): Support -march=CPU[,+EXTENSION...].
324 (md_show_usage): Updated.
325
326 * config/tc-i386.h (XXX_PREFIX): Moved to tc-i386.c.
327 (XXX_MNEM_SUFFIX): Likewise.
328 (END_OF_INSN): Likewise.
329 (templates): Likewise.
330 (modrm_byte): Likewise.
331 (rex_byte): Likewise.
332 (DREX_XXX): Likewise.
333 (drex_byte): Likewise.
334 (sib_byte): Likewise.
335 (processor_type): Likewise.
336 (arch_entry): Likewise.
337
338 * doc/as.texinfo: Update i386 -march option.
339
340 * doc/c-i386.texi: Update -march= for ISA.
341
fb227da0
BW
3422008-01-18 Bob Wilson <bob.wilson@acm.org>
343
344 * config/tc-xtensa.c (xtensa_leb128): New function.
345 (md_pseudo_table): Use it for sleb128 and uleb128.
346 (is_leb128_expr): New internal flag.
347 (xtensa_symbol_new_hook): Check new flag.
348
982b62a0
EW
3492008-01-16 Eric B. Weddington <eric.weddington@atmel.com>
350
351 * config/tc-avr.c (mcu_types): Change opcode set for avr3,
352 at90usb82, at90usb162.
353 * doc/c-avr.texi: Change architecture grouping for at90usb82,
354 at90usb162.
355 These changes support the new avr35 architecture group in gcc.
356
321fd21e
L
3572008-01-15 H.J. Lu <hongjiu.lu@intel.com>
358
359 * config/tc-i386.c (md_assemble): Also zap movzx and movsx
360 suffix for AT&T syntax.
361
5c07affc
L
3622008-01-14 H.J. Lu <hongjiu.lu@intel.com>
363
364 * config/tc-i386.c (match_reg_size): New.
365 (match_mem_size): Likewise.
366 (operand_size_match): Likewise.
367 (operand_type_match): Also clear all size fields.
368 (match_template): Skip Intel syntax when in AT&T syntax.
369 Call operand_size_match to check operand size.
370 (i386_att_operand): Set the mem field to 1 for memory
371 operand.
372 (i386_intel_operand): Likewise.
373
7d5e4556
L
3742008-01-12 H.J. Lu <hongjiu.lu@intel.com>
375
376 PR gas/5534
377 * config/tc-i386.c (_i386_insn): Update comment.
378 (operand_type_match): Also clear unspecified.
379 (operand_type_register_match): Likewise.
380 (parse_operands): Initialize unspecified.
381 (i386_intel_operand): Likewise.
382 (match_template): Check memory and accumulator operand size.
383 (i386_att_operand): Clear unspecified on register operand.
384 (intel_e11): Likewise.
385 (intel_e09): Set operand size and clean unspecified for
386 "XXX PTR".
387
a4a151e6
AS
3882008-01-11 Andreas Schwab <schwab@suse.de>
389
390 * read.c (s_space): Declare `repeat' as offsetT.
391
50aecf8c
L
3922008-01-10 H.J. Lu <hongjiu.lu@intel.com>
393
394 * config/tc-i386.c (match_template): Check processor support
395 first.
396
2dbab7d5
L
3972008-01-10 H.J. Lu <hongjiu.lu@intel.com>
398
399 * config/tc-i386.c (match_template): Continue if processor
400 doesn't match.
401
417c21b7
AO
4022008-01-09 Alexandre Oliva <aoliva@redhat.com>
403
404 * config/tc-ia64.c (ia64_convert_frag): Zero-initialize room for
405 unwind personality function address.
406
7ddd14de
BW
4072008-01-09 Bob Wilson <bob.wilson@acm.org>
408
409 * dwarf2dbg.c (out_sleb128): Delete.
410 (size_fixed_inc_line_addr, emit_fixed_inc_line_addr): New.
411 (out_fixed_inc_line_addr): Delete.
412 (relax_inc_line_addr, dwarf2dbg_estimate_size_before_relax): Call new
413 size_fixed_inc_line_addr if DWARF2_USE_FIXED_ADVANCE_PC is set.
414 (dwarf2dbg_convert_frag): Likewise for emit_fixed_inc_line_addr.
415 (process_entries): Remove calls to out_fixed_inc_line_addr. When
416 DWARF2_USE_FIXED_ADVANCE_PC is set, call relax_inc_line_addr.
417 * read.h (emit_expr_fix): New prototype.
418 * read.c (emit_expr): Move code to emit_expr_fix and use it here.
419 (emit_expr_fix): New.
420
45664ddb
L
4212008-01-09 H.J. Lu <hongjiu.lu@intel.com>
422
423 * config/tc-i386.c (match_template): Check register size
424 only when size of operands can be encoded the canonical way.
425
a7619375
L
4262008-01-08 H.J. Lu <hongjiu.lu@intel.com>
427
428 * config/tc-i386.c (i386_operand): Renamed to ...
429 (i386_att_operand): This.
430 (parse_operands): Updated.
431
e1d4d893
L
4322008-01-05 H.J. Lu <hongjiu.lu@intel.com>
433
434 * doc/c-i386.texi: Update .att_mnemonic and .intel_mnemonic.
435
436 * config/tc-i386.c (set_intel_mnemonic): Set intel_mnemonic
437 only.
438 (md_assemble): Remove Intel mode workaround.
439 (match_template): Check support for old gcc, AT&T mnemonic
440 and Intel Syntax.
441 (md_parse_option): Don't set intel_mnemonic to 0 for
442 OPTION_MOLD_GCC.
443
23117009
L
4442008-01-04 H.J. Lu <hongjiu.lu@intel.com>
445
446 * config/tc-i386.h: Update copyright to 2008.
447
b0e34bfe
NC
4482008-01-04 Nick Clifton <nickc@redhat.com>
449
450 * config/tc-ppc.c (parse_cpu): Preserve the settings of the
451 PPC_OPCODE_ALTIVEC and PPC_OPCODE_SPE flags.
452
aacd03c3
L
4532008-01-03 H.J. Lu <hongjiu.lu@intel.com>
454
455 * config/tc-i386.c (md_assemble): Use !intel_mnemonic instead
456 of SYSV386_COMPAT.
457
3629bb00
L
4582008-01-03 H.J. Lu <hongjiu.lu@intel.com>
459
460 * gas/config/tc-i386.c (cpu_arch_flags_not): Removed.
461 (cpu_flags_not): Likewise.
462 (cpu_flags_match): Updated to check 64bit and arch.
463 (set_code_flag): Remove cpu_arch_flags_not.
464 (set_16bit_gcc_code_flag): Likewise.
465 (set_cpu_arch): Likewise.
466 (md_begin): Likewise.
467 (parse_insn): Call cpu_flags_match to check 64bit and arch.
468 (match_template): Likewise.
469
5dd15031
JJ
4702008-01-03 Jakub Jelinek <jakub@redhat.com>
471
472 * config/tc-i386.c (process_drex): Initialize modrm_reg and
473 modrm_regmem to 0 instead of None.
474
24995bd6
L
4752008-01-03 H.J. Lu <hongjiu.lu@intel.com>
476
477 * config/tc-i386.c (match_template): Use the xmmword field
478 instead of no_xsuf.
479
fc4adea1
L
4802008-01-02 H.J. Lu <hongjiu.lu@intel.com>
481
482 * config/tc-i386.c (process_suffix): Fix a typo.
483
582d5edd
L
4842008-01-02 H.J. Lu <hongjiu.lu@intel.com>
485
486 PR gas/5534
487 * config/tc-i386.c (match_template): Handle XMMWORD_MNEM_SUFFIX.
488 Check memory size in Intel mode.
489 (process_suffix): Handle XMMWORD_MNEM_SUFFIX.
490 (intel_e09): Likewise.
491
492 * config/tc-i386.h (XMMWORD_MNEM_SUFFIX): New.
493
e7c604dd
CM
4942008-01-02 Catherine Moore <clm@codesourcery.com>
495
496 * config/tc-mips.c (mips_ip): Check operands on jalr instruction.
497
6c7ac64e 498For older changes see ChangeLog-2007
08d56133
NC
499\f
500Local Variables:
501mode: change-log
502left-margin: 8
503fill-column: 74
504version-control: never
505End:
This page took 0.368852 seconds and 4 git commands to generate.