* cp-support.c (first_component_command): Return if no arguments.
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
25755480
EW
12008-03-28 Eric B. Weddington <eric.weddington@atmel.com>
2
3 * config/tc-avr.c (mcu_types): Add atmega32c1.
4 * doc/c-avr.texi: Likewise.
5
4641781c
PB
62008-03-28 Paul Brook <paul@codesourcery.com>
7
8 * config/tc-arm.c (parse_neon_mov): Parse register before immediate
9 to avoid spurious symbols.
10
025987ea
NS
112008-03-28 Nathan Sidwell <nathan@codesourcery.com>
12
13 * config/tc-m68k.c (md_convert_frag_1): Replace as_fatal with
14 as_bad_where.
15
38de72b9
NC
162008-03-27 Eric B. Weddington <eric.weddington@atmel.com>
17
18 * config/tc-avr.c (mcu_types): Add atmega32m1.
19 * doc/c-avr.texi: Likewise.
20
35997600
NC
212008-03-27 Ineiev <ineiev@yahoo.co.uk>
22
23 * config/tc-arm.c (do_neon_cvt): Move variable declarations to
24 start of block.
25 (do_neon_ext): Fix sign of comparison.
26
99bfa74a
BS
272008-03-26 Bernd Schmidt <bernd.schmidt@analog.com>
28
29 From Jie Zhang <jie.zhang@analog.com>
30 * config/bfin-parse.y (asm_1): Check AREGS in comparison
c1db045b 31 instructions. And call yyerror when comparing PREG with
99bfa74a 32 DREG.
c1db045b 33 (check_macfunc_option): New.
4641781c 34 (check_macfuncs): Check option by calling check_macfunc_option.
c1db045b
BS
35 Fix comparison always true warnings. Both scalar instructions
36 of vector instruction must share the same mode option. Only allow
37 option mode at the end of the second instruction of the vector.
4641781c 38 (asm_1): Check option by calling check_macfunc_option.
99bfa74a 39
ee171c8f
BS
40 * config/bfin-parse.y (check_macfunc_option): Allow (IU)
41 option for multiply and multiply-accumulate to data register
4641781c 42 instruction.
ee171c8f
BS
43 (check_macfuncs): Don't check if accumulator matches the data register
44 here.
45 (assign_macfunc): Check if accumulator matches the
46 data register in each rule that moves to the data
47 register.
48
e2c038d3
BS
49 * config/tc-bfin.c (bfin_start_line_hook): Localize the labels
50 generated for LOOP_BEGIN and LOOP_END instructions.
51 (bfin_gen_loop): Likewise.
52
5746fb46
AK
532008-03-19 Andreas Krebbel <krebbel1@de.ibm.com>
54
55 * config/tc-s390.c (md_parse_option): z10 option added.
56
58c85be7
RW
572008-03-17 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
58
59 * aclocal.m4: Regenerate.
60 * configure: Likewise.
61 * Makefile.in: Likewise.
62 * doc/Makefile.in: Likewise.
63
da6b876e
AM
642008-03-17 Adrian Bunk <bunk@stusta.de>
65
66 PR 5946
67 * config/tc-hppa.c (is_same_frag): Delete.
68
3b492825
BW
692008-03-14 Sterling Augustine <sterling@tensilica.com>
70
71 * config/tc-xtensa.h (xtensa_relax_statesE): Update comment for
72 RELAX_LOOP_END_ADD_NOP.
73
5808f4a6
NC
742008-03-13 Evandro Menezes <evandro@yahoo.com>
75
76 PR gas/5895
77 * read.c (s_mexit): Warn if attempting to exit a macro when not
78 inside a macro definition.
79
50e7d84b
AM
802008-03-13 Alan Modra <amodra@bigpond.net.au>
81
82 * Makefile.am: Run "make dep-am".
83 * Makefile.in: Regenerate.
84 * configure: Regenerate.
85
15290f0a
PB
862008-03-09 Paul Brook <paul@codesourcery.com>
87
88 * config/tc-arm.c (arm_cpu_option_table): Add cortex-a9.
89 * doc/c-arm.texi: Add cortex-a9.
90
b1cc4aeb
PB
912008-03-09 Paul Brook <paul@codesourcery.com>
92
93 * config/tc-arm.c (fpu_vfp_ext_d32): New vairable.
94 (parse_vfp_reg_list, encode_arm_vfp_reg): Use it.
95 (arm_option_cpu_value): Add vfpv3-d16, vfpv2 and vfpv3.
96 (aeabi_set_public_attributes): Handle Tag_VFP_arch=VFPV3-D16.
97 * doc/c-arm.texi: Document new ARM FPU variants.
98
39623e12
PB
992008-03-07 Paul Brook <paul@codesourcery.com>
100
101 * config/tc-arm.c (md_apply_fix): Use correct offset range.
102
d815f1a9
AM
1032008-03-07 Alan Modra <amodra@bigpond.net.au>
104
105 * config/tc-ppc.c (ppc_setup_opcodes): Tidy. Add code to test
106 for strict ordering of powerpc_opcodes, but disable for now.
107
7e806470
PB
1082008-03-04 Paul Brook <paul@codesourcery.com>
109
110 * config/tc-arm.c (arm_ext_barrier, arm_ext_msr): New.
111 (arm_ext_v7m): Rename...
112 (arm_ext_m): ... to this. Include v6-M.
113 (do_t_add_sub): Allow narrow low-reg non flag setting adds.
114 (do_t_mrs, do_t_msr, aeabi_set_public_attributes): Use arm_ext_m.
115 (md_assemble): Allow wide msr instructions.
116 (insns): Add classifications for v6-m instructions.
117 (arm_cpu_option_table): Add cortex-m1.
118 (arm_arch_option_table): Add armv6-m.
119 (cpu_arch): Add ARM_ARCH_V6M. Fix numbering of other v6 variants.
120
77cba8a3
BW
1212008-03-03 Sterling Augustine <sterling@tensilica.com>
122 Bob Wilson <bob.wilson@acm.org>
123
124 * config/tc-xtensa.c (xtensa_num_pipe_stages): New.
125 (md_begin): Initialize it.
126 (resources_conflict): Use it.
127
58502fec
BW
1282008-03-03 Sterling Augustine <sterling@tensilica.com>
129
130 * config/tc-xtensa.h (RELAX_XTENSA_NONE): New.
131
d0548f34
L
1322008-03-03 Denys Vlasenko <vda.linux@googlemail.com>
133 H.J. Lu <hongjiu.lu@intel.com>
134
135 PR gas/5543
136 * read.c (pseudo_set): Don't allow global register symbol.
137
138 * symbols.c (S_SET_EXTERNAL): Don't allow register symbol
139 global.
140
1412008-03-03 H.J. Lu <hongjiu.lu@intel.com>
142
143 PR gas/5543
144 * write.c (write_object_file): Don't allow symbols which were
145 equated to register. Stop if there is an error.
146
783de163
AM
1472008-03-01 Alan Modra <amodra@bigpond.net.au>
148
149 * config/tc-ppc.h (struct _ppc_fix_extra): New.
150 (ppc_cpu): Declare.
151 (TC_FIX_TYPE, TC_INIT_FIX_DATA): Define.
152 * config/tc-ppc.c (ppu_cpu): Make global.
153 (ppc_insert_operand): Add ppu_cpu parameter.
154 (md_assemble): Adjust for above change.
155 (md_apply_fix): Pass tc_fix_data.ppc_cpu to ppc_insert_operand.
156
5ad34203
NC
1572008-02-22 Nick Clifton <nickc@redhat.com>
158
159 * config/tc-arm.c (do_bx): Only test EF_ARM_EABI_VERSION on ELF
584206db 160 targeted ARM ports, otherwise just skip generating the reloc.
5ad34203 161
1ceab344
L
1622008-02-18 H.J. Lu <hongjiu.lu@intel.com>
163
164 * doc/c-i386.texi: Update -march= and .arch.
165
ca75ed2d
NC
1662008-02-18 Nick Clifton <nickc@redhat.com>
167
168 * config/tc-mn10300.c (has_known_symbol_location): New function.
169 Do not regard weak symbols as having a known location.
170 (md_estimate_size_before_relax): Use new function.
171 (md_pcrel_from): Do not compute a pcrel against a weak symbol.
172
192dc9c6
JB
1732008-02-18 Jan Beulich <jbeulich@novell.com>
174
175 * config/tc-i386.c (match_template): Disallow 'l' suffix when
176 currently selected CPU has no 32-bit support.
177 (parse_real_register): Do not return registers not available on
178 currently selected CPU.
179
1fed0ba1
L
1802008-02-16 H.J. Lu <hongjiu.lu@intel.com>
181
182 * config/tc-i386.c (process_immext): Fix format.
183
65da13b5
L
1842008-02-16 H.J. Lu <hongjiu.lu@intel.com>
185
186 * config/tc-i386.c (inoutportreg): New.
187 (process_immext): New.
188 (md_assemble): Use it.
189 (update_imm): Use imm16 and imm32s.
190 (i386_att_operand): Use inoutportreg.
191
0dfbf9d7
L
1922008-02-14 H.J. Lu <hongjiu.lu@intel.com>
193
194 * config/tc-i386.c (operand_type_all_zero): New.
195 (operand_type_set): Likewise.
196 (operand_type_equal): Likewise.
197 (cpu_flags_all_zero): Likewise.
198 (cpu_flags_set): Likewise.
199 (cpu_flags_equal): Likewise.
200 (UINTS_ALL_ZERO): Removed.
201 (UINTS_SET): Likewise.
202 (UINTS_CLEAR): Likewise.
203 (UINTS_EQUAL): Likewise.
204 (cpu_flags_match): Updated.
205 (smallest_imm_type): Likewise.
206 (set_cpu_arch): Likewise.
207 (md_assemble): Likewise.
208 (optimize_imm): Likewise.
209 (match_template): Likewise.
210 (process_suffix): Likewise.
211 (update_imm): Likewise.
212 (process_drex): Likewise.
213 (process_operands): Likewise.
214 (build_modrm_byte): Likewise.
215 (i386_immediate): Likewise.
216 (i386_displacement): Likewise.
217 (i386_att_operand): Likewise.
218 (parse_real_register): Likewise.
219 (md_parse_option): Likewise.
220 (i386_target_format): Likewise.
221
93ac2687
NC
2222008-02-14 Dimitry Andric <dimitry@andric.com>
223
224 PR gas/5712
225 * config/tc-arm.c (s_arm_unwind_save): Advance the input line
226 pointer past the comma after parsing a floating point register
227 name.
228
d669d37f
NC
2292008-02-14 Hakan Ardo <hakan@debian.org>
230
231 PR gas/2626
232 * config/tc-avr.c (mcu_types): Change the ISA tyoe of the attiny26
233 to AVR_ISA_2xxe.
234 (avr_operand): Disallow post-increment addressing in the lpm
235 instruction for the attiny26.
236
b7240065
JB
2372008-02-13 Jan Beulich <jbeulich@novell.com>
238
239 * config/tc-i386.c (parse_real_register): Don't return 'FLAT'
240 if not in Intel mode.
241 (i386_intel_operand): Ignore segment overrides in immediate and
242 offset operands.
243 (intel_e11): Range-check i.mem_operands before use as array
244 index. Filter out FLAT for uses other than as segment override.
245 (intel_get_token): Remove broken promotion of "FLAT:" to mean
246 "offset FLAT:".
247
34b772a6
JB
2482008-02-13 Jan Beulich <jbeulich@novell.com>
249
250 * config/tc-i386.c (intel_e09): Also special-case 'bound'.
251
a60de03c
JB
2522008-02-13 Jan Beulich <jbeulich@novell.com>
253
254 * config/tc-i386.c (allow_pseudo_reg): New.
255 (parse_real_register): Check for NULL just once. Allow all
256 register table entries when allow_pseudo_reg is non-zero.
257 Don't allow any registers without type when allow_pseudo_reg
258 is zero.
259 (tc_x86_regname_to_dw2regnum): Replace with ...
260 (tc_x86_parse_to_dw2regnum): ... this.
261 (tc_x86_frame_initial_instructions): Adjust for above change.
262 * config/tc-i386.h (tc_regname_to_dw2regnum): Remove.
263 (tc_parse_to_dw2regnum): New.
264 (tc_x86_regname_to_dw2regnum): Replace with ...
265 (tc_x86_parse_to_dw2regnum): ... this.
266 * dw2gencfi.c (tc_parse_to_dw2regnum): New, broken out of ...
267 (cfi_parse_reg): ... this. Use tc_parse_to_dw2regnum. Adjust
268 error handling.
269
9c95b521
NC
2702008-02-12 Nick Clifton <nickc@redhat.com>
271
272 * config/tc-tic4x.c (tic4x_insn_insert): Add const qualifier to
273 argument.
274 (tic4x_insn_add): Likewise.
275 (md_begin): Drop cast that was discarding a const qualifier.
276 * config/tc-d30v.c (get_reloc): Add const qualifier to op
277 argument.
278 (build_insn): Drop cast that was discarding a const qualifier.
279
f03fe4c1
L
2802008-02-11 H.J. Lu <hongjiu.lu@intel.com>
281
282 * config/tc-i386.c (cpu_arch): Add .xsave.
283 (md_show_usage): Add .xsave.
284
285 * doc/c-i386.texi: Add xsave to -march=.
286
1bf57e9f
AM
2872008-02-07 Alan Modra <amodra@bigpond.net.au>
288
289 * read.c (s_weakref): Don't pass unadorned NULL to concat.
290 * config/tc-i386.c (set_cpu_arch, md_parse_option): Likewise.
291
2276bc20
BW
2922008-02-05 Sterling Augustine <sterling@tensilica.com>
293
294 * config/tc-xtensa.c (relax_frag_immed): Change internal consistency
295 checks into assertions. When relaxation produces an operation that
296 does not fit in the current FLIX instruction, make sure that the
297 operation is relaxed as needed to account for being placed following
298 the current instruction.
299
bb8541b9
L
3002008-02-04 H.J. Lu <hongjiu.lu@intel.com>
301
302 PR 5715
303 * configure: Regenerated.
304
967344c6
AN
3052008-02-04 Adam Nemet <anemet@caviumnetworks.com>
306
307 * config/tc-mips.c (mips_cpu_info_table): Add Octeon.
308
f8a52b59
BW
3092008-01-31 Marc Gauthier <marc@tensilica.com>
310
311 * configure.tgt (xtensa*-*-*): Recognize processor variants.
312
6e3d6dc1
NC
3132008-01-25 Kai Tietz <kai.tietz@onevision.com>
314
315 * read.c: (emit_expr): Correct for mingw use of printf size
316 specifier.
317
cec28c98
BW
3182008-01-24 Bob Wilson <bob.wilson@acm.org>
319
320 * doc/c-xtensa.texi (Xtensa Syntax): Clarify handling of opcodes that
321 can only be encoded in FLIX instructions but are not specified as such.
322 (Xtensa Automatic Alignment): Remove obsolete comment about debugging
323 labels.
324
ae40c993
L
3252008-01-24 H.J. Lu <hongjiu.lu@intel.com>
326
327 * NEWS: Mention new command line options for x86 targets.
328
599121aa
L
3292008-01-23 H.J. Lu <hongjiu.lu@intel.com>
330
331 * config/tc-i386.c (md_show_usage): Replace tabs with spaces.
332
2b1ed17b
EW
3332008-01-23 Eric B. Weddington <eric.weddington@atmel.com>
334
335 * config/tc-avr.c (mcu_types): Change opcode set for at86rf401.
336
2cb4f3d5
L
3372008-01-23 H.J. Lu <hongjiu.lu@intel.com>
338
339 * config/tc-i386.c (md_show_usage): Show more processors for
340 -march=/-mtune=.
341
115c7c25
L
3422008-01-22 H.J. Lu <hongjiu.lu@intel.com>
343
344 * config/tc-i386.c (i386_target_format): Remove cpummx2.
345
6305a203
L
3462008-01-22 H.J. Lu <hongjiu.lu@intel.com>
347
348 * config/tc-i386.c (XXX_PREFIX): Moved from tc-i386.h.
349 (XXX_MNEM_SUFFIX): Likewise.
350 (END_OF_INSN): Likewise.
351 (templates): Likewise.
352 (modrm_byte): Likewise.
353 (rex_byte): Likewise.
354 (DREX_XXX): Likewise.
355 (drex_byte): Likewise.
356 (sib_byte): Likewise.
357 (processor_type): Likewise.
358 (arch_entry): Likewise.
359 (cpu_sub_arch_name): Remove const.
360 (cpu_arch): Add .vmx and .smx.
361 (set_cpu_arch): Append cpu_sub_arch_name.
362 (md_parse_option): Support -march=CPU[,+EXTENSION...].
363 (md_show_usage): Updated.
364
365 * config/tc-i386.h (XXX_PREFIX): Moved to tc-i386.c.
366 (XXX_MNEM_SUFFIX): Likewise.
367 (END_OF_INSN): Likewise.
368 (templates): Likewise.
369 (modrm_byte): Likewise.
370 (rex_byte): Likewise.
371 (DREX_XXX): Likewise.
372 (drex_byte): Likewise.
373 (sib_byte): Likewise.
374 (processor_type): Likewise.
375 (arch_entry): Likewise.
376
377 * doc/as.texinfo: Update i386 -march option.
378
379 * doc/c-i386.texi: Update -march= for ISA.
380
fb227da0
BW
3812008-01-18 Bob Wilson <bob.wilson@acm.org>
382
383 * config/tc-xtensa.c (xtensa_leb128): New function.
384 (md_pseudo_table): Use it for sleb128 and uleb128.
385 (is_leb128_expr): New internal flag.
386 (xtensa_symbol_new_hook): Check new flag.
387
982b62a0
EW
3882008-01-16 Eric B. Weddington <eric.weddington@atmel.com>
389
390 * config/tc-avr.c (mcu_types): Change opcode set for avr3,
391 at90usb82, at90usb162.
392 * doc/c-avr.texi: Change architecture grouping for at90usb82,
393 at90usb162.
394 These changes support the new avr35 architecture group in gcc.
395
321fd21e
L
3962008-01-15 H.J. Lu <hongjiu.lu@intel.com>
397
398 * config/tc-i386.c (md_assemble): Also zap movzx and movsx
399 suffix for AT&T syntax.
400
5c07affc
L
4012008-01-14 H.J. Lu <hongjiu.lu@intel.com>
402
403 * config/tc-i386.c (match_reg_size): New.
404 (match_mem_size): Likewise.
405 (operand_size_match): Likewise.
406 (operand_type_match): Also clear all size fields.
407 (match_template): Skip Intel syntax when in AT&T syntax.
408 Call operand_size_match to check operand size.
409 (i386_att_operand): Set the mem field to 1 for memory
410 operand.
411 (i386_intel_operand): Likewise.
412
7d5e4556
L
4132008-01-12 H.J. Lu <hongjiu.lu@intel.com>
414
415 PR gas/5534
416 * config/tc-i386.c (_i386_insn): Update comment.
417 (operand_type_match): Also clear unspecified.
418 (operand_type_register_match): Likewise.
419 (parse_operands): Initialize unspecified.
420 (i386_intel_operand): Likewise.
421 (match_template): Check memory and accumulator operand size.
422 (i386_att_operand): Clear unspecified on register operand.
423 (intel_e11): Likewise.
424 (intel_e09): Set operand size and clean unspecified for
425 "XXX PTR".
426
a4a151e6
AS
4272008-01-11 Andreas Schwab <schwab@suse.de>
428
429 * read.c (s_space): Declare `repeat' as offsetT.
430
50aecf8c
L
4312008-01-10 H.J. Lu <hongjiu.lu@intel.com>
432
433 * config/tc-i386.c (match_template): Check processor support
434 first.
435
2dbab7d5
L
4362008-01-10 H.J. Lu <hongjiu.lu@intel.com>
437
438 * config/tc-i386.c (match_template): Continue if processor
439 doesn't match.
440
417c21b7
AO
4412008-01-09 Alexandre Oliva <aoliva@redhat.com>
442
443 * config/tc-ia64.c (ia64_convert_frag): Zero-initialize room for
444 unwind personality function address.
445
7ddd14de
BW
4462008-01-09 Bob Wilson <bob.wilson@acm.org>
447
448 * dwarf2dbg.c (out_sleb128): Delete.
449 (size_fixed_inc_line_addr, emit_fixed_inc_line_addr): New.
450 (out_fixed_inc_line_addr): Delete.
451 (relax_inc_line_addr, dwarf2dbg_estimate_size_before_relax): Call new
452 size_fixed_inc_line_addr if DWARF2_USE_FIXED_ADVANCE_PC is set.
453 (dwarf2dbg_convert_frag): Likewise for emit_fixed_inc_line_addr.
454 (process_entries): Remove calls to out_fixed_inc_line_addr. When
455 DWARF2_USE_FIXED_ADVANCE_PC is set, call relax_inc_line_addr.
456 * read.h (emit_expr_fix): New prototype.
457 * read.c (emit_expr): Move code to emit_expr_fix and use it here.
458 (emit_expr_fix): New.
459
45664ddb
L
4602008-01-09 H.J. Lu <hongjiu.lu@intel.com>
461
462 * config/tc-i386.c (match_template): Check register size
463 only when size of operands can be encoded the canonical way.
464
a7619375
L
4652008-01-08 H.J. Lu <hongjiu.lu@intel.com>
466
467 * config/tc-i386.c (i386_operand): Renamed to ...
468 (i386_att_operand): This.
469 (parse_operands): Updated.
470
e1d4d893
L
4712008-01-05 H.J. Lu <hongjiu.lu@intel.com>
472
473 * doc/c-i386.texi: Update .att_mnemonic and .intel_mnemonic.
474
475 * config/tc-i386.c (set_intel_mnemonic): Set intel_mnemonic
476 only.
477 (md_assemble): Remove Intel mode workaround.
478 (match_template): Check support for old gcc, AT&T mnemonic
479 and Intel Syntax.
480 (md_parse_option): Don't set intel_mnemonic to 0 for
481 OPTION_MOLD_GCC.
482
23117009
L
4832008-01-04 H.J. Lu <hongjiu.lu@intel.com>
484
485 * config/tc-i386.h: Update copyright to 2008.
486
b0e34bfe
NC
4872008-01-04 Nick Clifton <nickc@redhat.com>
488
489 * config/tc-ppc.c (parse_cpu): Preserve the settings of the
490 PPC_OPCODE_ALTIVEC and PPC_OPCODE_SPE flags.
491
aacd03c3
L
4922008-01-03 H.J. Lu <hongjiu.lu@intel.com>
493
494 * config/tc-i386.c (md_assemble): Use !intel_mnemonic instead
495 of SYSV386_COMPAT.
496
3629bb00
L
4972008-01-03 H.J. Lu <hongjiu.lu@intel.com>
498
499 * gas/config/tc-i386.c (cpu_arch_flags_not): Removed.
500 (cpu_flags_not): Likewise.
501 (cpu_flags_match): Updated to check 64bit and arch.
502 (set_code_flag): Remove cpu_arch_flags_not.
503 (set_16bit_gcc_code_flag): Likewise.
504 (set_cpu_arch): Likewise.
505 (md_begin): Likewise.
506 (parse_insn): Call cpu_flags_match to check 64bit and arch.
507 (match_template): Likewise.
508
5dd15031
JJ
5092008-01-03 Jakub Jelinek <jakub@redhat.com>
510
511 * config/tc-i386.c (process_drex): Initialize modrm_reg and
512 modrm_regmem to 0 instead of None.
513
24995bd6
L
5142008-01-03 H.J. Lu <hongjiu.lu@intel.com>
515
516 * config/tc-i386.c (match_template): Use the xmmword field
517 instead of no_xsuf.
518
fc4adea1
L
5192008-01-02 H.J. Lu <hongjiu.lu@intel.com>
520
521 * config/tc-i386.c (process_suffix): Fix a typo.
522
582d5edd
L
5232008-01-02 H.J. Lu <hongjiu.lu@intel.com>
524
525 PR gas/5534
526 * config/tc-i386.c (match_template): Handle XMMWORD_MNEM_SUFFIX.
527 Check memory size in Intel mode.
528 (process_suffix): Handle XMMWORD_MNEM_SUFFIX.
529 (intel_e09): Likewise.
530
531 * config/tc-i386.h (XMMWORD_MNEM_SUFFIX): New.
532
e7c604dd
CM
5332008-01-02 Catherine Moore <clm@codesourcery.com>
534
535 * config/tc-mips.c (mips_ip): Check operands on jalr instruction.
536
6c7ac64e 537For older changes see ChangeLog-2007
08d56133
NC
538\f
539Local Variables:
540mode: change-log
541left-margin: 8
542fill-column: 74
543version-control: never
544End:
This page took 0.359815 seconds and 4 git commands to generate.