Import move-if-change script from gnulib.
[deliverable/binutils-gdb.git] / gas / ChangeLog
CommitLineData
347d120a
MF
12011-02-11 Mike Frysinger <vapier@gentoo.org>
2
3 * doc/c-bfin.texi (Instruction Delimiting): Fix occur typo.
4 (Modify Registers): Fix subtracted typo.
5 (.byte2): Extend and swap descriptions with .byte4.
6 (.byte4): Extend and swap descriptions with .byte2.
7 (.db, .dw, .dd): Document behavior.
8
5f956293
MF
92011-02-11 Mike Frysinger <vapier@gentoo.org>
10
11 * config/bfin-parse.y (TESTSET): Reject REG_SP and REG_FP.
12
c0e524fe
AM
132011-02-11 Alan Modra <amodra@gmail.com>
14
15 * doc/c-ppc.texi (PowerPC-Opts <-nops>): Clarify.
16
635fb38d
AM
172011-02-10 Alan Modra <amodra@gmail.com>
18
19 * doc/as.texinfo (Overview): Add missing markup around Blackfin
20 and PowerPC options.
21
b8b738ac
AM
222011-02-10 Alan Modra <amodra@gmail.com>
23
24 * config/tc-ppc.c (md_show_usage): Remove -l and -b. Add -K PIC.
25 * doc/as.texinfo: Refer to and include c-ppc.texi for PowerPC options.
26 (Overview <Target PowerPC options>): Add a number of missing options.
27 * doc/c-ppc.texi: Likewise. Add markup for use in manpage generation.
28
2dde1948
L
292011-02-08 H.J. Lu <hongjiu.lu@intel.com>
30
31 PR gas/6957
32 * config/tc-i386.c (i386_align_code): Use f32_patt when tuning
33 for i686.
34
a586129e
L
352011-02-08 H.J. Lu <hongjiu.lu@intel.com>
36
37 * config/tc-i386.c (set_cpu_arch): Also update cpu_arch_isa_flags
38 for ISA extensions.
39 (md_parse_option): Likewise.
40
98d23bef
BS
412011-02-04 Bernd Schmidt <bernds@codesourcery.com>
42
43 * doc/as.texinfo (Target TIC6X options): Don't mention "-matomic".
44 * doc/c-tic6x.texi (TIC6X Directives): Don't mention ".atomic".
45 (TIC6X Options): Don't mention "-matomic".
46 * config/tc-tic6x.c (OPTION_MATOMIC, OPTION_MNO_ATOMIC): Delete.
47 (md_longopts): Remove corresponding entries.
48 (md_parse_option): Don't handle them.
49 (md_show_usage): Don't document them.
50 (tic6x_atomic): Delete variable.
51 (tic6x_update_features): Always copy tic6x_arch_enable to
52 tic6x_features.
53 (tic6x_arch_enable): Remove references to TIC6X_INSN_ATOMIC.
54 (s_tic6x_atomic, s_tic6x_noatomic): Remove functions.
55 (md_pseudo_table): Remove ".atomic" and ".noatomic".
56
a22429b9
NC
572011-01-31 Nick Clifton <nickc@redhat.com>
58
59 * write.c (write_contents): Include output file name and bfd error
60 value when reporting the inability to write to the output file.
61 * config/tc-rx.c (rx_handle_align): Do not insert NOPs into align
62 frag that has a non-zero fill value.
63
eb6fae19
DD
642011-01-27 DJ Delorie <dj@redhat.com>
65
66 * config/tc-rx.c (md_convert_frag): If we can't compute the target
67 address, zero out the values stored in the object file to make
68 objdump's output consistent.
69
ca19b261
KT
702011-01-26 Kai Tietz <kai.tietz@onevision.com>
71
72 * config/tc-i386.c (md_begin): Set for x64 windows COFF target
73 x86_dwarf2_return_column to 32.
74
b37a4e79
NC
752011-01-20 Nick Clifton <nickc@redhat.com>
76
77 PR gas/12384
78 * config/tc-h8300.c (constant_fits_width_p): Use correct type for
79 comparison.
80
6ac88ef3
L
812011-01-18 H.J. Lu <hongjiu.lu@intel.com>
82
83 * write.c (compress_debug): Return if section size is smaller
84 than 32 bytes.
85
24a2d04d
L
862011-01-18 H.J. Lu <hongjiu.lu@intel.com>
87
88 PR gas/12409
89 * write.c (compress_debug): Return if section size is 0.
90
4a58c4bd
NC
912011-01-18 Mingfeng Wu <mingfeng@faraday-tech.com>
92
93 * config/tc-arm.c (arm_cpus): Add Faraday ARMv5TE compatible
94 cores: fa606te, fa616te, fmp626. Modify the VFP of fa626te.
95 * doc/c-arm.texi (ARM Options): Add -mcpu={fa606te, fa616te,
96 fmp626} options.
97
7c31ae13
NC
982011-01-18 Nick Clifton <nickc@redhat.com>
99
100 PR gas/12390
101 * doc/all.texi: Add NS32K
102 * doc/as.texinfo: Remove target specific details of which
103 characters act as comment initiators and statement separators into
104 individual target specific files.
105 * doc/c-alpha.texi (Alpha-Chars): Document special behaviour of
106 the hash character at the start of a line.
107 * doc/c-arm.texi (ARM-Chars): Likewise.
108 * doc/c-avr.texi (AVR-Chars): Likewise.
109 * doc/c-d10v.texi (D10V-Chars): Likewise.
110 * doc/c-d30v.texi (D30V-Chars): Likewise.
111 * doc/c-mmix.texi (MMIX-Chars): Likewise.
112 * doc/c-s390.texi (s390 characters): Likewise.
113 * doc/c-sh.texi (SH-Chars): Likewise.
114 * doc/c-sh64.texi (SH64-Chars): Likewise.
115 * doc/c-sparc.texi (SPARC-Chars): Likewise.
116 * doc/c-tic6x.texi (TIC6X Syntax): Likewise.
117 * doc/c-xtensa.texi (Xtensa Syntax): Likewise.
118 * doc/c-z80.texi (Z80-Chars): Likewise.
119 * doc/c-z8k.texi (Z8000-Chars): Likewise.
120 * doc/c-pdp11.texi (PDP11-Syntax): Document line separator character.
121 * doc/c-arc.texi (ARC-Chars): Fill in this subsection.
122 * doc/c-bfin.texi (Blackfin Syntax): Document line comment and
123 line separator characters.
124 * doc/c-cr16.texi (CR16 Syntax): Likewise.
125 * doc/c-i386.texi (i386-Chars): Likewise.
126 * doc/c-i860.texi (i860-Chars): Likewise.
127 * doc/c-i960.texi (i960-Chars): Likewise.
128 * doc/c-ip2k.texi (IP2K-Chars): Likewise.
129 * doc/c-lm32.texi (LM32-Chars): likewise.
130 * doc/c-m32c.texi (M32C-Chars): Likewise.
131 * doc/c-m68hc11.texi (M68HC11-syntax): Likewise.
132 * doc/c-m68k.texi (M68K-Chars): Likewise.
133 * doc/c-microblaze.texi (MicroBlaze-Chars): Likewise.
134 * doc/c-msp430.texi (MSP430-Chars): Likewise.
135 * doc/c-mt.texi (MT-Chars): Likewise.
136 * doc/c-ns32k.texi (NS32K-Chars): Likewise.
137 * doc/c-pj.texi (PJ-Chars): Likewise.
138 * doc/c-ppc.texi (PowerPC-Chars): Likewise.
139 * doc/c-rx.texi (RX-Chars): Likewise.
140 * doc/c-score.texi (SCORE-Chars): Likewise.
141 * doc/c-tic54x.texi (TIC54X-Chars): Likewise.
142 * doc/c-v850.texi (V850-Chars): Likewise.
143 * doc/c-vax.texi (VAX-Chars): Likewise.
144 * doc/c-xc16x.texi (xc16x-Chars): Likewise.
145
2a2a0f38
QN
1462011-01-17 Quentin Neill <quentin.neill@amd.com>
147
148 * config/tc-i386.c (cpu_arch): Add CPU_TBM_FLAGS.
149
150 * doc/c-i386.texi (i386-TBM): New section.
151
862be3fb
L
1522011-01-16 H.J. Lu <hongjiu.lu@intel.com>
153
154 * config/tc-i386.c (disallow_64bit_disp): Renamed to ...
155 (disallow_64bit_reloc): This.
156 (md_assemble): Don't check movabs for x32 mode here.
157 (i386_target_format): Updated.
158 (tc_gen_reloc): Check if 64bit relocations are allowed.
159
7f56bc95
L
1602011-01-15 H.J. Lu <hongjiu.lu@intel.com>
161
162 * config/tc-i386.c (disallow_64bit_disp): New.
163 (x86_elf_abi): Replace X86_64_LP64_ABI/X86_64_ILP32_ABI with
164 X86_64_ABI/X86_64_X32_ABI.
165 (md_assemble): Don't allow movabs with relocation in x32 mode.
166 (i386_target_format): Updated.
167
570561f7
L
1682011-01-14 H.J. Lu <hongjiu.lu@intel.com>
169
170 * config/tc-i386.c (OPTION_N32): Renamed to ...
171 (OPTION_X32): This.
172 (md_longopts): Replace n32 with x32.
173 (md_parse_option): Updated.
174 (md_show_usage): Likewise.
175
4a22cb7c 176 * doc/c-i386.texi: Replace --n32 with --x32.
570561f7 177
c95354ed
MX
1782011-01-11 Mingjie Xing <mingjie.xing@gmail.com>
179
180 * config/tc-mips.c (mips_ip): Update error messages. Take an
181 unadjusted offset for "+c" argument.
182
7af8ed2d
NC
1832011-01-10 Nick Clifton <nickc@redhat.com>
184
185 * config/tc-i386.c (x86_elf_abi): Only define for targets that use
186 it.
187
cdf9ccec
NC
1882011-01-10 Nick Clifton <nickc@redhat.com>
189
190 * config/tc-arm.c (s_arm_tls_desceq): Move code into ELF-only
191 part of the file.
192
0855e32b
NS
1932011-01-10 Nathan Sidwell <nathan@codesourcery.com>
194 Glauber de Oliveira Costa <glommer@gmail.com>
195
196 * doc/c-arm.texi: Document TLSDESC and TLSCALL relocations, and
197 .tlsdescseq directive.
198 * config/tc-arm.c (arm_typed_reg_parse): Check for potential reloc
199 following a symbol.
200 (s_arm_tls_descseq): New directive.
201 (md_pseudo_table): Add it.
202 (encode_branch): Allow TLS_CALL relocs too.
203 (do_t_blx, do_t_branch23): Use encode_branch.
204 (reloc_names): Add tlsdesc and tlscall.
205 (md_apply_fix): Process tls desc relocations.
206 (tc_gen_reloc): Likewise.
207 (arm_fix_adjustable): Likewise.
208
87973e9f
QN
2092011-01-07 Quentin Neill <quentin.neill@amd.com>
210
211 * config/tc-i386.c (cpu_arch): Add CPU_BMI_FLAGS.
212
213 * doc/c-i386.texi (i386-BMI): New section.
214
12505806
PK
2152011-01-06 Paul Koning <ni1d@arrl.net>
216
217 * config/tc-pdp11.c (parse_op_no_deferred): Allow PC-relative
218 references to absolute addresses.
219
9689e3a3
DD
2202011-01-05 DJ Delorie <dj@redhat.com>
221
222 * config/tc-rx.c (tc_gen_reloc): Emit an RX_OP_NEG expression
223 instead of an RH_NEG32 one.
224
35cc6a0b
L
2252011-01-05 Jonathan Wakely <jwakely.gcc@gmail.com>
226
227 * doc/c-i386.texi: Clarify --n32.
228
f12dc422
L
2292011-01-04 H.J. Lu <hongjiu.lu@intel.com>
230
231 * config/tc-i386.c (build_modrm_byte): Allow encoding 32/64bit
232 integer registers in VEX.vvvv. Check register-only source
233 operand when two source operands are swapped. Properly update
234 destination when two source operands are swapped.
235
0db46eb4
L
2362011-01-01 H.J. Lu <hongjiu.lu@intel.com>
237
238 * gas.c (parse_args): Update copyright to 2011.
239
5b326c3e 240For older changes see ChangeLog-2010
08d56133
NC
241\f
242Local Variables:
243mode: change-log
244left-margin: 8
245fill-column: 74
246version-control: never
247End:
This page took 0.53514 seconds and 4 git commands to generate.