CSKY: Add version flag in eflag and fix bug in disassembling register.
[deliverable/binutils-gdb.git] / gas / NEWS
CommitLineData
252b5132 1-*- text -*-
6d96a594 2
58bf9b6a
L
3* Add support for Intel AVX VNNI instructions.
4
c1fa250a
LC
5* Add support for Intel HRESET instruction.
6
f64c42a9
LC
7* Add support for Intel UINTR instructions.
8
6d96a594
C
9* Support non-absolute segment values for i386 lcall and ljmp.
10
b71702f1
NC
11* When setting the link order attribute of ELF sections, it is now possible to
12 use a numeric section index instead of symbol name.
42c36b73 13
b71702f1
NC
14* Add support for Cortex-A78, Cortex-A78AE and Cortex-X1 for AArch64 and ARM.
15 Add support for Cortex-R82, Neoverse V1, and Neoverse N2 for ARM.
77718e5b 16
b71702f1 17* Add support for ETMv4 (Embedded Trace Macrocell), ETE (Embedded Trace
6278c6a6
PW
18 Extension), TRBE (Trace Buffer Extension), CSRE (Call Stack Recorder
19 Extension) and BRBE (Branch Record Buffer Extension) system registers for
20 AArch64.
c81946ef
AC
21
22* Add support for Armv8-R AArch64.
23
81d54bb7 24* Add support for Intel TDX instructions.
96a84ea3 25
c4694f17
TG
26* Add support for Intel Key Locker instructions.
27
b1766e7c
NC
28* Added a .nop directive to generate a single no-op instruction in a target
29 neutral manner. This instruction does have an effect on DWARF line number
30 generation, if that is active.
31
a0522545
ML
32* Removed --reduce-memory-overheads and --hash-size as gas now
33 uses hash tables that can be expand and shrink automatically.
34
789198ca
L
35* Add {disp16} pseudo prefix to x86 assembler.
36
260cd341
LC
37* Add support for Intel AMX instructions.
38
939b95c7
L
39* Configure with --enable-x86-used-note by default for Linux/x86.
40
b115b9fd
NC
41Changes in 2.35:
42
bbd19b19
L
43* X86 NaCl target support is removed.
44
6914be53
L
45* Extend .symver directive to update visibility of the original symbol
46 and assign one original symbol to different versioned symbols.
47
6e0e8b45
L
48* Add support for Intel SERIALIZE and TSXLDTRK instructions.
49
9e8f1c90
L
50* Add -mlfence-after-load=, -mlfence-before-indirect-branch= and
51 -mlfence-before-ret= options to x86 assembler to help mitigate
52 CVE-2020-0551.
53
5496f3c6
NC
54* Add --gdwarf-5 option to the assembler to generate DWARF 5 debug output
55 (if such output is being generated). Added the ability to generate
56 version 5 .debug_line sections.
57
251dae91
TC
58* Add -mbig-obj support to i386 MingW targets.
59
ae774686
NC
60Changes in 2.34:
61
5eb617a7
L
62* Add -malign-branch-boundary=NUM, -malign-branch=TYPE[+TYPE...],
63 -malign-branch-prefix-size=NUM and -mbranches-within-32B-boundaries
64 options to x86 assembler to align branches within a fixed boundary
65 with segment prefixes or NOPs.
66
6655dba2
SB
67* Add support for Zilog eZ80 and Zilog Z180 CPUs.
68
69* Add support for z80-elf target.
70
71* Add support for relocation of each byte or word of multibyte value to Z80
72 targets (just use right shift to 0, 8, 16, or 24 bits or AND operation
73 with 0xff/0xffff mask): ld a, label >> 16 \ ld hl, label & 0xffff
74
75* Add SDCC support for Z80 targets.
76
60391a25
PB
77Changes in 2.33:
78
7738ddb4
MM
79* Add support for the Arm Scalable Vector Extension version 2 (SVE2)
80 instructions.
81
82* Add support for the Arm Transactional Memory Extension (TME)
83 instructions.
84
514bbb0f
AV
85* Add support for the Armv8.1-M Mainline and M-profile Vector Extension (MVE)
86 instructions.
87
b20d3859
BW
88* For MIPS, Add -m[no-]fix-loongson3-llsc option to fix (or not) Loongson3
89 LLSC Errata. Add a --enable-mips-fix-loongson3-llsc=[yes|no] configure
90 time option to set the default behavior. Set the default if the configure
91 option is not used to "no".
6f2117ba 92
546053ac
DZ
93* Add support for the Arm Cortex-A76AE, Cortex-A77 and Cortex-M35P
94 processors.
95
96* Add support for the AArch64 Cortex-A34, Cortex-A65, Cortex-A65AE,
97 Cortex-A76AE, and Cortex-A77 processors.
98
b20d3859
BW
99* Add .float16 directive for both Arm and AArch64 to allow encoding of 16-bit
100 floating point literals. Add .float16_format directive and
101 -mfp16-format=[ieee|alternative] option for Arm to control the format of the
102 encoding.
103
66f8b2cb
AB
104* Add --gdwarf-cie-version command line flag. This allows control over which
105 version of DWARF CIE the assembler creates.
106
f974f26c
NC
107Changes in 2.32:
108
03751133
L
109* Add -mvexwig=[0|1] option to x86 assembler to control encoding of
110 VEX.W-ignored (WIG) VEX instructions.
111
b4a3a7b4
L
112* Add -mx86-used-note=[yes|no] option to generate (or not) x86 GNU property
113 notes. Add a --enable-x86-used-note configure time option to set the
114 default behavior. Set the default if the configure option is not used
115 to "no".
116
a693765e
CX
117* Add support for the MIPS Loongson EXTensions R2 (EXT2) instructions.
118
bdc6c06e
CX
119* Add support for the MIPS Loongson EXTensions (EXT) instructions.
120
716c08de
CX
121* Add support for the MIPS Loongson Content Address Memory (CAM) ASE.
122
b8891f8d
AJ
123* Add support for the C-SKY processor series.
124
8095d2f7
CX
125* Add support for the MIPS Loongson MultiMedia extensions Instructions (MMI)
126 ASE.
127
719d8288
NC
128Changes in 2.31:
129
fc6141f0
NC
130* The ADR and ADRL pseudo-instructions supported by the ARM assembler
131 now only set the bottom bit of the address of thumb function symbols
132 if the -mthumb-interwork command line option is active.
133
6f20c942
FS
134* Add support for the MIPS Global INValidate (GINV) ASE.
135
730c3174
SE
136* Add support for the MIPS Cyclic Redudancy Check (CRC) ASE.
137
7b4ae824
JD
138* Add support for the Freescale S12Z architecture.
139
0df8ad28
NC
140* Add --generate-missing-build-notes=[yes|no] option to create (or not) GNU
141 Build Attribute notes if none are present in the input sources. Add a
142 --enable-generate-build-notes=[yes|no] configure time option to set the
143 default behaviour. Set the default if the configure option is not used
144 to "no".
145
bd5dea88
L
146* Remove -mold-gcc command-line option for x86 targets.
147
b6f8c7c4
L
148* Add -O[2|s] command-line options to x86 assembler to enable alternate
149 shorter instruction encoding.
150
8f065d3b 151* Add support for .nops directive. It is currently supported only for
62a02d25
L
152 x86 targets.
153
9176ac5b
NC
154Changes in 2.30:
155
ba8826a8
AO
156* Add support for loaction views in DWARF debug line information.
157
55a09eb6
TG
158Changes in 2.29:
159
a91e1603
L
160* Add support for ELF SHF_GNU_MBIND.
161
f96bd6c2
PC
162* Add support for the WebAssembly file format and wasm32 ELF conversion.
163
7e0de605 164* PowerPC gas now checks that the correct register class is used in
ece5dcc1
AM
165 instructions. For instance, "addi %f4,%cr3,%r31" warns three times
166 that the registers are invalid.
7e0de605 167
93f11b16
DD
168* Add support for the Texas Instruments PRU processor.
169
0cda1e19
TP
170* Support for the ARMv8-R architecture and Cortex-R52 processor has been
171 added to the ARM port.
ced40572 172
9703a4ef
TG
173Changes in 2.28:
174
e23eba97
NC
175* Add support for the RISC-V architecture.
176
b19ea8d2 177* Add support for the ARM Cortex-M23 and Cortex-M33 processors.
ce1b0a45 178
96a84ea3
TG
179Changes in 2.27:
180
4e3e1fdf
L
181* Default to --enable-compressed-debug-sections=gas for Linux/x86 targets.
182
2edb36e7
NC
183* Add --no-pad-sections to stop the assembler from padding the end of output
184 sections up to their alignment boundary.
185
15afaa63
TP
186* Support for the ARMv8-M architecture has been added to the ARM port. Support
187 for the ARMv8-M Security and DSP Extensions has also been added to the ARM
188 port.
189
f36e33da
CZ
190* ARC backend accepts .extInstruction, .extCondCode, .extAuxRegister, and
191 .extCoreRegister pseudo-ops that allow an user to define custom
192 instructions, conditional codes, auxiliary and core registers.
193
b8871f35
L
194* Add a configure option --enable-elf-stt-common to decide whether ELF
195 assembler should generate common symbols with the STT_COMMON type by
196 default. Default to no.
197
a05a5b64 198* New command-line option --elf-stt-common= for ELF targets to control
b8871f35
L
199 whether to generate common symbols with the STT_COMMON type.
200
9fb71ee4
NC
201* Add ability to set section flags and types via numeric values for ELF
202 based targets.
81c23f82 203
0cb4071e
L
204* Add a configure option --enable-x86-relax-relocations to decide whether
205 x86 assembler should generate relax relocations by default. Default to
206 yes, except for x86 Solaris targets older than Solaris 12.
207
a05a5b64 208* New command-line option -mrelax-relocations= for x86 target to control
0cb4071e
L
209 whether to generate relax relocations.
210
a05a5b64 211* New command-line option -mfence-as-lock-add=yes for x86 target to encode
9d3fc4e1
L
212 lfence, mfence and sfence as "lock addl $0x0, (%[re]sp)".
213
4670103e
CZ
214* Add assembly-time relaxation option for ARC cpus.
215
9004b6bd
AB
216* Add --with-cpu=TYPE configure option for ARC gas. This allows the default
217 cpu type to be adjusted at configure time.
218
7feec526
TG
219Changes in 2.26:
220
edeefb67
L
221* Add a configure option --enable-compressed-debug-sections={all,gas} to
222 decide whether DWARF debug sections should be compressed by default.
e12fe555 223
886a2506
NC
224* Add support for the ARC EM/HS, and ARC600/700 architectures. Remove
225 assembler support for Argonaut RISC architectures.
226
d02603dc
NC
227* Symbol and label names can now be enclosed in double quotes (") which allows
228 them to contain characters that are not part of valid symbol names in high
229 level languages.
230
f33026a9
MW
231* Added the correctly spelled -march=armv6kz, for ARMv6KZ support. The
232 previous spelling, -march=armv6zk, is still accepted.
233
88f0ea34
MW
234* Support for the ARMv8.1 architecture has been added to the Aarch64 port.
235 Support for the individual ARMv8.1 Adv.SIMD, LOR and PAN architecture
236 extensions has also been added to the Aarch64 port.
237
a5932920
MW
238* Support for the ARMv8.1 architecture has been added to the ARM port. Support
239 for the individual ARMv8.1 Adv.SIMD and PAN architecture extensions has also
240 been added to the ARM port.
241
ea556d25
L
242* Extend --compress-debug-sections option to support
243 --compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi] for ELF
244 targets.
245
0d2b51ad
L
246* --compress-debug-sections is turned on for Linux/x86 by default.
247
c50415e2
TG
248Changes in 2.25:
249
f36e8886
BS
250* Add support for the AVR Tiny microcontrollers.
251
73589c9d
CS
252* Replace support for openrisc and or32 with support for or1k.
253
2e6976a8 254* Enhanced the ARM port to accept the assembler output from the CodeComposer
a05a5b64 255 Studio tool. Support is enabled via the new command-line option -mccs.
2e6976a8 256
35c08157
KLC
257* Add support for the Andes NDS32.
258
58ca03a2
TG
259Changes in 2.24:
260
13761a11
NC
261* Add support for the Texas Instruments MSP430X processor.
262
a05a5b64 263* Add -gdwarf-sections command-line option to enable per-code-section
b40bf0a2
NC
264 generation of DWARF .debug_line sections.
265
36591ba1
SL
266* Add support for Altera Nios II.
267
a3c62988
NC
268* Add support for the Imagination Technologies Meta processor.
269
5bf135a7
NC
270* Add support for the v850e3v5.
271
e8044f35
RS
272* Remove assembler support for MIPS ECOFF targets.
273
af18cb59
TG
274Changes in 2.23:
275
da2bb560
NC
276* Add support for the 64-bit ARM architecture: AArch64.
277
6927f982
NC
278* Add support for S12X processor.
279
b9c361e0
JL
280* Add support for the VLE extension to the PowerPC architecture.
281
f6c1a2d5
NC
282* Add support for the Freescale XGATE architecture.
283
fa94de6b
RM
284* Add support for .bundle_align_mode, .bundle_lock, and .bundle_unlock
285 directives. These are currently available only for x86 and ARM targets.
286
99c513f6
DD
287* Add support for the Renesas RL78 architecture.
288
cfb8c092
NC
289* Add support for the Adapteva EPIPHANY architecture.
290
fe13e45b 291* For x86, allow 'rep bsf', 'rep bsr', and 'rep ret' syntax.
29c048b6 292
a7142d94
TG
293Changes in 2.22:
294
69f56ae1 295* Add support for the Tilera TILEPro and TILE-Gx architectures.
44f45767 296
90b3661c 297Changes in 2.21:
44f45767 298
5fec8599
L
299* Gas no longer requires doubling of ampersands in macros.
300
40b36596
JM
301* Add support for the TMS320C6000 (TI C6X) processor family.
302
31907d5e
DK
303* GAS now understands an extended syntax in the .section directive flags
304 for COFF targets that allows the section's alignment to be specified. This
305 feature has also been backported to the 2.20 release series, starting with
306 2.20.1.
307
c7927a3c
NC
308* Add support for the Renesas RX processor.
309
a05a5b64 310* New command-line option, --compress-debug-sections, which requests
700c4060
CC
311 compression of DWARF debug information sections in the relocatable output
312 file. Compressed debug sections are supported by readelf, objdump, and
313 gold, but not currently by Gnu ld.
314
81c23f82
TG
315Changes in 2.20:
316
1cd986c5
NC
317* Added support for v850e2 and v850e2v3.
318
3e7a7d11
NC
319* GNU/Linux targets now supports "gnu_unique_object" as a value in the .type
320 pseudo op. It marks the symbol as being globally unique in the entire
321 process.
322
c921be7d
NC
323* ARM assembler now supports .inst[.nw] pseudo-ops to insert opcodes specified
324 in binary rather than text.
6e33da12 325
c1711530
DK
326* Add support for common symbol alignment to PE formats.
327
92846e72
CC
328* Add support for the new discriminator column in the DWARF line table,
329 with a discriminator operand for the .loc directive.
330
c3b7224a
NC
331* Add support for Sunplus score architecture.
332
d8045f23
NC
333* The .type pseudo-op now accepts a type of STT_GNU_IFUNC which can be used to
334 indicate that if the symbol is the target of a relocation, its value should
335 not be use. Instead the function should be invoked and its result used as
336 the value.
fa94de6b 337
84e94c90
NC
338* Add support for Lattice Mico32 (lm32) architecture.
339
fa94de6b 340* Add support for Xilinx MicroBlaze architecture.
caa03924 341
6e33da12
TG
342Changes in 2.19:
343
4f6d9c90
DJ
344* New pseudo op .cfi_val_encoded_addr, to record constant addresses in unwind
345 tables without runtime relocation.
346
a05a5b64 347* New command-line option, -h-tick-hex, for sh, m32c, and h8/300 targets, which
6fd4f6cc
DD
348 adds compatibility with H'00 style hex constants.
349
a05a5b64 350* New command-line option, -msse-check=[none|error|warning], for x86
daf50ae7
L
351 targets.
352
a05a5b64 353* New sub-option added to the assembler's -a command-line switch to
83f10cb2
NC
354 generate a listing output. The 'g' sub-option will insert into the listing
355 various information about the assembly, such as assembler version, the
a05a5b64 356 command-line options used, and a time stamp.
83f10cb2 357
a05a5b64 358* New command-line option -msse2avx for x86 target to encode SSE
c0f3af97
L
359 instructions with VEX prefix.
360
f1f8f695 361* Add Intel XSAVE, EPT, MOVBE, AES, PCLMUL, AVX/FMA support for x86 target.
c0f3af97 362
a05a5b64 363* New command-line options, -march=CPU[,+EXTENSION...], -mtune=CPU,
ae40c993
L
364 -mmnemonic=[att|intel], -msyntax=[att|intel], -mindex-reg,
365 -mnaked-reg and -mold-gcc, for x86 targets.
366
38a57ae7
NC
367* Support for generating wide character strings has been added via the new
368 pseudo ops: .string16, .string32 and .string64.
369
85f10a01
MM
370* Support for SSE5 has been added to the i386 port.
371
7c3d153f
NC
372Changes in 2.18:
373
ec2655a6
NC
374* The GAS sources are now released under the GPLv3.
375
3d3d428f
NC
376* Support for the National Semiconductor CR16 target has been added.
377
3f9ce309
AM
378* Added gas .reloc pseudo. This is a low-level interface for creating
379 relocations.
380
99ad8390
NC
381* Add support for x86_64 PE+ target.
382
1c0d3aa6 383* Add support for Score target.
83518699 384
ec2655a6
NC
385Changes in 2.17:
386
d70c5fc7
NC
387* Support for the Infineon XC16X has been added by KPIT Cummins Infosystems.
388
08333dc4
NS
389* Support for ms2 architecture has been added.
390
b7b8fb1d
NC
391* Support for the Z80 processor family has been added.
392
3e8a519c
MM
393* Add support for the "@<file>" syntax to the command line, so that extra
394 switches can be read from <file>.
395
a05a5b64 396* The SH target supports a new command-line switch --enable-reg-prefix which,
37dedf66
NC
397 if enabled, will allow register names to be optionally prefixed with a $
398 character. This allows register names to be distinguished from label names.
fa94de6b 399
6eaeac8a
JB
400* Macros with a variable number of arguments are now supported. See the
401 documentation for how this works.
402
4bdd3565
NC
403* Added --reduce-memory-overheads switch to reduce the size of the hash
404 tables used, at the expense of longer assembly times, and
405 --hash-size=<NUMBER> to set the size of the hash tables used by gas.
406
5e75c3ab
JB
407* Macro names and macro parameter names can now be any identifier that would
408 also be legal as a symbol elsewhere. For macro parameter names, this is
409 known to cause problems in certain sources when the respective target uses
410 characters inconsistently, and thus macro parameter references may no longer
411 be recognized as such (see the documentation for details).
fa94de6b 412
d2c5f73e
NC
413* Support the .f_floating, .d_floating, .g_floating and .h_floating directives
414 for the VAX target in order to be more compatible with the VAX MACRO
415 assembler.
416
a05a5b64 417* New command-line option -mtune=[itanium1|itanium2] for IA64 targets.
8c2fda1d 418
957d91c1
NC
419Changes in 2.16:
420
fffeaa5f
JB
421* Redefinition of macros now results in an error.
422
a05a5b64 423* New command-line option -mhint.b=[ok|warning|error] for IA64 targets.
91d777ee 424
a05a5b64 425* New command-line option -munwind-check=[warning|error] for IA64
970d6792
L
426 targets.
427
f1dab70d
JB
428* The IA64 port now uses automatic dependency violation removal as its default
429 mode.
430
7499d566
NC
431* Port to MAXQ processor contributed by HCL Tech.
432
7ed4c4c5
NC
433* Added support for generating unwind tables for ARM ELF targets.
434
a05a5b64 435* Add a -g command-line option to generate debug information in the target's
329e276d
NC
436 preferred debug format.
437
1fe1f39c
NC
438* Support for the crx-elf target added.
439
1a320fbb 440* Support for the sh-symbianelf target added.
1fe1f39c 441
0503b355
BF
442* Added a pseudo-op (.secrel32) to generate 32 bit section relative relocations
443 on pe[i]-i386; required for this target's DWARF 2 support.
444
6b6e92f4
NC
445* Support for Motorola MCF521x/5249/547x/548x added.
446
fd99574b
NC
447* Support for ColdFire EMAC instructions added and Motorola syntax for MAC/EMAC
448 instrucitons.
449
a05a5b64 450* New command-line option -mno-shared for MIPS ELF targets.
aa6975fb 451
a05a5b64 452* New command-line option --alternate and pseudo-ops .altmacro and .noaltmacro
caa32fe5
NC
453 added to enter (and leave) alternate macro syntax mode.
454
0477af35
NC
455Changes in 2.15:
456
7a7f4e42
CD
457* The MIPS -membedded-pic option (Embedded-PIC code generation) is
458 deprecated and will be removed in a future release.
459
6edf0760
NC
460* Added PIC m32r Linux (ELF) and support to M32R assembler.
461
09d92015
MM
462* Added support for ARM V6.
463
88da98f3
MS
464* Added support for sh4a and variants.
465
eb764db8
NC
466* Support for Renesas M32R2 added.
467
88da98f3
MS
468* Limited support for Mapping Symbols as specified in the ARM ELF
469 specification has been added to the arm assembler.
ed769ec1 470
0bbf2aa4
NC
471* On ARM architectures, added a new gas directive ".unreq" that undoes
472 definitions created by ".req".
473
3e602632
NC
474* Support for Motorola ColdFire MCF528x added.
475
05da4302
NC
476* Added --gstabs+ switch to enable the generation of STABS debug format
477 information with GNU extensions.
fa94de6b 478
6a265366
CD
479* Added support for MIPS64 Release 2.
480
8ad30312
NC
481* Added support for v850e1.
482
12b55ccc
L
483* Added -n switch for x86 assembler. By default, x86 GAS replaces
484 multiple nop instructions used for alignment within code sections
485 with multi-byte nop instructions such as leal 0(%esi,1),%esi. This
486 switch disables the optimization.
487
78849248
ILT
488* Removed -n option from MIPS assembler. It was not useful, and confused the
489 existing -non_shared option.
490
43c58ae6
CD
491Changes in 2.14:
492
69be0a2b
CD
493* Added support for MIPS32 Release 2.
494
e8fd7476
NC
495* Added support for Xtensa architecture.
496
e16bb312
NC
497* Support for Intel's iWMMXt processor (an ARM variant) added.
498
cce4814f
NC
499* An assembler test generator has been contributed and an example file that
500 uses it (gas/testsuite/gas/all/test-gen.c and test-exmaple.c).
fa94de6b 501
5177500f
NC
502* Support for SH2E added.
503
fea17916
NC
504* GASP has now been removed.
505
004d9caf
NC
506* Support for Texas Instruments TMS320C4x and TMS320C3x series of
507 DSP's contributed by Michael Hayes and Svein E. Seldal.
fa94de6b 508
a40cbfa3
NC
509* Support for the Ubicom IP2xxx microcontroller added.
510
2cbb2eef
NC
511Changes in 2.13:
512
a40cbfa3
NC
513* Support for the Fujitsu FRV architecture added by Red Hat. Models for FR400
514 and FR500 included.
0ebb9a87 515
a40cbfa3 516* Support for DLX processor added.
52216602 517
a40cbfa3
NC
518* GASP has now been deprecated and will be removed in a future release. Use
519 the macro facilities in GAS instead.
3f965e60 520
a40cbfa3
NC
521* GASP now correctly parses floating point numbers. Unless the base is
522 explicitly specified, they are interpreted as decimal numbers regardless of
523 the currently specified base.
1ac57253 524
9a66911f
NC
525Changes in 2.12:
526
a40cbfa3 527* Support for Don Knuth's MMIX, by Hans-Peter Nilsson.
49fda6c8 528
a40cbfa3 529* Support for the OpenRISC 32-bit embedded processor by OpenCores.
3b16e843 530
fa94de6b
RM
531* The ARM assembler now accepts -march=..., -mcpu=... and -mfpu=... for
532 specifying the target instruction set. The old method of specifying the
a40cbfa3
NC
533 target processor has been deprecated, but is still accepted for
534 compatibility.
03b1477f 535
a40cbfa3
NC
536* Support for the VFP floating-point instruction set has been added to
537 the ARM assembler.
252b5132 538
a40cbfa3
NC
539* New psuedo op: .incbin to include a set of binary data at a given point
540 in the assembly. Contributed by Anders Norlander.
7e005732 541
a40cbfa3
NC
542* The MIPS assembler now accepts -march/-mtune. -mcpu has been deprecated
543 but still works for compatability.
ec68c924 544
fa94de6b 545* The MIPS assembler no longer issues a warning by default when it
a05a5b64 546 generates a nop instruction from a macro. The new command-line option
a40cbfa3 547 -n will turn on the warning.
63486801 548
2dac7317
JW
549Changes in 2.11:
550
500800ca
NC
551* Support for PDP-11 and 2.11BSD a.out format, by Lars Brinkhoff.
552
a40cbfa3 553* x86 gas now supports the full Pentium4 instruction set.
a167610d 554
a40cbfa3 555* Support for AMD x86-64 architecture, by Jan Hubicka, SuSE Labs.
c0d8940f 556
a40cbfa3 557* Support for Motorola 68HC11 and 68HC12.
df86943d 558
a40cbfa3 559* Support for Texas Instruments TMS320C54x (tic54x).
39bec121 560
a40cbfa3 561* Support for IA-64.
2dac7317 562
a40cbfa3 563* Support for i860, by Jason Eckhardt.
22b36938 564
a40cbfa3 565* Support for CRIS (Axis Communications ETRAX series).
5bcac8a4 566
a40cbfa3 567* x86 gas has a new .arch pseudo op to specify the target CPU architecture.
a38cf1db 568
a05a5b64 569* x86 gas -q command-line option quietens warnings about register size changes
a40cbfa3
NC
570 due to suffix, indirect jmp/call without `*', stand-alone prefixes, and
571 translating various deprecated floating point instructions.
a38cf1db 572
252b5132
RH
573Changes in 2.10:
574
a40cbfa3
NC
575* Support for the ARM msr instruction was changed to only allow an immediate
576 operand when altering the flags field.
d14442f4 577
a40cbfa3 578* Support for ATMEL AVR.
adde6300 579
a40cbfa3 580* Support for IBM 370 ELF. Somewhat experimental.
b5ebe70e 581
a40cbfa3 582* Support for numbers with suffixes.
3fd9f047 583
a40cbfa3 584* Added support for breaking to the end of repeat loops.
6a6987a9 585
a40cbfa3 586* Added support for parallel instruction syntax (DOUBLEBAR_PARALLEL).
6a6987a9 587
a40cbfa3 588* New .elseif pseudo-op added.
3fd9f047 589
a40cbfa3 590* New --fatal-warnings option.
1f776aa5 591
a40cbfa3 592* picoJava architecture support added.
252b5132 593
a40cbfa3 594* Motorola MCore 210 processor support added.
041dd5a9 595
fa94de6b 596* A new pseudo-op .intel_syntax has been implemented to allow gas to parse i386
a40cbfa3 597 assembly programs with intel syntax.
252b5132 598
a40cbfa3 599* New pseudo-ops .func,.endfunc to aid in debugging user-written assembler code.
252b5132 600
a40cbfa3 601* Added -gdwarf2 option to generate DWARF 2 debugging information.
041dd5a9 602
a40cbfa3 603* Full 16-bit mode support for i386.
252b5132 604
fa94de6b 605* Greatly improved instruction operand checking for i386. This change will
a40cbfa3
NC
606 produce errors or warnings on incorrect assembly code that previous versions
607 of gas accepted. If you get unexpected messages from code that worked with
608 older versions of gas, please double check the code before reporting a bug.
252b5132 609
a40cbfa3 610* Weak symbol support added for COFF targets.
252b5132 611
a40cbfa3 612* Mitsubishi D30V support added.
252b5132 613
a40cbfa3 614* Texas Instruments c80 (tms320c80) support added.
252b5132 615
a40cbfa3 616* i960 ELF support added.
bedf545c 617
a40cbfa3 618* ARM ELF support added.
a057431b 619
252b5132
RH
620Changes in 2.9:
621
a40cbfa3 622* Texas Instruments c30 (tms320c30) support added.
252b5132 623
fa94de6b 624* The assembler now optimizes the exception frame information generated by egcs
a40cbfa3 625 and gcc 2.8. The new --traditional-format option disables this optimization.
252b5132 626
a40cbfa3 627* Added --gstabs option to generate stabs debugging information.
252b5132 628
fa94de6b 629* The -a option takes a new suboption, m (e.g., -alm) to expand macros in a
a40cbfa3 630 listing.
252b5132 631
a40cbfa3 632* Added -MD option to print dependencies.
252b5132
RH
633
634Changes in 2.8:
635
a40cbfa3 636* BeOS support added.
252b5132 637
a40cbfa3 638* MIPS16 support added.
252b5132 639
a40cbfa3 640* Motorola ColdFire 5200 support added (configure for m68k and use -m5200).
252b5132 641
a40cbfa3 642* Alpha/VMS support added.
252b5132 643
a40cbfa3
NC
644* m68k options --base-size-default-16, --base-size-default-32,
645 --disp-size-default-16, and --disp-size-default-32 added.
252b5132 646
a40cbfa3
NC
647* The alignment directives now take an optional third argument, which is the
648 maximum number of bytes to skip. If doing the alignment would require
649 skipping more than the given number of bytes, the alignment is not done at
650 all.
252b5132 651
a40cbfa3 652* The ELF assembler has a new pseudo-op, .symver, used for symbol versioning.
252b5132 653
a40cbfa3
NC
654* The -a option takes a new suboption, c (e.g., -alc), to skip false
655 conditionals in listings.
252b5132 656
a40cbfa3
NC
657* Added new pseudo-op, .equiv; it's like .equ, except that it is an error if
658 the symbol is already defined.
252b5132
RH
659
660Changes in 2.7:
661
a40cbfa3
NC
662* The PowerPC assembler now allows the use of symbolic register names (r0,
663 etc.) if -mregnames is used. Symbolic names preceded by a '%' (%r0, etc.)
664 can be used any time. PowerPC 860 move to/from SPR instructions have been
665 added.
252b5132 666
a40cbfa3 667* Alpha Linux (ELF) support added.
252b5132 668
a40cbfa3 669* PowerPC ELF support added.
252b5132 670
a40cbfa3 671* m68k Linux (ELF) support added.
252b5132 672
a40cbfa3 673* i960 Hx/Jx support added.
252b5132 674
a40cbfa3 675* i386/PowerPC gnu-win32 support added.
252b5132 676
a40cbfa3
NC
677* SCO ELF support added. For OpenServer 5 targets (i386-unknown-sco3.2v5) the
678 default is to build COFF-only support. To get a set of tools that generate
fa94de6b 679 ELF (they'll understand both COFF and ELF), you must configure with
a40cbfa3 680 target=i386-unknown-sco3.2v5elf.
252b5132 681
a40cbfa3 682* m88k-motorola-sysv3* support added.
252b5132
RH
683
684Changes in 2.6:
685
a40cbfa3 686* Gas now directly supports macros, without requiring GASP.
252b5132 687
a40cbfa3
NC
688* Gas now has an MRI assembler compatibility mode. Use -M or --mri to select
689 MRI mode. The pseudo-op ``.mri 1'' will switch into the MRI mode until the
690 ``.mri 0'' is seen; this can be convenient for inline assembler code.
252b5132 691
a40cbfa3 692* Added --defsym SYM=VALUE option.
252b5132 693
a40cbfa3 694* Added -mips4 support to MIPS assembler.
252b5132 695
a40cbfa3 696* Added PIC support to Solaris and SPARC SunOS 4 assembler.
252b5132
RH
697
698Changes in 2.4:
699
a40cbfa3 700* Converted this directory to use an autoconf-generated configure script.
252b5132 701
a40cbfa3 702* ARM support, from Richard Earnshaw.
252b5132 703
a40cbfa3
NC
704* Updated VMS support, from Pat Rankin, including considerably improved
705 debugging support.
252b5132 706
a40cbfa3 707* Support for the control registers in the 68060.
252b5132 708
a40cbfa3 709* Handles (ignores) a new directive ".this_GCC_requires_the_GNU_assembler", to
fa94de6b
RM
710 provide for possible future gcc changes, for targets where gas provides some
711 features not available in the native assembler. If the native assembler is
a40cbfa3 712 used, it should become obvious pretty quickly what the problem is.
252b5132 713
a40cbfa3 714* Usage message is available with "--help".
252b5132 715
fa94de6b 716* The GNU Assembler Preprocessor (gasp) is included. (Actually, it was in 2.3
a40cbfa3 717 also, but didn't get into the NEWS file.)
252b5132 718
a40cbfa3 719* Weak symbol support for a.out.
252b5132 720
fa94de6b 721* A bug in the listing code which could cause an infinite loop has been fixed.
a40cbfa3 722 Bugs in listings when generating a COFF object file have also been fixed.
252b5132 723
a40cbfa3
NC
724* Initial i386-svr4 PIC implementation from Eric Youngdale, based on code by
725 Paul Kranenburg.
252b5132 726
a40cbfa3
NC
727* Improved Alpha support. Immediate constants can have a much larger range
728 now. Support for the 21164 has been contributed by Digital.
252b5132 729
a40cbfa3 730* Updated ns32k (pc532-mach, netbsd532) support from Ian Dall.
252b5132
RH
731
732Changes in 2.3:
733
a40cbfa3 734* Mach i386 support, by David Mackenzie and Ken Raeburn.
252b5132 735
a40cbfa3 736* RS/6000 and PowerPC support by Ian Taylor.
252b5132 737
a40cbfa3
NC
738* VMS command scripts (make-gas.com, config-gas.com) have been worked on a bit,
739 based on mail received from various people. The `-h#' option should work
740 again too.
252b5132 741
a40cbfa3 742* HP-PA work, by Jeff Law. Note, for the PA, gas-2.3 has been designed to work
fa94de6b 743 with gdb-4.12 and gcc-2.6. As gcc-2.6 has not been released yet, a special
a40cbfa3
NC
744 version of gcc-2.5.8 has been patched to work with gas-2.3. You can retrieve
745 this special version of gcc-2.5.8 via anonymous ftp from jaguar.cs.utah.edu
746 in the "dist" directory.
252b5132 747
a40cbfa3
NC
748* Vax support in gas fixed for BSD, so it builds and seems to run a couple
749 simple tests okay. I haven't put it through extensive testing. (GNU make is
750 currently required for BSD 4.3 builds.)
252b5132 751
fa94de6b 752* Support for the DEC Alpha, running OSF/1 (ECOFF format). The gas support is
a40cbfa3
NC
753 based on code donated by CMU, which used an a.out-based format. I'm afraid
754 the alpha-a.out support is pretty badly mangled, and much of it removed;
755 making it work will require rewriting it as BFD support for the format anyways.
252b5132 756
a40cbfa3 757* Irix 5 support.
252b5132 758
fa94de6b 759* The test suites have been fixed up a bit, so that they should work with a
a40cbfa3 760 couple different versions of expect and dejagnu.
252b5132 761
fa94de6b
RM
762* Symbols' values are now handled internally as expressions, permitting more
763 flexibility in evaluating them in some cases. Some details of relocation
a40cbfa3
NC
764 handling have also changed, and simple constant pool management has been
765 added, to make the Alpha port easier.
252b5132 766
a40cbfa3
NC
767* New option "--statistics" for printing out program run times. This is
768 intended to be used with the gcc "-Q" option, which prints out times spent in
769 various phases of compilation. (You should be able to get all of them
770 printed out with "gcc -Q -Wa,--statistics", I think.)
252b5132
RH
771
772Changes in 2.2:
773
a40cbfa3 774* RS/6000 AIX and MIPS SGI Irix 5 support has been added.
252b5132 775
fa94de6b
RM
776* Configurations that are still in development (and therefore are convenient to
777 have listed in configure.in) still get rejected without a minor change to
a40cbfa3
NC
778 gas/Makefile.in, so people not doing development work shouldn't get the
779 impression that support for such configurations is actually believed to be
780 reliable.
252b5132 781
fa94de6b 782* The program name (usually "as") is printed when a fatal error message is
a40cbfa3
NC
783 displayed. This should prevent some confusion about the source of occasional
784 messages about "internal errors".
252b5132 785
fa94de6b 786* ELF support is falling into place. Support for the 386 should be working.
a40cbfa3 787 Support for SPARC Solaris is in. HPPA support from Utah is being integrated.
252b5132 788
a40cbfa3
NC
789* Symbol values are maintained as expressions instead of being immediately
790 boiled down to add-symbol, sub-symbol, and constant. This permits slightly
791 more complex calculations involving symbols whose values are not alreadey
792 known.
252b5132 793
a40cbfa3 794* DBX-style debugging info ("stabs") is now supported for COFF formats.
fa94de6b
RM
795 If any stabs directives are seen in the source, GAS will create two new
796 sections: a ".stab" and a ".stabstr" section. The format of the .stab
a40cbfa3
NC
797 section is nearly identical to the a.out symbol format, and .stabstr is
798 its string table. For this to be useful, you must have configured GCC
799 to generate stabs (by defining DBX_DEBUGGING_INFO), and must have a GDB
800 that can use the stab sections (4.11 or later).
252b5132 801
fa94de6b 802* LynxOS, on i386 and m68k platforms, is now supported. SPARC LynxOS
a40cbfa3 803 support is in progress.
252b5132
RH
804
805Changes in 2.1:
806
fa94de6b 807* Several small fixes for i386-aix (PS/2) support from Minh Tran-Le have been
a40cbfa3 808 incorporated, but not well tested yet.
252b5132 809
fa94de6b 810* Altered the opcode table split for m68k; it should require less VM to compile
a40cbfa3 811 with gcc now.
252b5132 812
a40cbfa3
NC
813* Some minor adjustments to add (Convergent Technologies') Miniframe support,
814 suggested by Ronald Cole.
252b5132 815
a40cbfa3
NC
816* HPPA support (running OSF only, not HPUX) has been contributed by Utah. This
817 includes improved ELF support, which I've started adapting for SPARC Solaris
818 2.x. Integration isn't completely, so it probably won't work.
252b5132 819
a40cbfa3 820* HP9000/300 support, donated by HP, has been merged in.
252b5132 821
a40cbfa3 822* Ian Taylor has finished the MIPS ECOFF (Ultrix, Irix) support.
252b5132 823
a40cbfa3 824* Better error messages for unsupported configurations (e.g., hppa-hpux).
252b5132 825
a40cbfa3 826* Test suite framework is starting to become reasonable.
252b5132
RH
827
828Changes in 2.0:
829
a40cbfa3 830* Mostly bug fixes.
252b5132 831
a40cbfa3 832* Some more merging of BFD and ELF code, but ELF still doesn't work.
252b5132
RH
833
834Changes in 1.94:
835
a40cbfa3
NC
836* BFD merge is partly done. Adventurous souls may try giving configure the
837 "--with-bfd-assembler" option. Currently, ELF format requires it, a.out
838 format accepts it; SPARC CPU accepts it. It's the default only for OS "elf"
839 or "solaris". (ELF isn't really supported yet. It needs work. I've got
840 some code from Utah for HP-PA ELF, and from DG for m88k ELF, but they're not
841 fully merged yet.)
252b5132 842
a40cbfa3
NC
843* The 68K opcode table has been split in half. It should now compile under gcc
844 without consuming ridiculous amounts of memory.
252b5132 845
a40cbfa3
NC
846* A couple data structures have been reduced in size. This should result in
847 saving a little bit of space at runtime.
252b5132 848
a40cbfa3
NC
849* Support for MIPS, from OSF and Ralph Campbell, has been merged in. The OSF
850 code provided ROSE format support, which I haven't merged in yet. (I can
851 make it available, if anyone wants to try it out.) Ralph's code, for BSD
852 4.4, supports a.out format. We don't have ECOFF support in just yet; it's
853 coming.
252b5132 854
a40cbfa3 855* Support for the Hitachi H8/500 has been added.
252b5132 856
a40cbfa3
NC
857* VMS host and target support should be working now, thanks chiefly to Eric
858 Youngdale.
252b5132
RH
859
860Changes in 1.93.01:
861
a40cbfa3 862* For m68k, support for more processors has been added: 68040, CPU32, 68851.
252b5132 863
a40cbfa3 864* For i386, .align is now power-of-two; was number-of-bytes.
252b5132 865
a40cbfa3
NC
866* For m68k, "%" is now accepted before register names. For COFF format, which
867 doesn't use underscore prefixes for C labels, it is required, so variable "a0"
868 can be distinguished from the register.
252b5132 869
a40cbfa3
NC
870* Last public release was 1.38. Lots of configuration changes since then, lots
871 of new CPUs and formats, lots of bugs fixed.
252b5132
RH
872
873\f
b3adc24a 874Copyright (C) 2012-2020 Free Software Foundation, Inc.
5bf135a7
NC
875
876Copying and distribution of this file, with or without modification,
877are permitted in any medium without royalty provided the copyright
878notice and this notice are preserved.
879
252b5132
RH
880Local variables:
881fill-column: 79
882End:
This page took 0.930701 seconds and 4 git commands to generate.