Automatic date update in version.in
[deliverable/binutils-gdb.git] / gas / NEWS
CommitLineData
252b5132 1-*- text -*-
96a84ea3 2
c4694f17
TG
3* Add support for Intel Key Locker instructions.
4
b1766e7c
NC
5* Added a .nop directive to generate a single no-op instruction in a target
6 neutral manner. This instruction does have an effect on DWARF line number
7 generation, if that is active.
8
a0522545
ML
9* Removed --reduce-memory-overheads and --hash-size as gas now
10 uses hash tables that can be expand and shrink automatically.
11
789198ca
L
12* Add {disp16} pseudo prefix to x86 assembler.
13
260cd341
LC
14* Add support for Intel AMX instructions.
15
939b95c7
L
16* Configure with --enable-x86-used-note by default for Linux/x86.
17
b115b9fd
NC
18Changes in 2.35:
19
bbd19b19
L
20* X86 NaCl target support is removed.
21
6914be53
L
22* Extend .symver directive to update visibility of the original symbol
23 and assign one original symbol to different versioned symbols.
24
6e0e8b45
L
25* Add support for Intel SERIALIZE and TSXLDTRK instructions.
26
9e8f1c90
L
27* Add -mlfence-after-load=, -mlfence-before-indirect-branch= and
28 -mlfence-before-ret= options to x86 assembler to help mitigate
29 CVE-2020-0551.
30
5496f3c6
NC
31* Add --gdwarf-5 option to the assembler to generate DWARF 5 debug output
32 (if such output is being generated). Added the ability to generate
33 version 5 .debug_line sections.
34
251dae91
TC
35* Add -mbig-obj support to i386 MingW targets.
36
ae774686
NC
37Changes in 2.34:
38
5eb617a7
L
39* Add -malign-branch-boundary=NUM, -malign-branch=TYPE[+TYPE...],
40 -malign-branch-prefix-size=NUM and -mbranches-within-32B-boundaries
41 options to x86 assembler to align branches within a fixed boundary
42 with segment prefixes or NOPs.
43
6655dba2
SB
44* Add support for Zilog eZ80 and Zilog Z180 CPUs.
45
46* Add support for z80-elf target.
47
48* Add support for relocation of each byte or word of multibyte value to Z80
49 targets (just use right shift to 0, 8, 16, or 24 bits or AND operation
50 with 0xff/0xffff mask): ld a, label >> 16 \ ld hl, label & 0xffff
51
52* Add SDCC support for Z80 targets.
53
60391a25
PB
54Changes in 2.33:
55
7738ddb4
MM
56* Add support for the Arm Scalable Vector Extension version 2 (SVE2)
57 instructions.
58
59* Add support for the Arm Transactional Memory Extension (TME)
60 instructions.
61
514bbb0f
AV
62* Add support for the Armv8.1-M Mainline and M-profile Vector Extension (MVE)
63 instructions.
64
b20d3859
BW
65* For MIPS, Add -m[no-]fix-loongson3-llsc option to fix (or not) Loongson3
66 LLSC Errata. Add a --enable-mips-fix-loongson3-llsc=[yes|no] configure
67 time option to set the default behavior. Set the default if the configure
68 option is not used to "no".
6f2117ba 69
546053ac
DZ
70* Add support for the Arm Cortex-A76AE, Cortex-A77 and Cortex-M35P
71 processors.
72
73* Add support for the AArch64 Cortex-A34, Cortex-A65, Cortex-A65AE,
74 Cortex-A76AE, and Cortex-A77 processors.
75
b20d3859
BW
76* Add .float16 directive for both Arm and AArch64 to allow encoding of 16-bit
77 floating point literals. Add .float16_format directive and
78 -mfp16-format=[ieee|alternative] option for Arm to control the format of the
79 encoding.
80
66f8b2cb
AB
81* Add --gdwarf-cie-version command line flag. This allows control over which
82 version of DWARF CIE the assembler creates.
83
f974f26c
NC
84Changes in 2.32:
85
03751133
L
86* Add -mvexwig=[0|1] option to x86 assembler to control encoding of
87 VEX.W-ignored (WIG) VEX instructions.
88
b4a3a7b4
L
89* Add -mx86-used-note=[yes|no] option to generate (or not) x86 GNU property
90 notes. Add a --enable-x86-used-note configure time option to set the
91 default behavior. Set the default if the configure option is not used
92 to "no".
93
a693765e
CX
94* Add support for the MIPS Loongson EXTensions R2 (EXT2) instructions.
95
bdc6c06e
CX
96* Add support for the MIPS Loongson EXTensions (EXT) instructions.
97
716c08de
CX
98* Add support for the MIPS Loongson Content Address Memory (CAM) ASE.
99
b8891f8d
AJ
100* Add support for the C-SKY processor series.
101
8095d2f7
CX
102* Add support for the MIPS Loongson MultiMedia extensions Instructions (MMI)
103 ASE.
104
719d8288
NC
105Changes in 2.31:
106
fc6141f0
NC
107* The ADR and ADRL pseudo-instructions supported by the ARM assembler
108 now only set the bottom bit of the address of thumb function symbols
109 if the -mthumb-interwork command line option is active.
110
6f20c942
FS
111* Add support for the MIPS Global INValidate (GINV) ASE.
112
730c3174
SE
113* Add support for the MIPS Cyclic Redudancy Check (CRC) ASE.
114
7b4ae824
JD
115* Add support for the Freescale S12Z architecture.
116
0df8ad28
NC
117* Add --generate-missing-build-notes=[yes|no] option to create (or not) GNU
118 Build Attribute notes if none are present in the input sources. Add a
119 --enable-generate-build-notes=[yes|no] configure time option to set the
120 default behaviour. Set the default if the configure option is not used
121 to "no".
122
bd5dea88
L
123* Remove -mold-gcc command-line option for x86 targets.
124
b6f8c7c4
L
125* Add -O[2|s] command-line options to x86 assembler to enable alternate
126 shorter instruction encoding.
127
8f065d3b 128* Add support for .nops directive. It is currently supported only for
62a02d25
L
129 x86 targets.
130
9176ac5b
NC
131Changes in 2.30:
132
ba8826a8
AO
133* Add support for loaction views in DWARF debug line information.
134
55a09eb6
TG
135Changes in 2.29:
136
a91e1603
L
137* Add support for ELF SHF_GNU_MBIND.
138
f96bd6c2
PC
139* Add support for the WebAssembly file format and wasm32 ELF conversion.
140
7e0de605 141* PowerPC gas now checks that the correct register class is used in
ece5dcc1
AM
142 instructions. For instance, "addi %f4,%cr3,%r31" warns three times
143 that the registers are invalid.
7e0de605 144
93f11b16
DD
145* Add support for the Texas Instruments PRU processor.
146
0cda1e19
TP
147* Support for the ARMv8-R architecture and Cortex-R52 processor has been
148 added to the ARM port.
ced40572 149
9703a4ef
TG
150Changes in 2.28:
151
e23eba97
NC
152* Add support for the RISC-V architecture.
153
b19ea8d2 154* Add support for the ARM Cortex-M23 and Cortex-M33 processors.
ce1b0a45 155
96a84ea3
TG
156Changes in 2.27:
157
4e3e1fdf
L
158* Default to --enable-compressed-debug-sections=gas for Linux/x86 targets.
159
2edb36e7
NC
160* Add --no-pad-sections to stop the assembler from padding the end of output
161 sections up to their alignment boundary.
162
15afaa63
TP
163* Support for the ARMv8-M architecture has been added to the ARM port. Support
164 for the ARMv8-M Security and DSP Extensions has also been added to the ARM
165 port.
166
f36e33da
CZ
167* ARC backend accepts .extInstruction, .extCondCode, .extAuxRegister, and
168 .extCoreRegister pseudo-ops that allow an user to define custom
169 instructions, conditional codes, auxiliary and core registers.
170
b8871f35
L
171* Add a configure option --enable-elf-stt-common to decide whether ELF
172 assembler should generate common symbols with the STT_COMMON type by
173 default. Default to no.
174
a05a5b64 175* New command-line option --elf-stt-common= for ELF targets to control
b8871f35
L
176 whether to generate common symbols with the STT_COMMON type.
177
9fb71ee4
NC
178* Add ability to set section flags and types via numeric values for ELF
179 based targets.
81c23f82 180
0cb4071e
L
181* Add a configure option --enable-x86-relax-relocations to decide whether
182 x86 assembler should generate relax relocations by default. Default to
183 yes, except for x86 Solaris targets older than Solaris 12.
184
a05a5b64 185* New command-line option -mrelax-relocations= for x86 target to control
0cb4071e
L
186 whether to generate relax relocations.
187
a05a5b64 188* New command-line option -mfence-as-lock-add=yes for x86 target to encode
9d3fc4e1
L
189 lfence, mfence and sfence as "lock addl $0x0, (%[re]sp)".
190
4670103e
CZ
191* Add assembly-time relaxation option for ARC cpus.
192
9004b6bd
AB
193* Add --with-cpu=TYPE configure option for ARC gas. This allows the default
194 cpu type to be adjusted at configure time.
195
7feec526
TG
196Changes in 2.26:
197
edeefb67
L
198* Add a configure option --enable-compressed-debug-sections={all,gas} to
199 decide whether DWARF debug sections should be compressed by default.
e12fe555 200
886a2506
NC
201* Add support for the ARC EM/HS, and ARC600/700 architectures. Remove
202 assembler support for Argonaut RISC architectures.
203
d02603dc
NC
204* Symbol and label names can now be enclosed in double quotes (") which allows
205 them to contain characters that are not part of valid symbol names in high
206 level languages.
207
f33026a9
MW
208* Added the correctly spelled -march=armv6kz, for ARMv6KZ support. The
209 previous spelling, -march=armv6zk, is still accepted.
210
88f0ea34
MW
211* Support for the ARMv8.1 architecture has been added to the Aarch64 port.
212 Support for the individual ARMv8.1 Adv.SIMD, LOR and PAN architecture
213 extensions has also been added to the Aarch64 port.
214
a5932920
MW
215* Support for the ARMv8.1 architecture has been added to the ARM port. Support
216 for the individual ARMv8.1 Adv.SIMD and PAN architecture extensions has also
217 been added to the ARM port.
218
ea556d25
L
219* Extend --compress-debug-sections option to support
220 --compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi] for ELF
221 targets.
222
0d2b51ad
L
223* --compress-debug-sections is turned on for Linux/x86 by default.
224
c50415e2
TG
225Changes in 2.25:
226
f36e8886
BS
227* Add support for the AVR Tiny microcontrollers.
228
73589c9d
CS
229* Replace support for openrisc and or32 with support for or1k.
230
2e6976a8 231* Enhanced the ARM port to accept the assembler output from the CodeComposer
a05a5b64 232 Studio tool. Support is enabled via the new command-line option -mccs.
2e6976a8 233
35c08157
KLC
234* Add support for the Andes NDS32.
235
58ca03a2
TG
236Changes in 2.24:
237
13761a11
NC
238* Add support for the Texas Instruments MSP430X processor.
239
a05a5b64 240* Add -gdwarf-sections command-line option to enable per-code-section
b40bf0a2
NC
241 generation of DWARF .debug_line sections.
242
36591ba1
SL
243* Add support for Altera Nios II.
244
a3c62988
NC
245* Add support for the Imagination Technologies Meta processor.
246
5bf135a7
NC
247* Add support for the v850e3v5.
248
e8044f35
RS
249* Remove assembler support for MIPS ECOFF targets.
250
af18cb59
TG
251Changes in 2.23:
252
da2bb560
NC
253* Add support for the 64-bit ARM architecture: AArch64.
254
6927f982
NC
255* Add support for S12X processor.
256
b9c361e0
JL
257* Add support for the VLE extension to the PowerPC architecture.
258
f6c1a2d5
NC
259* Add support for the Freescale XGATE architecture.
260
fa94de6b
RM
261* Add support for .bundle_align_mode, .bundle_lock, and .bundle_unlock
262 directives. These are currently available only for x86 and ARM targets.
263
99c513f6
DD
264* Add support for the Renesas RL78 architecture.
265
cfb8c092
NC
266* Add support for the Adapteva EPIPHANY architecture.
267
fe13e45b 268* For x86, allow 'rep bsf', 'rep bsr', and 'rep ret' syntax.
29c048b6 269
a7142d94
TG
270Changes in 2.22:
271
69f56ae1 272* Add support for the Tilera TILEPro and TILE-Gx architectures.
44f45767 273
90b3661c 274Changes in 2.21:
44f45767 275
5fec8599
L
276* Gas no longer requires doubling of ampersands in macros.
277
40b36596
JM
278* Add support for the TMS320C6000 (TI C6X) processor family.
279
31907d5e
DK
280* GAS now understands an extended syntax in the .section directive flags
281 for COFF targets that allows the section's alignment to be specified. This
282 feature has also been backported to the 2.20 release series, starting with
283 2.20.1.
284
c7927a3c
NC
285* Add support for the Renesas RX processor.
286
a05a5b64 287* New command-line option, --compress-debug-sections, which requests
700c4060
CC
288 compression of DWARF debug information sections in the relocatable output
289 file. Compressed debug sections are supported by readelf, objdump, and
290 gold, but not currently by Gnu ld.
291
81c23f82
TG
292Changes in 2.20:
293
1cd986c5
NC
294* Added support for v850e2 and v850e2v3.
295
3e7a7d11
NC
296* GNU/Linux targets now supports "gnu_unique_object" as a value in the .type
297 pseudo op. It marks the symbol as being globally unique in the entire
298 process.
299
c921be7d
NC
300* ARM assembler now supports .inst[.nw] pseudo-ops to insert opcodes specified
301 in binary rather than text.
6e33da12 302
c1711530
DK
303* Add support for common symbol alignment to PE formats.
304
92846e72
CC
305* Add support for the new discriminator column in the DWARF line table,
306 with a discriminator operand for the .loc directive.
307
c3b7224a
NC
308* Add support for Sunplus score architecture.
309
d8045f23
NC
310* The .type pseudo-op now accepts a type of STT_GNU_IFUNC which can be used to
311 indicate that if the symbol is the target of a relocation, its value should
312 not be use. Instead the function should be invoked and its result used as
313 the value.
fa94de6b 314
84e94c90
NC
315* Add support for Lattice Mico32 (lm32) architecture.
316
fa94de6b 317* Add support for Xilinx MicroBlaze architecture.
caa03924 318
6e33da12
TG
319Changes in 2.19:
320
4f6d9c90
DJ
321* New pseudo op .cfi_val_encoded_addr, to record constant addresses in unwind
322 tables without runtime relocation.
323
a05a5b64 324* New command-line option, -h-tick-hex, for sh, m32c, and h8/300 targets, which
6fd4f6cc
DD
325 adds compatibility with H'00 style hex constants.
326
a05a5b64 327* New command-line option, -msse-check=[none|error|warning], for x86
daf50ae7
L
328 targets.
329
a05a5b64 330* New sub-option added to the assembler's -a command-line switch to
83f10cb2
NC
331 generate a listing output. The 'g' sub-option will insert into the listing
332 various information about the assembly, such as assembler version, the
a05a5b64 333 command-line options used, and a time stamp.
83f10cb2 334
a05a5b64 335* New command-line option -msse2avx for x86 target to encode SSE
c0f3af97
L
336 instructions with VEX prefix.
337
f1f8f695 338* Add Intel XSAVE, EPT, MOVBE, AES, PCLMUL, AVX/FMA support for x86 target.
c0f3af97 339
a05a5b64 340* New command-line options, -march=CPU[,+EXTENSION...], -mtune=CPU,
ae40c993
L
341 -mmnemonic=[att|intel], -msyntax=[att|intel], -mindex-reg,
342 -mnaked-reg and -mold-gcc, for x86 targets.
343
38a57ae7
NC
344* Support for generating wide character strings has been added via the new
345 pseudo ops: .string16, .string32 and .string64.
346
85f10a01
MM
347* Support for SSE5 has been added to the i386 port.
348
7c3d153f
NC
349Changes in 2.18:
350
ec2655a6
NC
351* The GAS sources are now released under the GPLv3.
352
3d3d428f
NC
353* Support for the National Semiconductor CR16 target has been added.
354
3f9ce309
AM
355* Added gas .reloc pseudo. This is a low-level interface for creating
356 relocations.
357
99ad8390
NC
358* Add support for x86_64 PE+ target.
359
1c0d3aa6 360* Add support for Score target.
83518699 361
ec2655a6
NC
362Changes in 2.17:
363
d70c5fc7
NC
364* Support for the Infineon XC16X has been added by KPIT Cummins Infosystems.
365
08333dc4
NS
366* Support for ms2 architecture has been added.
367
b7b8fb1d
NC
368* Support for the Z80 processor family has been added.
369
3e8a519c
MM
370* Add support for the "@<file>" syntax to the command line, so that extra
371 switches can be read from <file>.
372
a05a5b64 373* The SH target supports a new command-line switch --enable-reg-prefix which,
37dedf66
NC
374 if enabled, will allow register names to be optionally prefixed with a $
375 character. This allows register names to be distinguished from label names.
fa94de6b 376
6eaeac8a
JB
377* Macros with a variable number of arguments are now supported. See the
378 documentation for how this works.
379
4bdd3565
NC
380* Added --reduce-memory-overheads switch to reduce the size of the hash
381 tables used, at the expense of longer assembly times, and
382 --hash-size=<NUMBER> to set the size of the hash tables used by gas.
383
5e75c3ab
JB
384* Macro names and macro parameter names can now be any identifier that would
385 also be legal as a symbol elsewhere. For macro parameter names, this is
386 known to cause problems in certain sources when the respective target uses
387 characters inconsistently, and thus macro parameter references may no longer
388 be recognized as such (see the documentation for details).
fa94de6b 389
d2c5f73e
NC
390* Support the .f_floating, .d_floating, .g_floating and .h_floating directives
391 for the VAX target in order to be more compatible with the VAX MACRO
392 assembler.
393
a05a5b64 394* New command-line option -mtune=[itanium1|itanium2] for IA64 targets.
8c2fda1d 395
957d91c1
NC
396Changes in 2.16:
397
fffeaa5f
JB
398* Redefinition of macros now results in an error.
399
a05a5b64 400* New command-line option -mhint.b=[ok|warning|error] for IA64 targets.
91d777ee 401
a05a5b64 402* New command-line option -munwind-check=[warning|error] for IA64
970d6792
L
403 targets.
404
f1dab70d
JB
405* The IA64 port now uses automatic dependency violation removal as its default
406 mode.
407
7499d566
NC
408* Port to MAXQ processor contributed by HCL Tech.
409
7ed4c4c5
NC
410* Added support for generating unwind tables for ARM ELF targets.
411
a05a5b64 412* Add a -g command-line option to generate debug information in the target's
329e276d
NC
413 preferred debug format.
414
1fe1f39c
NC
415* Support for the crx-elf target added.
416
1a320fbb 417* Support for the sh-symbianelf target added.
1fe1f39c 418
0503b355
BF
419* Added a pseudo-op (.secrel32) to generate 32 bit section relative relocations
420 on pe[i]-i386; required for this target's DWARF 2 support.
421
6b6e92f4
NC
422* Support for Motorola MCF521x/5249/547x/548x added.
423
fd99574b
NC
424* Support for ColdFire EMAC instructions added and Motorola syntax for MAC/EMAC
425 instrucitons.
426
a05a5b64 427* New command-line option -mno-shared for MIPS ELF targets.
aa6975fb 428
a05a5b64 429* New command-line option --alternate and pseudo-ops .altmacro and .noaltmacro
caa32fe5
NC
430 added to enter (and leave) alternate macro syntax mode.
431
0477af35
NC
432Changes in 2.15:
433
7a7f4e42
CD
434* The MIPS -membedded-pic option (Embedded-PIC code generation) is
435 deprecated and will be removed in a future release.
436
6edf0760
NC
437* Added PIC m32r Linux (ELF) and support to M32R assembler.
438
09d92015
MM
439* Added support for ARM V6.
440
88da98f3
MS
441* Added support for sh4a and variants.
442
eb764db8
NC
443* Support for Renesas M32R2 added.
444
88da98f3
MS
445* Limited support for Mapping Symbols as specified in the ARM ELF
446 specification has been added to the arm assembler.
ed769ec1 447
0bbf2aa4
NC
448* On ARM architectures, added a new gas directive ".unreq" that undoes
449 definitions created by ".req".
450
3e602632
NC
451* Support for Motorola ColdFire MCF528x added.
452
05da4302
NC
453* Added --gstabs+ switch to enable the generation of STABS debug format
454 information with GNU extensions.
fa94de6b 455
6a265366
CD
456* Added support for MIPS64 Release 2.
457
8ad30312
NC
458* Added support for v850e1.
459
12b55ccc
L
460* Added -n switch for x86 assembler. By default, x86 GAS replaces
461 multiple nop instructions used for alignment within code sections
462 with multi-byte nop instructions such as leal 0(%esi,1),%esi. This
463 switch disables the optimization.
464
78849248
ILT
465* Removed -n option from MIPS assembler. It was not useful, and confused the
466 existing -non_shared option.
467
43c58ae6
CD
468Changes in 2.14:
469
69be0a2b
CD
470* Added support for MIPS32 Release 2.
471
e8fd7476
NC
472* Added support for Xtensa architecture.
473
e16bb312
NC
474* Support for Intel's iWMMXt processor (an ARM variant) added.
475
cce4814f
NC
476* An assembler test generator has been contributed and an example file that
477 uses it (gas/testsuite/gas/all/test-gen.c and test-exmaple.c).
fa94de6b 478
5177500f
NC
479* Support for SH2E added.
480
fea17916
NC
481* GASP has now been removed.
482
004d9caf
NC
483* Support for Texas Instruments TMS320C4x and TMS320C3x series of
484 DSP's contributed by Michael Hayes and Svein E. Seldal.
fa94de6b 485
a40cbfa3
NC
486* Support for the Ubicom IP2xxx microcontroller added.
487
2cbb2eef
NC
488Changes in 2.13:
489
a40cbfa3
NC
490* Support for the Fujitsu FRV architecture added by Red Hat. Models for FR400
491 and FR500 included.
0ebb9a87 492
a40cbfa3 493* Support for DLX processor added.
52216602 494
a40cbfa3
NC
495* GASP has now been deprecated and will be removed in a future release. Use
496 the macro facilities in GAS instead.
3f965e60 497
a40cbfa3
NC
498* GASP now correctly parses floating point numbers. Unless the base is
499 explicitly specified, they are interpreted as decimal numbers regardless of
500 the currently specified base.
1ac57253 501
9a66911f
NC
502Changes in 2.12:
503
a40cbfa3 504* Support for Don Knuth's MMIX, by Hans-Peter Nilsson.
49fda6c8 505
a40cbfa3 506* Support for the OpenRISC 32-bit embedded processor by OpenCores.
3b16e843 507
fa94de6b
RM
508* The ARM assembler now accepts -march=..., -mcpu=... and -mfpu=... for
509 specifying the target instruction set. The old method of specifying the
a40cbfa3
NC
510 target processor has been deprecated, but is still accepted for
511 compatibility.
03b1477f 512
a40cbfa3
NC
513* Support for the VFP floating-point instruction set has been added to
514 the ARM assembler.
252b5132 515
a40cbfa3
NC
516* New psuedo op: .incbin to include a set of binary data at a given point
517 in the assembly. Contributed by Anders Norlander.
7e005732 518
a40cbfa3
NC
519* The MIPS assembler now accepts -march/-mtune. -mcpu has been deprecated
520 but still works for compatability.
ec68c924 521
fa94de6b 522* The MIPS assembler no longer issues a warning by default when it
a05a5b64 523 generates a nop instruction from a macro. The new command-line option
a40cbfa3 524 -n will turn on the warning.
63486801 525
2dac7317
JW
526Changes in 2.11:
527
500800ca
NC
528* Support for PDP-11 and 2.11BSD a.out format, by Lars Brinkhoff.
529
a40cbfa3 530* x86 gas now supports the full Pentium4 instruction set.
a167610d 531
a40cbfa3 532* Support for AMD x86-64 architecture, by Jan Hubicka, SuSE Labs.
c0d8940f 533
a40cbfa3 534* Support for Motorola 68HC11 and 68HC12.
df86943d 535
a40cbfa3 536* Support for Texas Instruments TMS320C54x (tic54x).
39bec121 537
a40cbfa3 538* Support for IA-64.
2dac7317 539
a40cbfa3 540* Support for i860, by Jason Eckhardt.
22b36938 541
a40cbfa3 542* Support for CRIS (Axis Communications ETRAX series).
5bcac8a4 543
a40cbfa3 544* x86 gas has a new .arch pseudo op to specify the target CPU architecture.
a38cf1db 545
a05a5b64 546* x86 gas -q command-line option quietens warnings about register size changes
a40cbfa3
NC
547 due to suffix, indirect jmp/call without `*', stand-alone prefixes, and
548 translating various deprecated floating point instructions.
a38cf1db 549
252b5132
RH
550Changes in 2.10:
551
a40cbfa3
NC
552* Support for the ARM msr instruction was changed to only allow an immediate
553 operand when altering the flags field.
d14442f4 554
a40cbfa3 555* Support for ATMEL AVR.
adde6300 556
a40cbfa3 557* Support for IBM 370 ELF. Somewhat experimental.
b5ebe70e 558
a40cbfa3 559* Support for numbers with suffixes.
3fd9f047 560
a40cbfa3 561* Added support for breaking to the end of repeat loops.
6a6987a9 562
a40cbfa3 563* Added support for parallel instruction syntax (DOUBLEBAR_PARALLEL).
6a6987a9 564
a40cbfa3 565* New .elseif pseudo-op added.
3fd9f047 566
a40cbfa3 567* New --fatal-warnings option.
1f776aa5 568
a40cbfa3 569* picoJava architecture support added.
252b5132 570
a40cbfa3 571* Motorola MCore 210 processor support added.
041dd5a9 572
fa94de6b 573* A new pseudo-op .intel_syntax has been implemented to allow gas to parse i386
a40cbfa3 574 assembly programs with intel syntax.
252b5132 575
a40cbfa3 576* New pseudo-ops .func,.endfunc to aid in debugging user-written assembler code.
252b5132 577
a40cbfa3 578* Added -gdwarf2 option to generate DWARF 2 debugging information.
041dd5a9 579
a40cbfa3 580* Full 16-bit mode support for i386.
252b5132 581
fa94de6b 582* Greatly improved instruction operand checking for i386. This change will
a40cbfa3
NC
583 produce errors or warnings on incorrect assembly code that previous versions
584 of gas accepted. If you get unexpected messages from code that worked with
585 older versions of gas, please double check the code before reporting a bug.
252b5132 586
a40cbfa3 587* Weak symbol support added for COFF targets.
252b5132 588
a40cbfa3 589* Mitsubishi D30V support added.
252b5132 590
a40cbfa3 591* Texas Instruments c80 (tms320c80) support added.
252b5132 592
a40cbfa3 593* i960 ELF support added.
bedf545c 594
a40cbfa3 595* ARM ELF support added.
a057431b 596
252b5132
RH
597Changes in 2.9:
598
a40cbfa3 599* Texas Instruments c30 (tms320c30) support added.
252b5132 600
fa94de6b 601* The assembler now optimizes the exception frame information generated by egcs
a40cbfa3 602 and gcc 2.8. The new --traditional-format option disables this optimization.
252b5132 603
a40cbfa3 604* Added --gstabs option to generate stabs debugging information.
252b5132 605
fa94de6b 606* The -a option takes a new suboption, m (e.g., -alm) to expand macros in a
a40cbfa3 607 listing.
252b5132 608
a40cbfa3 609* Added -MD option to print dependencies.
252b5132
RH
610
611Changes in 2.8:
612
a40cbfa3 613* BeOS support added.
252b5132 614
a40cbfa3 615* MIPS16 support added.
252b5132 616
a40cbfa3 617* Motorola ColdFire 5200 support added (configure for m68k and use -m5200).
252b5132 618
a40cbfa3 619* Alpha/VMS support added.
252b5132 620
a40cbfa3
NC
621* m68k options --base-size-default-16, --base-size-default-32,
622 --disp-size-default-16, and --disp-size-default-32 added.
252b5132 623
a40cbfa3
NC
624* The alignment directives now take an optional third argument, which is the
625 maximum number of bytes to skip. If doing the alignment would require
626 skipping more than the given number of bytes, the alignment is not done at
627 all.
252b5132 628
a40cbfa3 629* The ELF assembler has a new pseudo-op, .symver, used for symbol versioning.
252b5132 630
a40cbfa3
NC
631* The -a option takes a new suboption, c (e.g., -alc), to skip false
632 conditionals in listings.
252b5132 633
a40cbfa3
NC
634* Added new pseudo-op, .equiv; it's like .equ, except that it is an error if
635 the symbol is already defined.
252b5132
RH
636
637Changes in 2.7:
638
a40cbfa3
NC
639* The PowerPC assembler now allows the use of symbolic register names (r0,
640 etc.) if -mregnames is used. Symbolic names preceded by a '%' (%r0, etc.)
641 can be used any time. PowerPC 860 move to/from SPR instructions have been
642 added.
252b5132 643
a40cbfa3 644* Alpha Linux (ELF) support added.
252b5132 645
a40cbfa3 646* PowerPC ELF support added.
252b5132 647
a40cbfa3 648* m68k Linux (ELF) support added.
252b5132 649
a40cbfa3 650* i960 Hx/Jx support added.
252b5132 651
a40cbfa3 652* i386/PowerPC gnu-win32 support added.
252b5132 653
a40cbfa3
NC
654* SCO ELF support added. For OpenServer 5 targets (i386-unknown-sco3.2v5) the
655 default is to build COFF-only support. To get a set of tools that generate
fa94de6b 656 ELF (they'll understand both COFF and ELF), you must configure with
a40cbfa3 657 target=i386-unknown-sco3.2v5elf.
252b5132 658
a40cbfa3 659* m88k-motorola-sysv3* support added.
252b5132
RH
660
661Changes in 2.6:
662
a40cbfa3 663* Gas now directly supports macros, without requiring GASP.
252b5132 664
a40cbfa3
NC
665* Gas now has an MRI assembler compatibility mode. Use -M or --mri to select
666 MRI mode. The pseudo-op ``.mri 1'' will switch into the MRI mode until the
667 ``.mri 0'' is seen; this can be convenient for inline assembler code.
252b5132 668
a40cbfa3 669* Added --defsym SYM=VALUE option.
252b5132 670
a40cbfa3 671* Added -mips4 support to MIPS assembler.
252b5132 672
a40cbfa3 673* Added PIC support to Solaris and SPARC SunOS 4 assembler.
252b5132
RH
674
675Changes in 2.4:
676
a40cbfa3 677* Converted this directory to use an autoconf-generated configure script.
252b5132 678
a40cbfa3 679* ARM support, from Richard Earnshaw.
252b5132 680
a40cbfa3
NC
681* Updated VMS support, from Pat Rankin, including considerably improved
682 debugging support.
252b5132 683
a40cbfa3 684* Support for the control registers in the 68060.
252b5132 685
a40cbfa3 686* Handles (ignores) a new directive ".this_GCC_requires_the_GNU_assembler", to
fa94de6b
RM
687 provide for possible future gcc changes, for targets where gas provides some
688 features not available in the native assembler. If the native assembler is
a40cbfa3 689 used, it should become obvious pretty quickly what the problem is.
252b5132 690
a40cbfa3 691* Usage message is available with "--help".
252b5132 692
fa94de6b 693* The GNU Assembler Preprocessor (gasp) is included. (Actually, it was in 2.3
a40cbfa3 694 also, but didn't get into the NEWS file.)
252b5132 695
a40cbfa3 696* Weak symbol support for a.out.
252b5132 697
fa94de6b 698* A bug in the listing code which could cause an infinite loop has been fixed.
a40cbfa3 699 Bugs in listings when generating a COFF object file have also been fixed.
252b5132 700
a40cbfa3
NC
701* Initial i386-svr4 PIC implementation from Eric Youngdale, based on code by
702 Paul Kranenburg.
252b5132 703
a40cbfa3
NC
704* Improved Alpha support. Immediate constants can have a much larger range
705 now. Support for the 21164 has been contributed by Digital.
252b5132 706
a40cbfa3 707* Updated ns32k (pc532-mach, netbsd532) support from Ian Dall.
252b5132
RH
708
709Changes in 2.3:
710
a40cbfa3 711* Mach i386 support, by David Mackenzie and Ken Raeburn.
252b5132 712
a40cbfa3 713* RS/6000 and PowerPC support by Ian Taylor.
252b5132 714
a40cbfa3
NC
715* VMS command scripts (make-gas.com, config-gas.com) have been worked on a bit,
716 based on mail received from various people. The `-h#' option should work
717 again too.
252b5132 718
a40cbfa3 719* HP-PA work, by Jeff Law. Note, for the PA, gas-2.3 has been designed to work
fa94de6b 720 with gdb-4.12 and gcc-2.6. As gcc-2.6 has not been released yet, a special
a40cbfa3
NC
721 version of gcc-2.5.8 has been patched to work with gas-2.3. You can retrieve
722 this special version of gcc-2.5.8 via anonymous ftp from jaguar.cs.utah.edu
723 in the "dist" directory.
252b5132 724
a40cbfa3
NC
725* Vax support in gas fixed for BSD, so it builds and seems to run a couple
726 simple tests okay. I haven't put it through extensive testing. (GNU make is
727 currently required for BSD 4.3 builds.)
252b5132 728
fa94de6b 729* Support for the DEC Alpha, running OSF/1 (ECOFF format). The gas support is
a40cbfa3
NC
730 based on code donated by CMU, which used an a.out-based format. I'm afraid
731 the alpha-a.out support is pretty badly mangled, and much of it removed;
732 making it work will require rewriting it as BFD support for the format anyways.
252b5132 733
a40cbfa3 734* Irix 5 support.
252b5132 735
fa94de6b 736* The test suites have been fixed up a bit, so that they should work with a
a40cbfa3 737 couple different versions of expect and dejagnu.
252b5132 738
fa94de6b
RM
739* Symbols' values are now handled internally as expressions, permitting more
740 flexibility in evaluating them in some cases. Some details of relocation
a40cbfa3
NC
741 handling have also changed, and simple constant pool management has been
742 added, to make the Alpha port easier.
252b5132 743
a40cbfa3
NC
744* New option "--statistics" for printing out program run times. This is
745 intended to be used with the gcc "-Q" option, which prints out times spent in
746 various phases of compilation. (You should be able to get all of them
747 printed out with "gcc -Q -Wa,--statistics", I think.)
252b5132
RH
748
749Changes in 2.2:
750
a40cbfa3 751* RS/6000 AIX and MIPS SGI Irix 5 support has been added.
252b5132 752
fa94de6b
RM
753* Configurations that are still in development (and therefore are convenient to
754 have listed in configure.in) still get rejected without a minor change to
a40cbfa3
NC
755 gas/Makefile.in, so people not doing development work shouldn't get the
756 impression that support for such configurations is actually believed to be
757 reliable.
252b5132 758
fa94de6b 759* The program name (usually "as") is printed when a fatal error message is
a40cbfa3
NC
760 displayed. This should prevent some confusion about the source of occasional
761 messages about "internal errors".
252b5132 762
fa94de6b 763* ELF support is falling into place. Support for the 386 should be working.
a40cbfa3 764 Support for SPARC Solaris is in. HPPA support from Utah is being integrated.
252b5132 765
a40cbfa3
NC
766* Symbol values are maintained as expressions instead of being immediately
767 boiled down to add-symbol, sub-symbol, and constant. This permits slightly
768 more complex calculations involving symbols whose values are not alreadey
769 known.
252b5132 770
a40cbfa3 771* DBX-style debugging info ("stabs") is now supported for COFF formats.
fa94de6b
RM
772 If any stabs directives are seen in the source, GAS will create two new
773 sections: a ".stab" and a ".stabstr" section. The format of the .stab
a40cbfa3
NC
774 section is nearly identical to the a.out symbol format, and .stabstr is
775 its string table. For this to be useful, you must have configured GCC
776 to generate stabs (by defining DBX_DEBUGGING_INFO), and must have a GDB
777 that can use the stab sections (4.11 or later).
252b5132 778
fa94de6b 779* LynxOS, on i386 and m68k platforms, is now supported. SPARC LynxOS
a40cbfa3 780 support is in progress.
252b5132
RH
781
782Changes in 2.1:
783
fa94de6b 784* Several small fixes for i386-aix (PS/2) support from Minh Tran-Le have been
a40cbfa3 785 incorporated, but not well tested yet.
252b5132 786
fa94de6b 787* Altered the opcode table split for m68k; it should require less VM to compile
a40cbfa3 788 with gcc now.
252b5132 789
a40cbfa3
NC
790* Some minor adjustments to add (Convergent Technologies') Miniframe support,
791 suggested by Ronald Cole.
252b5132 792
a40cbfa3
NC
793* HPPA support (running OSF only, not HPUX) has been contributed by Utah. This
794 includes improved ELF support, which I've started adapting for SPARC Solaris
795 2.x. Integration isn't completely, so it probably won't work.
252b5132 796
a40cbfa3 797* HP9000/300 support, donated by HP, has been merged in.
252b5132 798
a40cbfa3 799* Ian Taylor has finished the MIPS ECOFF (Ultrix, Irix) support.
252b5132 800
a40cbfa3 801* Better error messages for unsupported configurations (e.g., hppa-hpux).
252b5132 802
a40cbfa3 803* Test suite framework is starting to become reasonable.
252b5132
RH
804
805Changes in 2.0:
806
a40cbfa3 807* Mostly bug fixes.
252b5132 808
a40cbfa3 809* Some more merging of BFD and ELF code, but ELF still doesn't work.
252b5132
RH
810
811Changes in 1.94:
812
a40cbfa3
NC
813* BFD merge is partly done. Adventurous souls may try giving configure the
814 "--with-bfd-assembler" option. Currently, ELF format requires it, a.out
815 format accepts it; SPARC CPU accepts it. It's the default only for OS "elf"
816 or "solaris". (ELF isn't really supported yet. It needs work. I've got
817 some code from Utah for HP-PA ELF, and from DG for m88k ELF, but they're not
818 fully merged yet.)
252b5132 819
a40cbfa3
NC
820* The 68K opcode table has been split in half. It should now compile under gcc
821 without consuming ridiculous amounts of memory.
252b5132 822
a40cbfa3
NC
823* A couple data structures have been reduced in size. This should result in
824 saving a little bit of space at runtime.
252b5132 825
a40cbfa3
NC
826* Support for MIPS, from OSF and Ralph Campbell, has been merged in. The OSF
827 code provided ROSE format support, which I haven't merged in yet. (I can
828 make it available, if anyone wants to try it out.) Ralph's code, for BSD
829 4.4, supports a.out format. We don't have ECOFF support in just yet; it's
830 coming.
252b5132 831
a40cbfa3 832* Support for the Hitachi H8/500 has been added.
252b5132 833
a40cbfa3
NC
834* VMS host and target support should be working now, thanks chiefly to Eric
835 Youngdale.
252b5132
RH
836
837Changes in 1.93.01:
838
a40cbfa3 839* For m68k, support for more processors has been added: 68040, CPU32, 68851.
252b5132 840
a40cbfa3 841* For i386, .align is now power-of-two; was number-of-bytes.
252b5132 842
a40cbfa3
NC
843* For m68k, "%" is now accepted before register names. For COFF format, which
844 doesn't use underscore prefixes for C labels, it is required, so variable "a0"
845 can be distinguished from the register.
252b5132 846
a40cbfa3
NC
847* Last public release was 1.38. Lots of configuration changes since then, lots
848 of new CPUs and formats, lots of bugs fixed.
252b5132
RH
849
850\f
b3adc24a 851Copyright (C) 2012-2020 Free Software Foundation, Inc.
5bf135a7
NC
852
853Copying and distribution of this file, with or without modification,
854are permitted in any medium without royalty provided the copyright
855notice and this notice are preserved.
856
252b5132
RH
857Local variables:
858fill-column: 79
859End:
This page took 1.02027 seconds and 4 git commands to generate.