projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
[ARC] Implement compatible function for ARC BFD architectures
[deliverable/binutils-gdb.git] / gas / config / tc-arc.c
CommitLineData
252b5132 1/* tc-arc.c -- Assembler for the ARC
2571583a 2 Copyright (C) 1994-2017 Free Software Foundation, Inc.
886a2506
NC		 3
4 Contributor: Claudiu Zissulescu <claziss@synopsys.com>
252b5132
RH		 5
6 This file is part of GAS, the GNU Assembler.
7
8 GAS is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
ec2655a6 10 the Free Software Foundation; either version 3, or (at your option)
252b5132
RH		 11 any later version.
12
13 GAS is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
17
18 You should have received a copy of the GNU General Public License
19203624 19 along with GAS; see the file COPYING. If not, write to the Free
4b4da160
NC		 20 Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA
21 02110-1301, USA. */
252b5132 22
252b5132 23#include "as.h"
886a2506 24#include "subsegs.h"
a161fe53 25#include "struc-symbol.h"
886a2506 26#include "dwarf2dbg.h"
726c18e1 27#include "dw2gencfi.h"
3882b010 28#include "safe-ctype.h"
886a2506 29
252b5132 30#include "opcode/arc.h"
53a346d8 31#include "opcode/arc-attrs.h"
252b5132 32#include "elf/arc.h"
b99747ae 33#include "../opcodes/arc-ext.h"
252b5132 34
886a2506 35/* Defines section. */
0d2bcfaf 36
886a2506
NC		 37#define MAX_INSN_FIXUPS 2
38#define MAX_CONSTR_STR 20
4670103e 39#define FRAG_MAX_GROWTH 8
0d2bcfaf 40
886a2506
NC		 41#ifdef DEBUG
42# define pr_debug(fmt, args...) fprintf (stderr, fmt, ##args)
43#else
44# define pr_debug(fmt, args...)
45#endif
46
47#define MAJOR_OPCODE(x) (((x) & 0xF8000000) >> 27)
48#define SUB_OPCODE(x) (((x) & 0x003F0000) >> 16)
db18dbab
GM		 49#define LP_INSN(x) ((MAJOR_OPCODE (x) == 0x4) \
50 && (SUB_OPCODE (x) == 0x28))
886a2506
NC		 51
52/* Equal to MAX_PRECISION in atof-ieee.c. */
53#define MAX_LITTLENUMS 6
54
9004b6bd
AB		 55#ifndef TARGET_WITH_CPU
56#define TARGET_WITH_CPU "arc700"
57#endif /* TARGET_WITH_CPU */
58
53a346d8
CZ		 59#define ARC_GET_FLAG(s) (*symbol_get_tc (s))
60#define ARC_SET_FLAG(s,v) (*symbol_get_tc (s) |= (v))
61#define streq(a, b) (strcmp (a, b) == 0)
62
4670103e
CZ		 63/* Enum used to enumerate the relaxable ins operands. */
64enum rlx_operand_type
65{
66 EMPTY = 0,
67 REGISTER,
68 REGISTER_S, /* Register for short instruction(s). */
69 REGISTER_NO_GP, /* Is a register but not gp register specifically. */
70 REGISTER_DUP, /* Duplication of previous operand of type register. */
71 IMMEDIATE,
72 BRACKET
73};
74
75enum arc_rlx_types
76{
77 ARC_RLX_NONE = 0,
78 ARC_RLX_BL_S,
79 ARC_RLX_BL,
80 ARC_RLX_B_S,
81 ARC_RLX_B,
82 ARC_RLX_ADD_U3,
83 ARC_RLX_ADD_U6,
84 ARC_RLX_ADD_LIMM,
85 ARC_RLX_LD_U7,
86 ARC_RLX_LD_S9,
87 ARC_RLX_LD_LIMM,
88 ARC_RLX_MOV_U8,
89 ARC_RLX_MOV_S12,
90 ARC_RLX_MOV_LIMM,
91 ARC_RLX_SUB_U3,
92 ARC_RLX_SUB_U6,
93 ARC_RLX_SUB_LIMM,
94 ARC_RLX_MPY_U6,
95 ARC_RLX_MPY_LIMM,
96 ARC_RLX_MOV_RU6,
97 ARC_RLX_MOV_RLIMM,
98 ARC_RLX_ADD_RRU6,
99 ARC_RLX_ADD_RRLIMM,
100};
101
886a2506
NC		 102/* Macros section. */
103
104#define regno(x) ((x) & 0x3F)
105#define is_ir_num(x) (((x) & ~0x3F) == 0)
8ddf6b2a
CZ		 106#define is_code_density_p(sc) (((sc) == CD1 || (sc) == CD2))
107#define is_spfp_p(op) (((sc) == SPX))
108#define is_dpfp_p(op) (((sc) == DPX))
109#define is_fpuda_p(op) (((sc) == DPA))
db18dbab
GM		 110#define is_br_jmp_insn_p(op) (((op)->insn_class == BRANCH \
111 || (op)->insn_class == JUMP))
c810e0b8 112#define is_kernel_insn_p(op) (((op)->insn_class == KERNEL))
bdd582db 113#define is_nps400_p(op) (((sc) == NPS400))
0d2bcfaf 114
886a2506
NC		 115/* Generic assembler global variables which must be defined by all
116 targets. */
0d2bcfaf 117
886a2506 118/* Characters which always start a comment. */
252b5132
RH		 119const char comment_chars[] = "#;";
120
886a2506 121/* Characters which start a comment at the beginning of a line. */
252b5132
RH		 122const char line_comment_chars[] = "#";
123
886a2506
NC		 124/* Characters which may be used to separate multiple commands on a
125 single line. */
126const char line_separator_chars[] = "`";
252b5132 127
886a2506
NC		 128/* Characters which are used to indicate an exponent in a floating
129 point number. */
252b5132
RH		 130const char EXP_CHARS[] = "eE";
131
bcee8eb8
AM		 132/* Chars that mean this number is a floating point constant
133 As in 0f12.456 or 0d1.2345e12. */
252b5132
RH		 134const char FLT_CHARS[] = "rRsSfFdD";
135
136/* Byte order. */
137extern int target_big_endian;
138const char *arc_target_format = DEFAULT_TARGET_FORMAT;
139static int byte_order = DEFAULT_BYTE_ORDER;
140
b99747ae
CZ		 141/* Arc extension section. */
142static segT arcext_section;
143
4670103e
CZ		 144/* By default relaxation is disabled. */
145static int relaxation_state = 0;
146
886a2506 147extern int arc_get_mach (char *);
0d2bcfaf 148
4670103e 149/* Forward declarations. */
886a2506
NC		 150static void arc_lcomm (int);
151static void arc_option (int);
152static void arc_extra_reloc (int);
b99747ae 153static void arc_extinsn (int);
f36e33da 154static void arc_extcorereg (int);
53a346d8 155static void arc_attribute (int);
4670103e 156
886a2506 157const pseudo_typeS md_pseudo_table[] =
6f4b1afc
CM		 158{
159 /* Make sure that .word is 32 bits. */
160 { "word", cons, 4 },
886a2506 161
6f4b1afc
CM		 162 { "align", s_align_bytes, 0 }, /* Defaulting is invalid (0). */
163 { "lcomm", arc_lcomm, 0 },
164 { "lcommon", arc_lcomm, 0 },
165 { "cpu", arc_option, 0 },
252b5132 166
53a346d8 167 { "arc_attribute", arc_attribute, 0 },
f36e33da
CZ		 168 { "extinstruction", arc_extinsn, 0 },
169 { "extcoreregister", arc_extcorereg, EXT_CORE_REGISTER },
170 { "extauxregister", arc_extcorereg, EXT_AUX_REGISTER },
171 { "extcondcode", arc_extcorereg, EXT_COND_CODE },
b99747ae 172
6f4b1afc
CM		 173 { "tls_gd_ld", arc_extra_reloc, BFD_RELOC_ARC_TLS_GD_LD },
174 { "tls_gd_call", arc_extra_reloc, BFD_RELOC_ARC_TLS_GD_CALL },
886a2506 175
6f4b1afc
CM		 176 { NULL, NULL, 0 }
177};
252b5132 178
252b5132 179const char *md_shortopts = "";
ea1562b3
NC		 180
181enum options
6f4b1afc
CM		 182{
183 OPTION_EB = OPTION_MD_BASE,
184 OPTION_EL,
185
186 OPTION_ARC600,
187 OPTION_ARC601,
188 OPTION_ARC700,
189 OPTION_ARCEM,
190 OPTION_ARCHS,
191
192 OPTION_MCPU,
193 OPTION_CD,
4670103e 194 OPTION_RELAX,
bdd582db 195 OPTION_NPS400,
6f4b1afc 196
ce440d63
GM		 197 OPTION_SPFP,
198 OPTION_DPFP,
199 OPTION_FPUDA,
200
6f4b1afc
CM		 201 /* The following options are deprecated and provided here only for
202 compatibility reasons. */
203 OPTION_USER_MODE,
204 OPTION_LD_EXT_MASK,
205 OPTION_SWAP,
206 OPTION_NORM,
207 OPTION_BARREL_SHIFT,
208 OPTION_MIN_MAX,
209 OPTION_NO_MPY,
210 OPTION_EA,
211 OPTION_MUL64,
212 OPTION_SIMD,
6f4b1afc
CM		 213 OPTION_XMAC_D16,
214 OPTION_XMAC_24,
215 OPTION_DSP_PACKA,
216 OPTION_CRC,
217 OPTION_DVBF,
218 OPTION_TELEPHONY,
219 OPTION_XYMEMORY,
220 OPTION_LOCK,
221 OPTION_SWAPE,
ce440d63 222 OPTION_RTSC
6f4b1afc 223};
ea1562b3
NC		 224
225struct option md_longopts[] =
6f4b1afc
CM		 226{
227 { "EB", no_argument, NULL, OPTION_EB },
228 { "EL", no_argument, NULL, OPTION_EL },
229 { "mcpu", required_argument, NULL, OPTION_MCPU },
230 { "mA6", no_argument, NULL, OPTION_ARC600 },
24b368f8
CZ		 231 { "mARC600", no_argument, NULL, OPTION_ARC600 },
232 { "mARC601", no_argument, NULL, OPTION_ARC601 },
233 { "mARC700", no_argument, NULL, OPTION_ARC700 },
6f4b1afc
CM		 234 { "mA7", no_argument, NULL, OPTION_ARC700 },
235 { "mEM", no_argument, NULL, OPTION_ARCEM },
236 { "mHS", no_argument, NULL, OPTION_ARCHS },
237 { "mcode-density", no_argument, NULL, OPTION_CD },
4670103e 238 { "mrelax", no_argument, NULL, OPTION_RELAX },
bdd582db 239 { "mnps400", no_argument, NULL, OPTION_NPS400 },
6f4b1afc 240
ce440d63
GM		 241 /* Floating point options */
242 { "mspfp", no_argument, NULL, OPTION_SPFP},
243 { "mspfp-compact", no_argument, NULL, OPTION_SPFP},
244 { "mspfp_compact", no_argument, NULL, OPTION_SPFP},
245 { "mspfp-fast", no_argument, NULL, OPTION_SPFP},
246 { "mspfp_fast", no_argument, NULL, OPTION_SPFP},
247 { "mdpfp", no_argument, NULL, OPTION_DPFP},
248 { "mdpfp-compact", no_argument, NULL, OPTION_DPFP},
249 { "mdpfp_compact", no_argument, NULL, OPTION_DPFP},
250 { "mdpfp-fast", no_argument, NULL, OPTION_DPFP},
251 { "mdpfp_fast", no_argument, NULL, OPTION_DPFP},
252 { "mfpuda", no_argument, NULL, OPTION_FPUDA},
253
6f4b1afc
CM		 254 /* The following options are deprecated and provided here only for
255 compatibility reasons. */
256 { "mav2em", no_argument, NULL, OPTION_ARCEM },
257 { "mav2hs", no_argument, NULL, OPTION_ARCHS },
258 { "muser-mode-only", no_argument, NULL, OPTION_USER_MODE },
259 { "mld-extension-reg-mask", required_argument, NULL, OPTION_LD_EXT_MASK },
260 { "mswap", no_argument, NULL, OPTION_SWAP },
261 { "mnorm", no_argument, NULL, OPTION_NORM },
262 { "mbarrel-shifter", no_argument, NULL, OPTION_BARREL_SHIFT },
263 { "mbarrel_shifter", no_argument, NULL, OPTION_BARREL_SHIFT },
264 { "mmin-max", no_argument, NULL, OPTION_MIN_MAX },
265 { "mmin_max", no_argument, NULL, OPTION_MIN_MAX },
266 { "mno-mpy", no_argument, NULL, OPTION_NO_MPY },
267 { "mea", no_argument, NULL, OPTION_EA },
268 { "mEA", no_argument, NULL, OPTION_EA },
269 { "mmul64", no_argument, NULL, OPTION_MUL64 },
270 { "msimd", no_argument, NULL, OPTION_SIMD},
6f4b1afc
CM		 271 { "mmac-d16", no_argument, NULL, OPTION_XMAC_D16},
272 { "mmac_d16", no_argument, NULL, OPTION_XMAC_D16},
273 { "mmac-24", no_argument, NULL, OPTION_XMAC_24},
274 { "mmac_24", no_argument, NULL, OPTION_XMAC_24},
275 { "mdsp-packa", no_argument, NULL, OPTION_DSP_PACKA},
276 { "mdsp_packa", no_argument, NULL, OPTION_DSP_PACKA},
277 { "mcrc", no_argument, NULL, OPTION_CRC},
278 { "mdvbf", no_argument, NULL, OPTION_DVBF},
279 { "mtelephony", no_argument, NULL, OPTION_TELEPHONY},
280 { "mxy", no_argument, NULL, OPTION_XYMEMORY},
281 { "mlock", no_argument, NULL, OPTION_LOCK},
282 { "mswape", no_argument, NULL, OPTION_SWAPE},
283 { "mrtsc", no_argument, NULL, OPTION_RTSC},
6f4b1afc
CM		 284
285 { NULL, no_argument, NULL, 0 }
286};
252b5132 287
886a2506 288size_t md_longopts_size = sizeof (md_longopts);
0d2bcfaf 289
886a2506 290/* Local data and data types. */
252b5132 291
886a2506
NC		 292/* Used since new relocation types are introduced in this
293 file (DUMMY_RELOC_LITUSE_*). */
294typedef int extended_bfd_reloc_code_real_type;
252b5132 295
886a2506 296struct arc_fixup
252b5132 297{
886a2506 298 expressionS exp;
252b5132 299
886a2506 300 extended_bfd_reloc_code_real_type reloc;
252b5132 301
886a2506
NC		 302 /* index into arc_operands. */
303 unsigned int opindex;
252b5132 304
886a2506
NC		 305 /* PC-relative, used by internals fixups. */
306 unsigned char pcrel;
252b5132 307
886a2506
NC		 308 /* TRUE if this fixup is for LIMM operand. */
309 bfd_boolean islong;
310};
252b5132 311
886a2506
NC		 312struct arc_insn
313{
bdfe53e3 314 unsigned long long int insn;
886a2506
NC		 315 int nfixups;
316 struct arc_fixup fixups[MAX_INSN_FIXUPS];
317 long limm;
91fdca6f 318 unsigned int len; /* Length of instruction in bytes. */
886a2506
NC		 319 bfd_boolean has_limm; /* Boolean value: TRUE if limm field is
320 valid. */
4670103e
CZ		 321 bfd_boolean relax; /* Boolean value: TRUE if needs
322 relaxation. */
886a2506 323};
ea1562b3 324
886a2506
NC		 325/* Structure to hold any last two instructions. */
326static struct arc_last_insn
252b5132 327{
886a2506
NC		 328 /* Saved instruction opcode. */
329 const struct arc_opcode *opcode;
252b5132 330
886a2506
NC		 331 /* Boolean value: TRUE if current insn is short. */
332 bfd_boolean has_limm;
252b5132 333
886a2506
NC		 334 /* Boolean value: TRUE if current insn has delay slot. */
335 bfd_boolean has_delay_slot;
336} arc_last_insns[2];
252b5132 337
b99747ae
CZ		 338/* Extension instruction suffix classes. */
339typedef struct
340{
341 const char *name;
342 int len;
c810e0b8 343 int attr_class;
b99747ae
CZ		 344} attributes_t;
345
346static const attributes_t suffixclass[] =
347{
348 { "SUFFIX_FLAG", 11, ARC_SUFFIX_FLAG },
349 { "SUFFIX_COND", 11, ARC_SUFFIX_COND },
350 { "SUFFIX_NONE", 11, ARC_SUFFIX_NONE }
351};
352
353/* Extension instruction syntax classes. */
354static const attributes_t syntaxclass[] =
355{
356 { "SYNTAX_3OP", 10, ARC_SYNTAX_3OP },
945e0f82
CZ		 357 { "SYNTAX_2OP", 10, ARC_SYNTAX_2OP },
358 { "SYNTAX_1OP", 10, ARC_SYNTAX_1OP },
359 { "SYNTAX_NOP", 10, ARC_SYNTAX_NOP }
b99747ae
CZ		 360};
361
362/* Extension instruction syntax classes modifiers. */
363static const attributes_t syntaxclassmod[] =
364{
365 { "OP1_IMM_IMPLIED" , 15, ARC_OP1_IMM_IMPLIED },
366 { "OP1_MUST_BE_IMM" , 15, ARC_OP1_MUST_BE_IMM }
367};
368
f36e33da
CZ		 369/* Extension register type. */
370typedef struct
371{
372 char *name;
373 int number;
374 int imode;
375} extRegister_t;
376
377/* A structure to hold the additional conditional codes. */
378static struct
379{
380 struct arc_flag_operand *arc_ext_condcode;
381 int size;
382} ext_condcode = { NULL, 0 };
383
da5be039
AB		 384/* Structure to hold an entry in ARC_OPCODE_HASH. */
385struct arc_opcode_hash_entry
386{
387 /* The number of pointers in the OPCODE list. */
388 size_t count;
389
390 /* Points to a list of opcode pointers. */
391 const struct arc_opcode **opcode;
392};
393
1328504b
AB		 394/* Structure used for iterating through an arc_opcode_hash_entry. */
395struct arc_opcode_hash_entry_iterator
396{
397 /* Index into the OPCODE element of the arc_opcode_hash_entry. */
398 size_t index;
399
400 /* The specific ARC_OPCODE from the ARC_OPCODES table that was last
401 returned by this iterator. */
402 const struct arc_opcode *opcode;
403};
404
4670103e
CZ		 405/* Forward declaration. */
406static void assemble_insn
407 (const struct arc_opcode *, const expressionS *, int,
408 const struct arc_flags *, int, struct arc_insn *);
409
bb65a718
AB		 410/* The selection of the machine type can come from different sources. This
411 enum is used to track how the selection was made in order to perform
412 error checks. */
413enum mach_selection_type
414 {
415 MACH_SELECTION_NONE,
416 MACH_SELECTION_FROM_DEFAULT,
417 MACH_SELECTION_FROM_CPU_DIRECTIVE,
418 MACH_SELECTION_FROM_COMMAND_LINE
419 };
420
421/* How the current machine type was selected. */
422static enum mach_selection_type mach_selection_mode = MACH_SELECTION_NONE;
0d2bcfaf 423
886a2506
NC		 424/* The hash table of instruction opcodes. */
425static struct hash_control *arc_opcode_hash;
0d2bcfaf 426
886a2506
NC		 427/* The hash table of register symbols. */
428static struct hash_control *arc_reg_hash;
252b5132 429
f36e33da
CZ		 430/* The hash table of aux register symbols. */
431static struct hash_control *arc_aux_hash;
432
db18dbab
GM		 433/* The hash table of address types. */
434static struct hash_control *arc_addrtype_hash;
435
a9752fdf
CZ		 436#define ARC_CPU_TYPE_A6xx(NAME,EXTRA) \
437 { #NAME, ARC_OPCODE_ARC600, bfd_mach_arc_arc600, \
438 E_ARC_MACH_ARC600, EXTRA}
439#define ARC_CPU_TYPE_A7xx(NAME,EXTRA) \
440 { #NAME, ARC_OPCODE_ARC700, bfd_mach_arc_arc700, \
441 E_ARC_MACH_ARC700, EXTRA}
442#define ARC_CPU_TYPE_AV2EM(NAME,EXTRA) \
443 { #NAME, ARC_OPCODE_ARCv2EM, bfd_mach_arc_arcv2, \
444 EF_ARC_CPU_ARCV2EM, EXTRA}
445#define ARC_CPU_TYPE_AV2HS(NAME,EXTRA) \
446 { #NAME, ARC_OPCODE_ARCv2HS, bfd_mach_arc_arcv2, \
447 EF_ARC_CPU_ARCV2HS, EXTRA}
448
886a2506
NC		 449/* A table of CPU names and opcode sets. */
450static const struct cpu_type
451{
452 const char *name;
453 unsigned flags;
454 int mach;
455 unsigned eflags;
456 unsigned features;
252b5132 457}
886a2506 458 cpu_types[] =
252b5132 459{
a9752fdf 460 ARC_CPU_TYPE_A7xx (arc700, 0x00),
53a346d8 461 ARC_CPU_TYPE_A7xx (nps400, NPS400),
a9752fdf
CZ		 462
463 ARC_CPU_TYPE_AV2EM (arcem, 0x00),
464 ARC_CPU_TYPE_AV2EM (em, 0x00),
53a346d8
CZ		 465 ARC_CPU_TYPE_AV2EM (em4, CD),
466 ARC_CPU_TYPE_AV2EM (em4_dmips, CD),
467 ARC_CPU_TYPE_AV2EM (em4_fpus, CD),
468 ARC_CPU_TYPE_AV2EM (em4_fpuda, CD | DPA),
469 ARC_CPU_TYPE_AV2EM (quarkse_em, CD | SPX | DPX),
470
471 ARC_CPU_TYPE_AV2HS (archs, CD),
472 ARC_CPU_TYPE_AV2HS (hs, CD),
473 ARC_CPU_TYPE_AV2HS (hs34, CD),
474 ARC_CPU_TYPE_AV2HS (hs38, CD),
475 ARC_CPU_TYPE_AV2HS (hs38_linux, CD),
a9752fdf
CZ		 476
477 ARC_CPU_TYPE_A6xx (arc600, 0x00),
478 ARC_CPU_TYPE_A6xx (arc600_norm, 0x00),
479 ARC_CPU_TYPE_A6xx (arc600_mul64, 0x00),
480 ARC_CPU_TYPE_A6xx (arc600_mul32x16, 0x00),
481 ARC_CPU_TYPE_A6xx (arc601, 0x00),
482 ARC_CPU_TYPE_A6xx (arc601_norm, 0x00),
483 ARC_CPU_TYPE_A6xx (arc601_mul64, 0x00),
484 ARC_CPU_TYPE_A6xx (arc601_mul32x16, 0x00),
886a2506
NC		 485 { 0, 0, 0, 0, 0 }
486};
252b5132 487
bb65a718 488/* Information about the cpu/variant we're assembling for. */
53a346d8 489static struct cpu_type selected_cpu = { 0, 0, 0, E_ARC_OSABI_CURRENT, 0 };
bb050a69 490
53a346d8
CZ		 491/* MPY option. */
492static unsigned mpy_option = 0;
493
494/* Use PIC. */
495static unsigned pic_option = 0;
496
497/* Use small data. */
498static unsigned sda_option = 0;
499
500/* Use TLS. */
501static unsigned tls_option = 0;
bb65a718 502
a9752fdf
CZ		 503/* Command line given features. */
504static unsigned cl_features = 0;
505
886a2506
NC		 506/* Used by the arc_reloc_op table. Order is important. */
507#define O_gotoff O_md1 /* @gotoff relocation. */
508#define O_gotpc O_md2 /* @gotpc relocation. */
509#define O_plt O_md3 /* @plt relocation. */
510#define O_sda O_md4 /* @sda relocation. */
511#define O_pcl O_md5 /* @pcl relocation. */
512#define O_tlsgd O_md6 /* @tlsgd relocation. */
513#define O_tlsie O_md7 /* @tlsie relocation. */
514#define O_tpoff9 O_md8 /* @tpoff9 relocation. */
515#define O_tpoff O_md9 /* @tpoff relocation. */
516#define O_dtpoff9 O_md10 /* @dtpoff9 relocation. */
517#define O_dtpoff O_md11 /* @dtpoff relocation. */
518#define O_last O_dtpoff
519
520/* Used to define a bracket as operand in tokens. */
521#define O_bracket O_md32
522
db18dbab
GM		 523/* Used to define a colon as an operand in tokens. */
524#define O_colon O_md31
525
526/* Used to define address types in nps400. */
527#define O_addrtype O_md30
528
886a2506
NC		 529/* Dummy relocation, to be sorted out. */
530#define DUMMY_RELOC_ARC_ENTRY (BFD_RELOC_UNUSED + 1)
531
532#define USER_RELOC_P(R) ((R) >= O_gotoff && (R) <= O_last)
533
534/* A table to map the spelling of a relocation operand into an appropriate
535 bfd_reloc_code_real_type type. The table is assumed to be ordered such
536 that op-O_literal indexes into it. */
537#define ARC_RELOC_TABLE(op) \
538 (&arc_reloc_op[ ((!USER_RELOC_P (op)) \
539 ? (abort (), 0) \
540 : (int) (op) - (int) O_gotoff) ])
541
542#define DEF(NAME, RELOC, REQ) \
543 { #NAME, sizeof (#NAME)-1, O_##NAME, RELOC, REQ}
544
545static const struct arc_reloc_op_tag
546{
547 /* String to lookup. */
548 const char *name;
549 /* Size of the string. */
550 size_t length;
551 /* Which operator to use. */
552 operatorT op;
553 extended_bfd_reloc_code_real_type reloc;
554 /* Allows complex relocation expression like identifier@reloc +
555 const. */
556 unsigned int complex_expr : 1;
557}
558 arc_reloc_op[] =
6f4b1afc
CM		 559{
560 DEF (gotoff, BFD_RELOC_ARC_GOTOFF, 1),
561 DEF (gotpc, BFD_RELOC_ARC_GOTPC32, 0),
562 DEF (plt, BFD_RELOC_ARC_PLT32, 0),
563 DEF (sda, DUMMY_RELOC_ARC_ENTRY, 1),
564 DEF (pcl, BFD_RELOC_ARC_PC32, 1),
565 DEF (tlsgd, BFD_RELOC_ARC_TLS_GD_GOT, 0),
566 DEF (tlsie, BFD_RELOC_ARC_TLS_IE_GOT, 0),
567 DEF (tpoff9, BFD_RELOC_ARC_TLS_LE_S9, 0),
b125bd17 568 DEF (tpoff, BFD_RELOC_ARC_TLS_LE_32, 1),
6f4b1afc 569 DEF (dtpoff9, BFD_RELOC_ARC_TLS_DTPOFF_S9, 0),
05bbf016 570 DEF (dtpoff, BFD_RELOC_ARC_TLS_DTPOFF, 1),
6f4b1afc 571};
252b5132 572
886a2506
NC		 573static const int arc_num_reloc_op
574= sizeof (arc_reloc_op) / sizeof (*arc_reloc_op);
575
4670103e
CZ		 576/* Structure for relaxable instruction that have to be swapped with a
577 smaller alternative instruction. */
578struct arc_relaxable_ins
579{
580 /* Mnemonic that should be checked. */
581 const char *mnemonic_r;
582
583 /* Operands that should be checked.
584 Indexes of operands from operand array. */
585 enum rlx_operand_type operands[6];
586
587 /* Flags that should be checked. */
588 unsigned flag_classes[5];
589
590 /* Mnemonic (smaller) alternative to be used later for relaxation. */
591 const char *mnemonic_alt;
592
593 /* Index of operand that generic relaxation has to check. */
594 unsigned opcheckidx;
595
596 /* Base subtype index used. */
597 enum arc_rlx_types subtype;
598};
599
600#define RELAX_TABLE_ENTRY(BITS, ISSIGNED, SIZE, NEXT) \
601 { (ISSIGNED) ? ((1 << ((BITS) - 1)) - 1) : ((1 << (BITS)) - 1), \
602 (ISSIGNED) ? -(1 << ((BITS) - 1)) : 0, \
603 (SIZE), \
604 (NEXT) } \
605
606#define RELAX_TABLE_ENTRY_MAX(ISSIGNED, SIZE, NEXT) \
607 { (ISSIGNED) ? 0x7FFFFFFF : 0xFFFFFFFF, \
608 (ISSIGNED) ? -(0x7FFFFFFF) : 0, \
609 (SIZE), \
610 (NEXT) } \
611
612
613/* ARC relaxation table. */
614const relax_typeS md_relax_table[] =
615{
616 /* Fake entry. */
617 {0, 0, 0, 0},
618
619 /* BL_S s13 ->
620 BL s25. */
db18dbab
GM		 621 RELAX_TABLE_ENTRY (13, 1, 2, ARC_RLX_BL),
622 RELAX_TABLE_ENTRY (25, 1, 4, ARC_RLX_NONE),
4670103e
CZ		 623
624 /* B_S s10 ->
625 B s25. */
db18dbab
GM		 626 RELAX_TABLE_ENTRY (10, 1, 2, ARC_RLX_B),
627 RELAX_TABLE_ENTRY (25, 1, 4, ARC_RLX_NONE),
4670103e
CZ		 628
629 /* ADD_S c,b, u3 ->
630 ADD<.f> a,b,u6 ->
631 ADD<.f> a,b,limm. */
db18dbab
GM		 632 RELAX_TABLE_ENTRY (3, 0, 2, ARC_RLX_ADD_U6),
633 RELAX_TABLE_ENTRY (6, 0, 4, ARC_RLX_ADD_LIMM),
634 RELAX_TABLE_ENTRY_MAX (0, 8, ARC_RLX_NONE),
4670103e
CZ		 635
636 /* LD_S a, [b, u7] ->
637 LD<zz><.x><.aa><.di> a, [b, s9] ->
638 LD<zz><.x><.aa><.di> a, [b, limm] */
db18dbab
GM		 639 RELAX_TABLE_ENTRY (7, 0, 2, ARC_RLX_LD_S9),
640 RELAX_TABLE_ENTRY (9, 1, 4, ARC_RLX_LD_LIMM),
641 RELAX_TABLE_ENTRY_MAX (1, 8, ARC_RLX_NONE),
4670103e
CZ		 642
643 /* MOV_S b, u8 ->
644 MOV<.f> b, s12 ->
645 MOV<.f> b, limm. */
db18dbab
GM		 646 RELAX_TABLE_ENTRY (8, 0, 2, ARC_RLX_MOV_S12),
647 RELAX_TABLE_ENTRY (8, 0, 4, ARC_RLX_MOV_LIMM),
648 RELAX_TABLE_ENTRY_MAX (0, 8, ARC_RLX_NONE),
4670103e
CZ		 649
650 /* SUB_S c, b, u3 ->
651 SUB<.f> a, b, u6 ->
652 SUB<.f> a, b, limm. */
db18dbab
GM		 653 RELAX_TABLE_ENTRY (3, 0, 2, ARC_RLX_SUB_U6),
654 RELAX_TABLE_ENTRY (6, 0, 4, ARC_RLX_SUB_LIMM),
655 RELAX_TABLE_ENTRY_MAX (0, 8, ARC_RLX_NONE),
4670103e
CZ		 656
657 /* MPY<.f> a, b, u6 ->
658 MPY<.f> a, b, limm. */
db18dbab
GM		 659 RELAX_TABLE_ENTRY (6, 0, 4, ARC_RLX_MPY_LIMM),
660 RELAX_TABLE_ENTRY_MAX (0, 8, ARC_RLX_NONE),
4670103e
CZ		 661
662 /* MOV<.f><.cc> b, u6 ->
663 MOV<.f><.cc> b, limm. */
db18dbab
GM		 664 RELAX_TABLE_ENTRY (6, 0, 4, ARC_RLX_MOV_RLIMM),
665 RELAX_TABLE_ENTRY_MAX (0, 8, ARC_RLX_NONE),
4670103e
CZ		 666
667 /* ADD<.f><.cc> b, b, u6 ->
668 ADD<.f><.cc> b, b, limm. */
db18dbab
GM		 669 RELAX_TABLE_ENTRY (6, 0, 4, ARC_RLX_ADD_RRLIMM),
670 RELAX_TABLE_ENTRY_MAX (0, 8, ARC_RLX_NONE),
4670103e
CZ		 671};
672
673/* Order of this table's entries matters! */
674const struct arc_relaxable_ins arc_relaxable_insns[] =
675{
676 { "bl", { IMMEDIATE }, { 0 }, "bl_s", 0, ARC_RLX_BL_S },
677 { "b", { IMMEDIATE }, { 0 }, "b_s", 0, ARC_RLX_B_S },
678 { "add", { REGISTER, REGISTER_DUP, IMMEDIATE }, { 5, 1, 0 }, "add",
679 2, ARC_RLX_ADD_RRU6},
680 { "add", { REGISTER_S, REGISTER_S, IMMEDIATE }, { 0 }, "add_s", 2,
681 ARC_RLX_ADD_U3 },
682 { "add", { REGISTER, REGISTER, IMMEDIATE }, { 5, 0 }, "add", 2,
683 ARC_RLX_ADD_U6 },
684 { "ld", { REGISTER_S, BRACKET, REGISTER_S, IMMEDIATE, BRACKET },
685 { 0 }, "ld_s", 3, ARC_RLX_LD_U7 },
686 { "ld", { REGISTER, BRACKET, REGISTER_NO_GP, IMMEDIATE, BRACKET },
687 { 11, 4, 14, 17, 0 }, "ld", 3, ARC_RLX_LD_S9 },
688 { "mov", { REGISTER_S, IMMEDIATE }, { 0 }, "mov_s", 1, ARC_RLX_MOV_U8 },
689 { "mov", { REGISTER, IMMEDIATE }, { 5, 0 }, "mov", 1, ARC_RLX_MOV_S12 },
690 { "mov", { REGISTER, IMMEDIATE }, { 5, 1, 0 },"mov", 1, ARC_RLX_MOV_RU6 },
691 { "sub", { REGISTER_S, REGISTER_S, IMMEDIATE }, { 0 }, "sub_s", 2,
692 ARC_RLX_SUB_U3 },
693 { "sub", { REGISTER, REGISTER, IMMEDIATE }, { 5, 0 }, "sub", 2,
694 ARC_RLX_SUB_U6 },
695 { "mpy", { REGISTER, REGISTER, IMMEDIATE }, { 5, 0 }, "mpy", 2,
696 ARC_RLX_MPY_U6 },
697};
698
699const unsigned arc_num_relaxable_ins = ARRAY_SIZE (arc_relaxable_insns);
700
886a2506
NC		 701/* Pre-defined "_GLOBAL_OFFSET_TABLE_". */
702symbolS * GOT_symbol = 0;
703
704/* Set to TRUE when we assemble instructions. */
705static bfd_boolean assembling_insn = FALSE;
706
53a346d8
CZ		 707/* List with attributes set explicitly. */
708static bfd_boolean attributes_set_explicitly[NUM_KNOWN_OBJ_ATTRIBUTES];
709
886a2506
NC		 710/* Functions implementation. */
711
b9b47ab7
AB		 712/* Return a pointer to ARC_OPCODE_HASH_ENTRY that identifies all
713 ARC_OPCODE entries in ARC_OPCODE_HASH that match NAME, or NULL if there
714 are no matching entries in ARC_OPCODE_HASH. */
da5be039 715
b9b47ab7 716static const struct arc_opcode_hash_entry *
da5be039
AB		 717arc_find_opcode (const char *name)
718{
719 const struct arc_opcode_hash_entry *entry;
da5be039
AB		 720
721 entry = hash_find (arc_opcode_hash, name);
b9b47ab7 722 return entry;
da5be039
AB		 723}
724
1328504b
AB		 725/* Initialise the iterator ITER. */
726
727static void
728arc_opcode_hash_entry_iterator_init (struct arc_opcode_hash_entry_iterator *iter)
729{
730 iter->index = 0;
731 iter->opcode = NULL;
732}
733
734/* Return the next ARC_OPCODE from ENTRY, using ITER to hold state between
735 calls to this function. Return NULL when all ARC_OPCODE entries have
736 been returned. */
737
738static const struct arc_opcode *
739arc_opcode_hash_entry_iterator_next (const struct arc_opcode_hash_entry *entry,
740 struct arc_opcode_hash_entry_iterator *iter)
741{
742 if (iter->opcode == NULL && iter->index == 0)
743 {
744 gas_assert (entry->count > 0);
745 iter->opcode = entry->opcode[iter->index];
746 }
747 else if (iter->opcode != NULL)
748 {
749 const char *old_name = iter->opcode->name;
750
751 iter->opcode++;
fe779266
AB		 752 if (iter->opcode->name == NULL
753 || strcmp (old_name, iter->opcode->name) != 0)
1328504b
AB		 754 {
755 iter->index++;
756 if (iter->index == entry->count)
757 iter->opcode = NULL;
758 else
759 iter->opcode = entry->opcode[iter->index];
760 }
761 }
762
763 return iter->opcode;
764}
765
b99747ae
CZ		 766/* Insert an opcode into opcode hash structure. */
767
768static void
769arc_insert_opcode (const struct arc_opcode *opcode)
770{
771 const char *name, *retval;
772 struct arc_opcode_hash_entry *entry;
773 name = opcode->name;
774
775 entry = hash_find (arc_opcode_hash, name);
776 if (entry == NULL)
777 {
add39d23 778 entry = XNEW (struct arc_opcode_hash_entry);
b99747ae
CZ		 779 entry->count = 0;
780 entry->opcode = NULL;
781
782 retval = hash_insert (arc_opcode_hash, name, (void *) entry);
783 if (retval)
784 as_fatal (_("internal error: can't hash opcode '%s': %s"),
785 name, retval);
786 }
787
add39d23
TS		 788 entry->opcode = XRESIZEVEC (const struct arc_opcode *, entry->opcode,
789 entry->count + 1);
b99747ae
CZ		 790
791 if (entry->opcode == NULL)
792 as_fatal (_("Virtual memory exhausted"));
793
794 entry->opcode[entry->count] = opcode;
795 entry->count++;
796}
797
798
bdfe53e3
AB		 799/* Like md_number_to_chars but for middle-endian values. The 4-byte limm
800 value, is encoded as 'middle-endian' for a little-endian target. This
801 function is used for regular 4, 6, and 8 byte instructions as well. */
886a2506
NC		 802
803static void
bdfe53e3 804md_number_to_chars_midend (char *buf, unsigned long long val, int n)
886a2506 805{
bdfe53e3 806 switch (n)
886a2506 807 {
bdfe53e3
AB		 808 case 2:
809 md_number_to_chars (buf, val, n);
810 break;
811 case 6:
812 md_number_to_chars (buf, (val & 0xffff00000000) >> 32, 2);
813 md_number_to_chars_midend (buf + 2, (val & 0xffffffff), 4);
814 break;
815 case 4:
886a2506
NC		 816 md_number_to_chars (buf, (val & 0xffff0000) >> 16, 2);
817 md_number_to_chars (buf + 2, (val & 0xffff), 2);
bdfe53e3
AB		 818 break;
819 case 8:
820 md_number_to_chars_midend (buf, (val & 0xffffffff00000000) >> 32, 4);
821 md_number_to_chars_midend (buf + 4, (val & 0xffffffff), 4);
822 break;
823 default:
824 abort ();
886a2506 825 }
252b5132
RH		 826}
827
bb050a69
CZ		 828/* Check if a feature is allowed for a specific CPU. */
829
830static void
831arc_check_feature (void)
832{
833 unsigned i;
834
835 if (!selected_cpu.features
836 || !selected_cpu.name)
837 return;
53a346d8
CZ		 838
839 for (i = 0; i < ARRAY_SIZE (feature_list); i++)
840 if ((selected_cpu.features & feature_list[i].feature)
841 && !(selected_cpu.flags & feature_list[i].cpus))
842 as_bad (_("invalid %s option for %s cpu"), feature_list[i].name,
843 selected_cpu.name);
844
845 for (i = 0; i < ARRAY_SIZE (conflict_list); i++)
846 if ((selected_cpu.features & conflict_list[i]) == conflict_list[i])
847 as_bad(_("conflicting ISA extension attributes."));
bb050a69
CZ		 848}
849
24740d83 850/* Select an appropriate entry from CPU_TYPES based on ARG and initialise
bb65a718
AB		 851 the relevant static global variables. Parameter SEL describes where
852 this selection originated from. */
24740d83
AB		 853
854static void
bb65a718 855arc_select_cpu (const char *arg, enum mach_selection_type sel)
24740d83 856{
24740d83
AB		 857 int i;
858
bb65a718
AB		 859 /* We should only set a default if we've not made a selection from some
860 other source. */
861 gas_assert (sel != MACH_SELECTION_FROM_DEFAULT
862 || mach_selection_mode == MACH_SELECTION_NONE);
863
bb050a69
CZ		 864 if ((mach_selection_mode == MACH_SELECTION_FROM_CPU_DIRECTIVE)
865 && (sel == MACH_SELECTION_FROM_CPU_DIRECTIVE))
866 as_bad (_("Multiple .cpu directives found"));
867
bb65a718 868 /* Look for a matching entry in CPU_TYPES array. */
24740d83
AB		 869 for (i = 0; cpu_types[i].name; ++i)
870 {
871 if (!strcasecmp (cpu_types[i].name, arg))
872 {
bb65a718
AB		 873 /* If a previous selection was made on the command line, then we
874 allow later selections on the command line to override earlier
875 ones. However, a selection from a '.cpu NAME' directive must
876 match the command line selection, or we give a warning. */
877 if (mach_selection_mode == MACH_SELECTION_FROM_COMMAND_LINE)
878 {
879 gas_assert (sel == MACH_SELECTION_FROM_COMMAND_LINE
880 || sel == MACH_SELECTION_FROM_CPU_DIRECTIVE);
881 if (sel == MACH_SELECTION_FROM_CPU_DIRECTIVE
882 && selected_cpu.mach != cpu_types[i].mach)
883 {
884 as_warn (_("Command-line value overrides \".cpu\" directive"));
bb65a718 885 }
bb050a69 886 return;
bb65a718
AB		 887 }
888
bb050a69
CZ		 889 /* Initialise static global data about selected machine type. */
890 selected_cpu.flags = cpu_types[i].flags;
891 selected_cpu.name = cpu_types[i].name;
a9752fdf 892 selected_cpu.features = cpu_types[i].features | cl_features;
bb050a69 893 selected_cpu.mach = cpu_types[i].mach;
53a346d8
CZ		 894 selected_cpu.eflags = ((selected_cpu.eflags & ~EF_ARC_MACH_MSK)
895 | cpu_types[i].eflags);
24740d83
AB		 896 break;
897 }
898 }
899
900 if (!cpu_types[i].name)
901 as_fatal (_("unknown architecture: %s\n"), arg);
bb050a69
CZ		 902
903 /* Check if set features are compatible with the chosen CPU. */
904 arc_check_feature ();
53a346d8 905
bb65a718 906 mach_selection_mode = sel;
24740d83
AB		 907}
908
886a2506
NC		 909/* Here ends all the ARCompact extension instruction assembling
910 stuff. */
252b5132 911
886a2506
NC		 912static void
913arc_extra_reloc (int r_type)
ea1562b3 914{
886a2506
NC		 915 char *sym_name, c;
916 symbolS *sym, *lab = NULL;
917
918 if (*input_line_pointer == '@')
919 input_line_pointer++;
920 c = get_symbol_name (&sym_name);
921 sym = symbol_find_or_make (sym_name);
922 restore_line_pointer (c);
923 if (c == ',' && r_type == BFD_RELOC_ARC_TLS_GD_LD)
924 {
925 ++input_line_pointer;
926 char *lab_name;
927 c = get_symbol_name (&lab_name);
928 lab = symbol_find_or_make (lab_name);
929 restore_line_pointer (c);
930 }
841fdfcd
CZ		 931
932 /* These relocations exist as a mechanism for the compiler to tell the
933 linker how to patch the code if the tls model is optimised. However,
934 the relocation itself does not require any space within the assembler
935 fragment, and so we pass a size of 0.
936
937 The lines that generate these relocations look like this:
938
939 .tls_gd_ld @.tdata`bl __tls_get_addr@plt
940
941 The '.tls_gd_ld @.tdata' is processed first and generates the
942 additional relocation, while the 'bl __tls_get_addr@plt' is processed
943 second and generates the additional branch.
944
945 It is possible that the additional relocation generated by the
946 '.tls_gd_ld @.tdata' will be attached at the very end of one fragment,
947 while the 'bl __tls_get_addr@plt' will be generated as the first thing
948 in the next fragment. This will be fine; both relocations will still
949 appear to be at the same address in the generated object file.
950 However, this only works as the additional relocation is generated
951 with size of 0 bytes. */
886a2506
NC		 952 fixS *fixP
953 = fix_new (frag_now, /* Which frag? */
954 frag_now_fix (), /* Where in that frag? */
841fdfcd 955 0, /* size: 1, 2, or 4 usually. */
886a2506
NC		 956 sym, /* X_add_symbol. */
957 0, /* X_add_number. */
958 FALSE, /* TRUE if PC-relative relocation. */
959 r_type /* Relocation type. */);
960 fixP->fx_subsy = lab;
961}
252b5132 962
886a2506
NC		 963static symbolS *
964arc_lcomm_internal (int ignore ATTRIBUTE_UNUSED,
965 symbolS *symbolP, addressT size)
966{
967 addressT align = 0;
968 SKIP_WHITESPACE ();
252b5132 969
886a2506
NC		 970 if (*input_line_pointer == ',')
971 {
972 align = parse_align (1);
252b5132 973
886a2506
NC		 974 if (align == (addressT) -1)
975 return NULL;
976 }
977 else
978 {
979 if (size >= 8)
980 align = 3;
981 else if (size >= 4)
982 align = 2;
983 else if (size >= 2)
984 align = 1;
985 else
986 align = 0;
987 }
252b5132 988
886a2506
NC		 989 bss_alloc (symbolP, size, align);
990 S_CLEAR_EXTERNAL (symbolP);
ea1562b3 991
886a2506
NC		 992 return symbolP;
993}
ea1562b3 994
886a2506
NC		 995static void
996arc_lcomm (int ignore)
997{
998 symbolS *symbolP = s_comm_internal (ignore, arc_lcomm_internal);
ea1562b3 999
886a2506
NC		 1000 if (symbolP)
1001 symbol_get_bfdsym (symbolP)->flags |= BSF_OBJECT;
1002}
ea1562b3 1003
886a2506 1004/* Select the cpu we're assembling for. */
ea1562b3 1005
886a2506
NC		 1006static void
1007arc_option (int ignore ATTRIBUTE_UNUSED)
252b5132 1008{
886a2506
NC		 1009 char c;
1010 char *cpu;
bb65a718 1011 const char *cpu_name;
252b5132 1012
886a2506 1013 c = get_symbol_name (&cpu);
252b5132 1014
a9752fdf 1015 cpu_name = cpu;
bb65a718
AB		 1016 if ((!strcmp ("ARC600", cpu))
1017 || (!strcmp ("ARC601", cpu))
1018 || (!strcmp ("A6", cpu)))
1019 cpu_name = "arc600";
1020 else if ((!strcmp ("ARC700", cpu))
1021 || (!strcmp ("A7", cpu)))
1022 cpu_name = "arc700";
1023 else if (!strcmp ("EM", cpu))
1024 cpu_name = "arcem";
1025 else if (!strcmp ("HS", cpu))
1026 cpu_name = "archs";
1027 else if (!strcmp ("NPS400", cpu))
1028 cpu_name = "nps400";
886a2506 1029
a9752fdf 1030 arc_select_cpu (cpu_name, MACH_SELECTION_FROM_CPU_DIRECTIVE);
24b368f8 1031
24b368f8 1032 restore_line_pointer (c);
886a2506 1033 demand_empty_rest_of_line ();
ea1562b3 1034}
252b5132 1035
886a2506
NC		 1036/* Smartly print an expression. */
1037
ea1562b3 1038static void
886a2506 1039debug_exp (expressionS *t)
ea1562b3 1040{
886a2506
NC		 1041 const char *name ATTRIBUTE_UNUSED;
1042 const char *namemd ATTRIBUTE_UNUSED;
252b5132 1043
886a2506 1044 pr_debug ("debug_exp: ");
252b5132 1045
886a2506 1046 switch (t->X_op)
252b5132 1047 {
886a2506
NC		 1048 default: name = "unknown"; break;
1049 case O_illegal: name = "O_illegal"; break;
1050 case O_absent: name = "O_absent"; break;
1051 case O_constant: name = "O_constant"; break;
1052 case O_symbol: name = "O_symbol"; break;
1053 case O_symbol_rva: name = "O_symbol_rva"; break;
1054 case O_register: name = "O_register"; break;
1055 case O_big: name = "O_big"; break;
1056 case O_uminus: name = "O_uminus"; break;
1057 case O_bit_not: name = "O_bit_not"; break;
1058 case O_logical_not: name = "O_logical_not"; break;
1059 case O_multiply: name = "O_multiply"; break;
1060 case O_divide: name = "O_divide"; break;
1061 case O_modulus: name = "O_modulus"; break;
1062 case O_left_shift: name = "O_left_shift"; break;
1063 case O_right_shift: name = "O_right_shift"; break;
1064 case O_bit_inclusive_or: name = "O_bit_inclusive_or"; break;
1065 case O_bit_or_not: name = "O_bit_or_not"; break;
1066 case O_bit_exclusive_or: name = "O_bit_exclusive_or"; break;
1067 case O_bit_and: name = "O_bit_and"; break;
1068 case O_add: name = "O_add"; break;
1069 case O_subtract: name = "O_subtract"; break;
1070 case O_eq: name = "O_eq"; break;
1071 case O_ne: name = "O_ne"; break;
1072 case O_lt: name = "O_lt"; break;
1073 case O_le: name = "O_le"; break;
1074 case O_ge: name = "O_ge"; break;
1075 case O_gt: name = "O_gt"; break;
1076 case O_logical_and: name = "O_logical_and"; break;
1077 case O_logical_or: name = "O_logical_or"; break;
1078 case O_index: name = "O_index"; break;
1079 case O_bracket: name = "O_bracket"; break;
db18dbab
GM		 1080 case O_colon: name = "O_colon"; break;
1081 case O_addrtype: name = "O_addrtype"; break;
ea1562b3 1082 }
252b5132 1083
886a2506 1084 switch (t->X_md)
ea1562b3 1085 {
886a2506
NC		 1086 default: namemd = "unknown"; break;
1087 case O_gotoff: namemd = "O_gotoff"; break;
1088 case O_gotpc: namemd = "O_gotpc"; break;
1089 case O_plt: namemd = "O_plt"; break;
1090 case O_sda: namemd = "O_sda"; break;
1091 case O_pcl: namemd = "O_pcl"; break;
1092 case O_tlsgd: namemd = "O_tlsgd"; break;
1093 case O_tlsie: namemd = "O_tlsie"; break;
1094 case O_tpoff9: namemd = "O_tpoff9"; break;
1095 case O_tpoff: namemd = "O_tpoff"; break;
1096 case O_dtpoff9: namemd = "O_dtpoff9"; break;
1097 case O_dtpoff: namemd = "O_dtpoff"; break;
ea1562b3 1098 }
252b5132 1099
886a2506
NC		 1100 pr_debug ("%s (%s, %s, %d, %s)", name,
1101 (t->X_add_symbol) ? S_GET_NAME (t->X_add_symbol) : "--",
1102 (t->X_op_symbol) ? S_GET_NAME (t->X_op_symbol) : "--",
1103 (int) t->X_add_number,
1104 (t->X_md) ? namemd : "--");
1105 pr_debug ("\n");
1106 fflush (stderr);
1107}
252b5132 1108
886a2506
NC		 1109/* Parse the arguments to an opcode. */
1110
1111static int
1112tokenize_arguments (char *str,
1113 expressionS *tok,
1114 int ntok)
1115{
1116 char *old_input_line_pointer;
1117 bfd_boolean saw_comma = FALSE;
1118 bfd_boolean saw_arg = FALSE;
1119 int brk_lvl = 0;
1120 int num_args = 0;
886a2506
NC		 1121 int i;
1122 size_t len;
1123 const struct arc_reloc_op_tag *r;
1124 expressionS tmpE;
6f4b1afc 1125 char *reloc_name, c;
886a2506
NC		 1126
1127 memset (tok, 0, sizeof (*tok) * ntok);
1128
1129 /* Save and restore input_line_pointer around this function. */
1130 old_input_line_pointer = input_line_pointer;
1131 input_line_pointer = str;
ea1562b3 1132
886a2506 1133 while (*input_line_pointer)
ea1562b3
NC		 1134 {
1135 SKIP_WHITESPACE ();
886a2506 1136 switch (*input_line_pointer)
252b5132 1137 {
886a2506
NC		 1138 case '\0':
1139 goto fini;
1140
1141 case ',':
1142 input_line_pointer++;
1143 if (saw_comma || !saw_arg)
1144 goto err;
1145 saw_comma = TRUE;
1146 break;
252b5132 1147
886a2506
NC		 1148 case '}':
1149 case ']':
1150 ++input_line_pointer;
1151 --brk_lvl;
3b889a78 1152 if (!saw_arg || num_args == ntok)
886a2506
NC		 1153 goto err;
1154 tok->X_op = O_bracket;
1155 ++tok;
1156 ++num_args;
1157 break;
ea1562b3 1158
886a2506
NC		 1159 case '{':
1160 case '[':
1161 input_line_pointer++;
3b889a78 1162 if (brk_lvl || num_args == ntok)
886a2506
NC		 1163 goto err;
1164 ++brk_lvl;
1165 tok->X_op = O_bracket;
1166 ++tok;
1167 ++num_args;
1168 break;
1169
db18dbab
GM		 1170 case ':':
1171 input_line_pointer++;
1172 if (!saw_arg || num_args == ntok)
1173 goto err;
1174 tok->X_op = O_colon;
1175 saw_arg = FALSE;
1176 ++tok;
1177 ++num_args;
1178 break;
1179
886a2506
NC		 1180 case '@':
1181 /* We have labels, function names and relocations, all
1182 starting with @ symbol. Sort them out. */
3b889a78 1183 if ((saw_arg && !saw_comma) || num_args == ntok)
886a2506
NC		 1184 goto err;
1185
1186 /* Parse @label. */
1187 tok->X_op = O_symbol;
1188 tok->X_md = O_absent;
1189 expression (tok);
1190 if (*input_line_pointer != '@')
1191 goto normalsymbol; /* This is not a relocation. */
1192
6f4b1afc
CM		 1193 relocationsym:
1194
33eaf5de 1195 /* A relocation operand has the following form
886a2506
NC		 1196 @identifier@relocation_type. The identifier is already
1197 in tok! */
1198 if (tok->X_op != O_symbol)
ea1562b3 1199 {
886a2506
NC		 1200 as_bad (_("No valid label relocation operand"));
1201 goto err;
252b5132 1202 }
886a2506
NC		 1203
1204 /* Parse @relocation_type. */
6f4b1afc
CM		 1205 input_line_pointer++;
1206 c = get_symbol_name (&reloc_name);
1207 len = input_line_pointer - reloc_name;
1208 if (len == 0)
252b5132 1209 {
886a2506
NC		 1210 as_bad (_("No relocation operand"));
1211 goto err;
252b5132 1212 }
252b5132 1213
886a2506
NC		 1214 /* Go through known relocation and try to find a match. */
1215 r = &arc_reloc_op[0];
1216 for (i = arc_num_reloc_op - 1; i >= 0; i--, r++)
6f4b1afc
CM		 1217 if (len == r->length
1218 && memcmp (reloc_name, r->name, len) == 0)
886a2506 1219 break;
886a2506 1220 if (i < 0)
252b5132 1221 {
6f4b1afc 1222 as_bad (_("Unknown relocation operand: @%s"), reloc_name);
886a2506
NC		 1223 goto err;
1224 }
1225
6f4b1afc
CM		 1226 *input_line_pointer = c;
1227 SKIP_WHITESPACE_AFTER_NAME ();
886a2506
NC		 1228 /* Extra check for TLS: base. */
1229 if (*input_line_pointer == '@')
1230 {
1231 symbolS *base;
1232 if (tok->X_op_symbol != NULL
1233 || tok->X_op != O_symbol)
252b5132 1234 {
6f4b1afc
CM		 1235 as_bad (_("Unable to parse TLS base: %s"),
1236 input_line_pointer);
886a2506 1237 goto err;
252b5132 1238 }
886a2506
NC		 1239 input_line_pointer++;
1240 char *sym_name;
6f4b1afc 1241 c = get_symbol_name (&sym_name);
886a2506
NC		 1242 base = symbol_find_or_make (sym_name);
1243 tok->X_op = O_subtract;
1244 tok->X_op_symbol = base;
1245 restore_line_pointer (c);
6f4b1afc
CM		 1246 tmpE.X_add_number = 0;
1247 }
32348c58 1248 if ((*input_line_pointer != '+')
6f4b1afc
CM		 1249 && (*input_line_pointer != '-'))
1250 {
1251 tmpE.X_add_number = 0;
ea1562b3 1252 }
6f4b1afc
CM		 1253 else
1254 {
1255 /* Parse the constant of a complex relocation expression
1256 like @identifier@reloc +/- const. */
1257 if (! r->complex_expr)
1258 {
1259 as_bad (_("@%s is not a complex relocation."), r->name);
1260 goto err;
1261 }
1262 expression (&tmpE);
1263 if (tmpE.X_op != O_constant)
1264 {
1265 as_bad (_("Bad expression: @%s + %s."),
1266 r->name, input_line_pointer);
1267 goto err;
1268 }
1269 }
1270
1271 tok->X_md = r->op;
1272 tok->X_add_number = tmpE.X_add_number;
1e07b820 1273
886a2506 1274 debug_exp (tok);
ea1562b3 1275
886a2506
NC		 1276 saw_comma = FALSE;
1277 saw_arg = TRUE;
1278 tok++;
1279 num_args++;
1280 break;
252b5132 1281
886a2506
NC		 1282 case '%':
1283 /* Can be a register. */
1284 ++input_line_pointer;
1285 /* Fall through. */
1286 default:
252b5132 1287
3b889a78 1288 if ((saw_arg && !saw_comma) || num_args == ntok)
886a2506 1289 goto err;
252b5132 1290
886a2506 1291 tok->X_op = O_absent;
6f4b1afc 1292 tok->X_md = O_absent;
886a2506 1293 expression (tok);
252b5132 1294
6f4b1afc
CM		 1295 /* Legacy: There are cases when we have
1296 identifier@relocation_type, if it is the case parse the
1297 relocation type as well. */
1298 if (*input_line_pointer == '@')
1299 goto relocationsym;
1300
886a2506
NC		 1301 normalsymbol:
1302 debug_exp (tok);
252b5132 1303
3b889a78
AB		 1304 if (tok->X_op == O_illegal
1305 || tok->X_op == O_absent
1306 || num_args == ntok)
886a2506 1307 goto err;
252b5132 1308
886a2506
NC		 1309 saw_comma = FALSE;
1310 saw_arg = TRUE;
1311 tok++;
1312 num_args++;
1313 break;
1314 }
ea1562b3 1315 }
252b5132 1316
886a2506
NC		 1317 fini:
1318 if (saw_comma || brk_lvl)
1319 goto err;
1320 input_line_pointer = old_input_line_pointer;
252b5132 1321
886a2506 1322 return num_args;
252b5132 1323
886a2506
NC		 1324 err:
1325 if (brk_lvl)
1326 as_bad (_("Brackets in operand field incorrect"));
1327 else if (saw_comma)
1328 as_bad (_("extra comma"));
1329 else if (!saw_arg)
1330 as_bad (_("missing argument"));
1331 else
1332 as_bad (_("missing comma or colon"));
1333 input_line_pointer = old_input_line_pointer;
1334 return -1;
252b5132 1335}
ea1562b3 1336
886a2506
NC		 1337/* Parse the flags to a structure. */
1338
1339static int
1340tokenize_flags (const char *str,
1341 struct arc_flags flags[],
1342 int nflg)
252b5132 1343{
886a2506
NC		 1344 char *old_input_line_pointer;
1345 bfd_boolean saw_flg = FALSE;
1346 bfd_boolean saw_dot = FALSE;
1347 int num_flags = 0;
1348 size_t flgnamelen;
252b5132 1349
886a2506 1350 memset (flags, 0, sizeof (*flags) * nflg);
0d2bcfaf 1351
886a2506
NC		 1352 /* Save and restore input_line_pointer around this function. */
1353 old_input_line_pointer = input_line_pointer;
1354 input_line_pointer = (char *) str;
0d2bcfaf 1355
886a2506
NC		 1356 while (*input_line_pointer)
1357 {
1358 switch (*input_line_pointer)
1359 {
1360 case ' ':
1361 case '\0':
1362 goto fini;
1363
1364 case '.':
1365 input_line_pointer++;
1366 if (saw_dot)
1367 goto err;
1368 saw_dot = TRUE;
1369 saw_flg = FALSE;
1370 break;
ea1562b3 1371
886a2506
NC		 1372 default:
1373 if (saw_flg && !saw_dot)
1374 goto err;
0d2bcfaf 1375
886a2506
NC		 1376 if (num_flags >= nflg)
1377 goto err;
0d2bcfaf 1378
692166c2
AB		 1379 flgnamelen = strspn (input_line_pointer,
1380 "abcdefghijklmnopqrstuvwxyz0123456789");
83cda17b 1381 if (flgnamelen > MAX_FLAG_NAME_LENGTH)
886a2506 1382 goto err;
0d2bcfaf 1383
886a2506 1384 memcpy (flags->name, input_line_pointer, flgnamelen);
0d2bcfaf 1385
886a2506
NC		 1386 input_line_pointer += flgnamelen;
1387 flags++;
1388 saw_dot = FALSE;
1389 saw_flg = TRUE;
1390 num_flags++;
1391 break;
1e07b820 1392 }
0d2bcfaf
NC		 1393 }
1394
886a2506
NC		 1395 fini:
1396 input_line_pointer = old_input_line_pointer;
1397 return num_flags;
0d2bcfaf 1398
886a2506
NC		 1399 err:
1400 if (saw_dot)
1401 as_bad (_("extra dot"));
1402 else if (!saw_flg)
1403 as_bad (_("unrecognized flag"));
1404 else
1405 as_bad (_("failed to parse flags"));
1406 input_line_pointer = old_input_line_pointer;
1407 return -1;
1408}
0d2bcfaf 1409
4670103e 1410/* Apply the fixups in order. */
0d2bcfaf 1411
4670103e
CZ		 1412static void
1413apply_fixups (struct arc_insn *insn, fragS *fragP, int fix)
886a2506 1414{
4670103e 1415 int i;
0d2bcfaf 1416
4670103e 1417 for (i = 0; i < insn->nfixups; i++)
252b5132 1418 {
4670103e
CZ		 1419 struct arc_fixup *fixup = &insn->fixups[i];
1420 int size, pcrel, offset = 0;
0d2bcfaf 1421
4670103e
CZ		 1422 /* FIXME! the reloc size is wrong in the BFD file.
1423 When it is fixed please delete me. */
91fdca6f 1424 size = ((insn->len == 2) && !fixup->islong) ? 2 : 4;
0d2bcfaf 1425
4670103e 1426 if (fixup->islong)
91fdca6f 1427 offset = insn->len;
252b5132 1428
4670103e
CZ		 1429 /* Some fixups are only used internally, thus no howto. */
1430 if ((int) fixup->reloc == 0)
1431 as_fatal (_("Unhandled reloc type"));
886a2506 1432
4670103e
CZ		 1433 if ((int) fixup->reloc < 0)
1434 {
1435 /* FIXME! the reloc size is wrong in the BFD file.
1436 When it is fixed please enable me.
91fdca6f 1437 size = ((insn->len == 2 && !fixup->islong) ? 2 : 4; */
4670103e
CZ		 1438 pcrel = fixup->pcrel;
1439 }
1440 else
1441 {
1442 reloc_howto_type *reloc_howto =
1443 bfd_reloc_type_lookup (stdoutput,
1444 (bfd_reloc_code_real_type) fixup->reloc);
1445 gas_assert (reloc_howto);
0d2bcfaf 1446
4670103e
CZ		 1447 /* FIXME! the reloc size is wrong in the BFD file.
1448 When it is fixed please enable me.
1449 size = bfd_get_reloc_size (reloc_howto); */
1450 pcrel = reloc_howto->pc_relative;
1451 }
0d2bcfaf 1452
4670103e
CZ		 1453 pr_debug ("%s:%d: apply_fixups: new %s fixup (PCrel:%s) of size %d @ \
1454offset %d + %d\n",
1455 fragP->fr_file, fragP->fr_line,
1456 (fixup->reloc < 0) ? "Internal" :
1457 bfd_get_reloc_code_name (fixup->reloc),
1458 pcrel ? "Y" : "N",
1459 size, fix, offset);
1460 fix_new_exp (fragP, fix + offset,
1461 size, &fixup->exp, pcrel, fixup->reloc);
0d2bcfaf 1462
4670103e
CZ		 1463 /* Check for ZOLs, and update symbol info if any. */
1464 if (LP_INSN (insn->insn))
886a2506 1465 {
4670103e
CZ		 1466 gas_assert (fixup->exp.X_add_symbol);
1467 ARC_SET_FLAG (fixup->exp.X_add_symbol, ARC_FLAG_ZOL);
886a2506
NC		 1468 }
1469 }
252b5132
RH		 1470}
1471
4670103e 1472/* Actually output an instruction with its fixup. */
886a2506 1473
4670103e
CZ		 1474static void
1475emit_insn0 (struct arc_insn *insn, char *where, bfd_boolean relax)
252b5132 1476{
4670103e 1477 char *f = where;
91fdca6f 1478 size_t total_len;
252b5132 1479
bdfe53e3
AB		 1480 pr_debug ("Emit insn : 0x%llx\n", insn->insn);
1481 pr_debug ("\tLength : 0x%d\n", insn->len);
4670103e 1482 pr_debug ("\tLong imm: 0x%lx\n", insn->limm);
0d2bcfaf 1483
4670103e 1484 /* Write out the instruction. */
91fdca6f
GM		 1485 total_len = insn->len + (insn->has_limm ? 4 : 0);
1486 if (!relax)
1487 f = frag_more (total_len);
1488
1489 md_number_to_chars_midend(f, insn->insn, insn->len);
1490
1491 if (insn->has_limm)
1492 md_number_to_chars_midend (f + insn->len, insn->limm, 4);
1493 dwarf2_emit_insn (total_len);
252b5132 1494
4670103e
CZ		 1495 if (!relax)
1496 apply_fixups (insn, frag_now, (f - frag_now->fr_literal));
1497}
252b5132 1498
4670103e
CZ		 1499static void
1500emit_insn1 (struct arc_insn *insn)
1501{
1502 /* How frag_var's args are currently configured:
1503 - rs_machine_dependent, to dictate it's a relaxation frag.
1504 - FRAG_MAX_GROWTH, maximum size of instruction
1505 - 0, variable size that might grow...unused by generic relaxation.
1506 - frag_now->fr_subtype, fr_subtype starting value, set previously.
1507 - s, opand expression.
1508 - 0, offset but it's unused.
1509 - 0, opcode but it's unused. */
1510 symbolS *s = make_expr_symbol (&insn->fixups[0].exp);
1511 frag_now->tc_frag_data.pcrel = insn->fixups[0].pcrel;
1512
1513 if (frag_room () < FRAG_MAX_GROWTH)
1514 {
1515 /* Handle differently when frag literal memory is exhausted.
1516 This is used because when there's not enough memory left in
1517 the current frag, a new frag is created and the information
1518 we put into frag_now->tc_frag_data is disregarded. */
252b5132 1519
4670103e
CZ		 1520 struct arc_relax_type relax_info_copy;
1521 relax_substateT subtype = frag_now->fr_subtype;
252b5132 1522
4670103e
CZ		 1523 memcpy (&relax_info_copy, &frag_now->tc_frag_data,
1524 sizeof (struct arc_relax_type));
0d2bcfaf 1525
4670103e
CZ		 1526 frag_wane (frag_now);
1527 frag_grow (FRAG_MAX_GROWTH);
0d2bcfaf 1528
4670103e
CZ		 1529 memcpy (&frag_now->tc_frag_data, &relax_info_copy,
1530 sizeof (struct arc_relax_type));
252b5132 1531
4670103e
CZ		 1532 frag_var (rs_machine_dependent, FRAG_MAX_GROWTH, 0,
1533 subtype, s, 0, 0);
1534 }
1535 else
1536 frag_var (rs_machine_dependent, FRAG_MAX_GROWTH, 0,
1537 frag_now->fr_subtype, s, 0, 0);
1538}
252b5132 1539
4670103e
CZ		 1540static void
1541emit_insn (struct arc_insn *insn)
252b5132 1542{
4670103e
CZ		 1543 if (insn->relax)
1544 emit_insn1 (insn);
252b5132 1545 else
4670103e 1546 emit_insn0 (insn, NULL, FALSE);
252b5132
RH		 1547}
1548
4670103e 1549/* Check whether a symbol involves a register. */
252b5132 1550
4670103e
CZ		 1551static bfd_boolean
1552contains_register (symbolS *sym)
252b5132 1553{
4670103e
CZ		 1554 if (sym)
1555 {
1556 expressionS *ex = symbol_get_value_expression (sym);
252b5132 1557
4670103e
CZ		 1558 return ((O_register == ex->X_op)
1559 && !contains_register (ex->X_add_symbol)
1560 && !contains_register (ex->X_op_symbol));
1561 }
1562
1563 return FALSE;
252b5132
RH		 1564}
1565
4670103e 1566/* Returns the register number within a symbol. */
252b5132 1567
4670103e
CZ		 1568static int
1569get_register (symbolS *sym)
252b5132 1570{
4670103e
CZ		 1571 if (!contains_register (sym))
1572 return -1;
0d2bcfaf 1573
4670103e
CZ		 1574 expressionS *ex = symbol_get_value_expression (sym);
1575 return regno (ex->X_add_number);
1576}
252b5132 1577
4670103e
CZ		 1578/* Return true if a RELOC is generic. A generic reloc is PC-rel of a
1579 simple ME relocation (e.g. RELOC_ARC_32_ME, BFD_RELOC_ARC_PC32. */
f17c130b 1580
4670103e
CZ		 1581static bfd_boolean
1582generic_reloc_p (extended_bfd_reloc_code_real_type reloc)
1583{
1584 if (!reloc)
1585 return FALSE;
886a2506 1586
4670103e
CZ		 1587 switch (reloc)
1588 {
1589 case BFD_RELOC_ARC_SDA_LDST:
1590 case BFD_RELOC_ARC_SDA_LDST1:
1591 case BFD_RELOC_ARC_SDA_LDST2:
1592 case BFD_RELOC_ARC_SDA16_LD:
1593 case BFD_RELOC_ARC_SDA16_LD1:
1594 case BFD_RELOC_ARC_SDA16_LD2:
1595 case BFD_RELOC_ARC_SDA16_ST2:
1596 case BFD_RELOC_ARC_SDA32_ME:
1597 return FALSE;
1598 default:
1599 return TRUE;
f17c130b 1600 }
252b5132
RH		 1601}
1602
4670103e 1603/* Allocates a tok entry. */
252b5132 1604
4670103e
CZ		 1605static int
1606allocate_tok (expressionS *tok, int ntok, int cidx)
252b5132 1607{
4670103e
CZ		 1608 if (ntok > MAX_INSN_ARGS - 2)
1609 return 0; /* No space left. */
252b5132 1610
4670103e 1611 if (cidx > ntok)
33eaf5de 1612 return 0; /* Incorrect args. */
252b5132 1613
4670103e 1614 memcpy (&tok[ntok+1], &tok[ntok], sizeof (*tok));
252b5132 1615
4670103e
CZ		 1616 if (cidx == ntok)
1617 return 1; /* Success. */
1618 return allocate_tok (tok, ntok - 1, cidx);
1619}
886a2506 1620
8ddf6b2a
CZ		 1621/* Check if an particular ARC feature is enabled. */
1622
1623static bfd_boolean
1624check_cpu_feature (insn_subclass_t sc)
1625{
53a346d8 1626 if (is_code_density_p (sc) && !(selected_cpu.features & CD))
8ddf6b2a
CZ		 1627 return FALSE;
1628
53a346d8 1629 if (is_spfp_p (sc) && !(selected_cpu.features & SPX))
8ddf6b2a
CZ		 1630 return FALSE;
1631
53a346d8 1632 if (is_dpfp_p (sc) && !(selected_cpu.features & DPX))
8ddf6b2a
CZ		 1633 return FALSE;
1634
53a346d8 1635 if (is_fpuda_p (sc) && !(selected_cpu.features & DPA))
bdd582db
GM		 1636 return FALSE;
1637
53a346d8 1638 if (is_nps400_p (sc) && !(selected_cpu.features & NPS400))
8ddf6b2a
CZ		 1639 return FALSE;
1640
1641 return TRUE;
1642}
1643
4eb6f892
AB		 1644/* Parse the flags described by FIRST_PFLAG and NFLGS against the flag
1645 operands in OPCODE. Stores the matching OPCODES into the FIRST_PFLAG
1646 array and returns TRUE if the flag operands all match, otherwise,
1647 returns FALSE, in which case the FIRST_PFLAG array may have been
1648 modified. */
1649
1650static bfd_boolean
1651parse_opcode_flags (const struct arc_opcode *opcode,
1652 int nflgs,
1653 struct arc_flags *first_pflag)
1654{
1655 int lnflg, i;
1656 const unsigned char *flgidx;
1657
1658 lnflg = nflgs;
1659 for (i = 0; i < nflgs; i++)
1660 first_pflag[i].flgp = NULL;
1661
1662 /* Check the flags. Iterate over the valid flag classes. */
1663 for (flgidx = opcode->flags; *flgidx; ++flgidx)
1664 {
1665 /* Get a valid flag class. */
1666 const struct arc_flag_class *cl_flags = &arc_flag_classes[*flgidx];
1667 const unsigned *flgopridx;
1668 int cl_matches = 0;
1669 struct arc_flags *pflag = NULL;
1670
6ec7c1ae
CZ		 1671 /* Check if opcode has implicit flag classes. */
1672 if (cl_flags->flag_class & F_CLASS_IMPLICIT)
1673 continue;
1674
4eb6f892
AB		 1675 /* Check for extension conditional codes. */
1676 if (ext_condcode.arc_ext_condcode
1677 && cl_flags->flag_class & F_CLASS_EXTEND)
1678 {
1679 struct arc_flag_operand *pf = ext_condcode.arc_ext_condcode;
1680 while (pf->name)
1681 {
1682 pflag = first_pflag;
1683 for (i = 0; i < nflgs; i++, pflag++)
1684 {
1685 if (!strcmp (pf->name, pflag->name))
1686 {
1687 if (pflag->flgp != NULL)
1688 return FALSE;
1689 /* Found it. */
1690 cl_matches++;
1691 pflag->flgp = pf;
1692 lnflg--;
1693 break;
1694 }
1695 }
1696 pf++;
1697 }
1698 }
1699
1700 for (flgopridx = cl_flags->flags; *flgopridx; ++flgopridx)
1701 {
1702 const struct arc_flag_operand *flg_operand;
1703
1704 pflag = first_pflag;
1705 flg_operand = &arc_flag_operands[*flgopridx];
1706 for (i = 0; i < nflgs; i++, pflag++)
1707 {
1708 /* Match against the parsed flags. */
1709 if (!strcmp (flg_operand->name, pflag->name))
1710 {
1711 if (pflag->flgp != NULL)
1712 return FALSE;
1713 cl_matches++;
1714 pflag->flgp = flg_operand;
1715 lnflg--;
1716 break; /* goto next flag class and parsed flag. */
1717 }
1718 }
1719 }
1720
1721 if ((cl_flags->flag_class & F_CLASS_REQUIRED) && cl_matches == 0)
1722 return FALSE;
1723 if ((cl_flags->flag_class & F_CLASS_OPTIONAL) && cl_matches > 1)
1724 return FALSE;
1725 }
1726
1727 /* Did I check all the parsed flags? */
1728 return lnflg ? FALSE : TRUE;
1729}
1730
1731
4670103e
CZ		 1732/* Search forward through all variants of an opcode looking for a
1733 syntax match. */
886a2506 1734
4670103e 1735static const struct arc_opcode *
b9b47ab7 1736find_opcode_match (const struct arc_opcode_hash_entry *entry,
4670103e
CZ		 1737 expressionS *tok,
1738 int *pntok,
1739 struct arc_flags *first_pflag,
1740 int nflgs,
abe7c33b
CZ		 1741 int *pcpumatch,
1742 const char **errmsg)
4670103e 1743{
1328504b
AB		 1744 const struct arc_opcode *opcode;
1745 struct arc_opcode_hash_entry_iterator iter;
4670103e
CZ		 1746 int ntok = *pntok;
1747 int got_cpu_match = 0;
1748 expressionS bktok[MAX_INSN_ARGS];
1749 int bkntok;
1750 expressionS emptyE;
886a2506 1751
1328504b 1752 arc_opcode_hash_entry_iterator_init (&iter);
4670103e
CZ		 1753 memset (&emptyE, 0, sizeof (emptyE));
1754 memcpy (bktok, tok, MAX_INSN_ARGS * sizeof (*tok));
1755 bkntok = ntok;
a161fe53 1756
1328504b
AB		 1757 for (opcode = arc_opcode_hash_entry_iterator_next (entry, &iter);
1758 opcode != NULL;
1759 opcode = arc_opcode_hash_entry_iterator_next (entry, &iter))
252b5132 1760 {
4670103e 1761 const unsigned char *opidx;
4eb6f892 1762 int tokidx = 0;
4670103e 1763 const expressionS *t = &emptyE;
252b5132 1764
bdfe53e3 1765 pr_debug ("%s:%d: find_opcode_match: trying opcode 0x%08llX ",
4670103e 1766 frag_now->fr_file, frag_now->fr_line, opcode->opcode);
886a2506 1767
4670103e
CZ		 1768 /* Don't match opcodes that don't exist on this
1769 architecture. */
bb65a718 1770 if (!(opcode->cpu & selected_cpu.flags))
4670103e 1771 goto match_failed;
886a2506 1772
8ddf6b2a 1773 if (!check_cpu_feature (opcode->subclass))
4670103e 1774 goto match_failed;
886a2506 1775
4670103e
CZ		 1776 got_cpu_match = 1;
1777 pr_debug ("cpu ");
886a2506 1778
4670103e
CZ		 1779 /* Check the operands. */
1780 for (opidx = opcode->operands; *opidx; ++opidx)
252b5132 1781 {
4670103e 1782 const struct arc_operand *operand = &arc_operands[*opidx];
252b5132 1783
4670103e 1784 /* Only take input from real operands. */
db18dbab 1785 if (ARC_OPERAND_IS_FAKE (operand))
4670103e 1786 continue;
252b5132 1787
4670103e
CZ		 1788 /* When we expect input, make sure we have it. */
1789 if (tokidx >= ntok)
1790 goto match_failed;
6f4b1afc 1791
4670103e
CZ		 1792 /* Match operand type with expression type. */
1793 switch (operand->flags & ARC_OPERAND_TYPECHECK_MASK)
1794 {
db18dbab 1795 case ARC_OPERAND_ADDRTYPE:
b437d035 1796 {
abe7c33b 1797 *errmsg = NULL;
b437d035
AB		 1798
1799 /* Check to be an address type. */
1800 if (tok[tokidx].X_op != O_addrtype)
1801 goto match_failed;
1802
1803 /* All address type operands need to have an insert
1804 method in order to check that we have the correct
1805 address type. */
1806 gas_assert (operand->insert != NULL);
1807 (*operand->insert) (0, tok[tokidx].X_add_number,
abe7c33b
CZ		 1808 errmsg);
1809 if (*errmsg != NULL)
b437d035
AB		 1810 goto match_failed;
1811 }
db18dbab
GM		 1812 break;
1813
4670103e
CZ		 1814 case ARC_OPERAND_IR:
1815 /* Check to be a register. */
1816 if ((tok[tokidx].X_op != O_register
1817 || !is_ir_num (tok[tokidx].X_add_number))
1818 && !(operand->flags & ARC_OPERAND_IGNORE))
1819 goto match_failed;
1820
1821 /* If expect duplicate, make sure it is duplicate. */
1822 if (operand->flags & ARC_OPERAND_DUPLICATE)
1823 {
1824 /* Check for duplicate. */
1825 if (t->X_op != O_register
1826 || !is_ir_num (t->X_add_number)
1827 || (regno (t->X_add_number) !=
1828 regno (tok[tokidx].X_add_number)))
1829 goto match_failed;
1830 }
1831
1832 /* Special handling? */
1833 if (operand->insert)
1834 {
abe7c33b 1835 *errmsg = NULL;
4670103e
CZ		 1836 (*operand->insert)(0,
1837 regno (tok[tokidx].X_add_number),
abe7c33b
CZ		 1838 errmsg);
1839 if (*errmsg)
4670103e
CZ		 1840 {
1841 if (operand->flags & ARC_OPERAND_IGNORE)
1842 {
1843 /* Missing argument, create one. */
1844 if (!allocate_tok (tok, ntok - 1, tokidx))
1845 goto match_failed;
1846
1847 tok[tokidx].X_op = O_absent;
1848 ++ntok;
1849 }
1850 else
1851 goto match_failed;
1852 }
1853 }
1854
1855 t = &tok[tokidx];
1856 break;
1857
1858 case ARC_OPERAND_BRAKET:
1859 /* Check if bracket is also in opcode table as
1860 operand. */
1861 if (tok[tokidx].X_op != O_bracket)
1862 goto match_failed;
1863 break;
1864
db18dbab
GM		 1865 case ARC_OPERAND_COLON:
1866 /* Check if colon is also in opcode table as operand. */
1867 if (tok[tokidx].X_op != O_colon)
1868 goto match_failed;
1869 break;
1870
4670103e
CZ		 1871 case ARC_OPERAND_LIMM:
1872 case ARC_OPERAND_SIGNED:
1873 case ARC_OPERAND_UNSIGNED:
1874 switch (tok[tokidx].X_op)
1875 {
1876 case O_illegal:
1877 case O_absent:
1878 case O_register:
1879 goto match_failed;
1880
1881 case O_bracket:
1882 /* Got an (too) early bracket, check if it is an
1883 ignored operand. N.B. This procedure works only
1884 when bracket is the last operand! */
1885 if (!(operand->flags & ARC_OPERAND_IGNORE))
1886 goto match_failed;
1887 /* Insert the missing operand. */
1888 if (!allocate_tok (tok, ntok - 1, tokidx))
1889 goto match_failed;
1890
1891 tok[tokidx].X_op = O_absent;
1892 ++ntok;
1893 break;
1894
22b92fc4
AB		 1895 case O_symbol:
1896 {
1897 const char *p;
22b92fc4 1898 const struct arc_aux_reg *auxr;
22b92fc4 1899
c810e0b8 1900 if (opcode->insn_class != AUXREG)
22b92fc4
AB		 1901 goto de_fault;
1902 p = S_GET_NAME (tok[tokidx].X_add_symbol);
f36e33da
CZ		 1903
1904 auxr = hash_find (arc_aux_hash, p);
1905 if (auxr)
1906 {
1907 /* We modify the token array here, safe in the
1908 knowledge, that if this was the wrong
1909 choice then the original contents will be
1910 restored from BKTOK. */
1911 tok[tokidx].X_op = O_constant;
1912 tok[tokidx].X_add_number = auxr->address;
1913 ARC_SET_FLAG (tok[tokidx].X_add_symbol, ARC_FLAG_AUX);
1914 }
22b92fc4
AB		 1915
1916 if (tok[tokidx].X_op != O_constant)
1917 goto de_fault;
1918 }
1a0670f3 1919 /* Fall through. */
4670103e
CZ		 1920 case O_constant:
1921 /* Check the range. */
1922 if (operand->bits != 32
1923 && !(operand->flags & ARC_OPERAND_NCHK))
1924 {
1925 offsetT min, max, val;
1926 val = tok[tokidx].X_add_number;
1927
1928 if (operand->flags & ARC_OPERAND_SIGNED)
1929 {
1930 max = (1 << (operand->bits - 1)) - 1;
1931 min = -(1 << (operand->bits - 1));
1932 }
1933 else
1934 {
1935 max = (1 << operand->bits) - 1;
1936 min = 0;
1937 }
1938
1939 if (val < min || val > max)
1940 goto match_failed;
1941
33eaf5de 1942 /* Check alignments. */
4670103e
CZ		 1943 if ((operand->flags & ARC_OPERAND_ALIGNED32)
1944 && (val & 0x03))
1945 goto match_failed;
1946
1947 if ((operand->flags & ARC_OPERAND_ALIGNED16)
1948 && (val & 0x01))
1949 goto match_failed;
1950 }
1951 else if (operand->flags & ARC_OPERAND_NCHK)
1952 {
1953 if (operand->insert)
1954 {
abe7c33b 1955 *errmsg = NULL;
4670103e
CZ		 1956 (*operand->insert)(0,
1957 tok[tokidx].X_add_number,
abe7c33b
CZ		 1958 errmsg);
1959 if (*errmsg)
4670103e
CZ		 1960 goto match_failed;
1961 }
4eb6f892 1962 else if (!(operand->flags & ARC_OPERAND_IGNORE))
4670103e
CZ		 1963 goto match_failed;
1964 }
1965 break;
1966
1967 case O_subtract:
1968 /* Check if it is register range. */
1969 if ((tok[tokidx].X_add_number == 0)
1970 && contains_register (tok[tokidx].X_add_symbol)
1971 && contains_register (tok[tokidx].X_op_symbol))
1972 {
1973 int regs;
1974
1975 regs = get_register (tok[tokidx].X_add_symbol);
1976 regs <<= 16;
1977 regs |= get_register (tok[tokidx].X_op_symbol);
1978 if (operand->insert)
1979 {
abe7c33b 1980 *errmsg = NULL;
4670103e
CZ		 1981 (*operand->insert)(0,
1982 regs,
abe7c33b
CZ		 1983 errmsg);
1984 if (*errmsg)
4670103e
CZ		 1985 goto match_failed;
1986 }
1987 else
1988 goto match_failed;
1989 break;
1990 }
1a0670f3 1991 /* Fall through. */
4670103e 1992 default:
22b92fc4 1993 de_fault:
4670103e
CZ		 1994 if (operand->default_reloc == 0)
1995 goto match_failed; /* The operand needs relocation. */
1996
1997 /* Relocs requiring long immediate. FIXME! make it
1998 generic and move it to a function. */
1999 switch (tok[tokidx].X_md)
2000 {
2001 case O_gotoff:
2002 case O_gotpc:
2003 case O_pcl:
2004 case O_tpoff:
2005 case O_dtpoff:
2006 case O_tlsgd:
2007 case O_tlsie:
2008 if (!(operand->flags & ARC_OPERAND_LIMM))
2009 goto match_failed;
1a0670f3 2010 /* Fall through. */
4670103e
CZ		 2011 case O_absent:
2012 if (!generic_reloc_p (operand->default_reloc))
2013 goto match_failed;
2b804145 2014 break;
4670103e
CZ		 2015 default:
2016 break;
2017 }
2018 break;
2019 }
2020 /* If expect duplicate, make sure it is duplicate. */
2021 if (operand->flags & ARC_OPERAND_DUPLICATE)
2022 {
2023 if (t->X_op == O_illegal
2024 || t->X_op == O_absent
2025 || t->X_op == O_register
2026 || (t->X_add_number != tok[tokidx].X_add_number))
2027 goto match_failed;
2028 }
2029 t = &tok[tokidx];
2030 break;
2031
2032 default:
2033 /* Everything else should have been fake. */
2034 abort ();
2035 }
2036
2037 ++tokidx;
2038 }
2039 pr_debug ("opr ");
2040
1ae8ab47 2041 /* Setup ready for flag parsing. */
4eb6f892 2042 if (!parse_opcode_flags (opcode, nflgs, first_pflag))
4670103e
CZ		 2043 goto match_failed;
2044
2045 pr_debug ("flg");
2046 /* Possible match -- did we use all of our input? */
2047 if (tokidx == ntok)
2048 {
2049 *pntok = ntok;
2050 pr_debug ("\n");
2051 return opcode;
2052 }
2053
2054 match_failed:;
2055 pr_debug ("\n");
2056 /* Restore the original parameters. */
2057 memcpy (tok, bktok, MAX_INSN_ARGS * sizeof (*tok));
2058 ntok = bkntok;
2059 }
4670103e
CZ		 2060
2061 if (*pcpumatch)
2062 *pcpumatch = got_cpu_match;
2063
2064 return NULL;
2065}
2066
2067/* Swap operand tokens. */
2068
2069static void
2070swap_operand (expressionS *operand_array,
2071 unsigned source,
2072 unsigned destination)
2073{
2074 expressionS cpy_operand;
2075 expressionS *src_operand;
2076 expressionS *dst_operand;
2077 size_t size;
2078
2079 if (source == destination)
2080 return;
2081
2082 src_operand = &operand_array[source];
2083 dst_operand = &operand_array[destination];
2084 size = sizeof (expressionS);
2085
2086 /* Make copy of operand to swap with and swap. */
2087 memcpy (&cpy_operand, dst_operand, size);
2088 memcpy (dst_operand, src_operand, size);
2089 memcpy (src_operand, &cpy_operand, size);
2090}
2091
2092/* Check if *op matches *tok type.
2093 Returns FALSE if they don't match, TRUE if they match. */
2094
2095static bfd_boolean
2096pseudo_operand_match (const expressionS *tok,
2097 const struct arc_operand_operation *op)
2098{
2099 offsetT min, max, val;
2100 bfd_boolean ret;
2101 const struct arc_operand *operand_real = &arc_operands[op->operand_idx];
2102
2103 ret = FALSE;
2104 switch (tok->X_op)
2105 {
2106 case O_constant:
2107 if (operand_real->bits == 32 && (operand_real->flags & ARC_OPERAND_LIMM))
2108 ret = 1;
2109 else if (!(operand_real->flags & ARC_OPERAND_IR))
2110 {
2111 val = tok->X_add_number + op->count;
2112 if (operand_real->flags & ARC_OPERAND_SIGNED)
2113 {
2114 max = (1 << (operand_real->bits - 1)) - 1;
2115 min = -(1 << (operand_real->bits - 1));
2116 }
2117 else
2118 {
2119 max = (1 << operand_real->bits) - 1;
2120 min = 0;
2121 }
2122 if (min <= val && val <= max)
2123 ret = TRUE;
2124 }
6f4b1afc
CM		 2125 break;
2126
4670103e
CZ		 2127 case O_symbol:
2128 /* Handle all symbols as long immediates or signed 9. */
db18dbab
GM		 2129 if (operand_real->flags & ARC_OPERAND_LIMM
2130 || ((operand_real->flags & ARC_OPERAND_SIGNED)
2131 && operand_real->bits == 9))
4670103e 2132 ret = TRUE;
6f4b1afc
CM		 2133 break;
2134
4670103e
CZ		 2135 case O_register:
2136 if (operand_real->flags & ARC_OPERAND_IR)
2137 ret = TRUE;
2138 break;
2139
2140 case O_bracket:
2141 if (operand_real->flags & ARC_OPERAND_BRAKET)
2142 ret = TRUE;
6f4b1afc
CM		 2143 break;
2144
2145 default:
4670103e 2146 /* Unknown. */
6f4b1afc
CM		 2147 break;
2148 }
4670103e
CZ		 2149 return ret;
2150}
6f4b1afc 2151
4670103e
CZ		 2152/* Find pseudo instruction in array. */
2153
2154static const struct arc_pseudo_insn *
2155find_pseudo_insn (const char *opname,
2156 int ntok,
2157 const expressionS *tok)
2158{
2159 const struct arc_pseudo_insn *pseudo_insn = NULL;
2160 const struct arc_operand_operation *op;
2161 unsigned int i;
2162 int j;
2163
2164 for (i = 0; i < arc_num_pseudo_insn; ++i)
6f4b1afc 2165 {
4670103e
CZ		 2166 pseudo_insn = &arc_pseudo_insns[i];
2167 if (strcmp (pseudo_insn->mnemonic_p, opname) == 0)
2168 {
2169 op = pseudo_insn->operand;
2170 for (j = 0; j < ntok; ++j)
2171 if (!pseudo_operand_match (&tok[j], &op[j]))
2172 break;
2173
2174 /* Found the right instruction. */
2175 if (j == ntok)
2176 return pseudo_insn;
2177 }
6f4b1afc 2178 }
4670103e
CZ		 2179 return NULL;
2180}
252b5132 2181
4670103e 2182/* Assumes the expressionS *tok is of sufficient size. */
252b5132 2183
b9b47ab7 2184static const struct arc_opcode_hash_entry *
4670103e
CZ		 2185find_special_case_pseudo (const char *opname,
2186 int *ntok,
2187 expressionS *tok,
2188 int *nflgs,
2189 struct arc_flags *pflags)
2190{
2191 const struct arc_pseudo_insn *pseudo_insn = NULL;
2192 const struct arc_operand_operation *operand_pseudo;
2193 const struct arc_operand *operand_real;
2194 unsigned i;
2195 char construct_operand[MAX_CONSTR_STR];
886a2506 2196
4670103e
CZ		 2197 /* Find whether opname is in pseudo instruction array. */
2198 pseudo_insn = find_pseudo_insn (opname, *ntok, tok);
2199
2200 if (pseudo_insn == NULL)
2201 return NULL;
2202
2203 /* Handle flag, Limited to one flag at the moment. */
2204 if (pseudo_insn->flag_r != NULL)
2205 *nflgs += tokenize_flags (pseudo_insn->flag_r, &pflags[*nflgs],
2206 MAX_INSN_FLGS - *nflgs);
2207
2208 /* Handle operand operations. */
2209 for (i = 0; i < pseudo_insn->operand_cnt; ++i)
252b5132 2210 {
4670103e
CZ		 2211 operand_pseudo = &pseudo_insn->operand[i];
2212 operand_real = &arc_operands[operand_pseudo->operand_idx];
886a2506 2213
db18dbab
GM		 2214 if (operand_real->flags & ARC_OPERAND_BRAKET
2215 && !operand_pseudo->needs_insert)
4670103e 2216 continue;
b125bd17 2217
4670103e
CZ		 2218 /* Has to be inserted (i.e. this token does not exist yet). */
2219 if (operand_pseudo->needs_insert)
2220 {
2221 if (operand_real->flags & ARC_OPERAND_BRAKET)
2222 {
2223 tok[i].X_op = O_bracket;
2224 ++(*ntok);
2225 continue;
2226 }
b125bd17 2227
4670103e
CZ		 2228 /* Check if operand is a register or constant and handle it
2229 by type. */
2230 if (operand_real->flags & ARC_OPERAND_IR)
2231 snprintf (construct_operand, MAX_CONSTR_STR, "r%d",
2232 operand_pseudo->count);
2233 else
2234 snprintf (construct_operand, MAX_CONSTR_STR, "%d",
2235 operand_pseudo->count);
886a2506 2236
4670103e
CZ		 2237 tokenize_arguments (construct_operand, &tok[i], 1);
2238 ++(*ntok);
2239 }
2240
2241 else if (operand_pseudo->count)
2242 {
2243 /* Operand number has to be adjusted accordingly (by operand
2244 type). */
2245 switch (tok[i].X_op)
2246 {
2247 case O_constant:
2248 tok[i].X_add_number += operand_pseudo->count;
2249 break;
2250
2251 case O_symbol:
2252 break;
2253
2254 default:
2255 /* Ignored. */
2256 break;
2257 }
2258 }
2259 }
2260
2261 /* Swap operands if necessary. Only supports one swap at the
2262 moment. */
2263 for (i = 0; i < pseudo_insn->operand_cnt; ++i)
2264 {
2265 operand_pseudo = &pseudo_insn->operand[i];
2266
2267 if (operand_pseudo->swap_operand_idx == i)
2268 continue;
2269
2270 swap_operand (tok, i, operand_pseudo->swap_operand_idx);
2271
2272 /* Prevent a swap back later by breaking out. */
2273 break;
2274 }
2275
da5be039 2276 return arc_find_opcode (pseudo_insn->mnemonic_r);
4670103e
CZ		 2277}
2278
b9b47ab7 2279static const struct arc_opcode_hash_entry *
4670103e
CZ		 2280find_special_case_flag (const char *opname,
2281 int *nflgs,
2282 struct arc_flags *pflags)
2283{
2284 unsigned int i;
2285 const char *flagnm;
2286 unsigned flag_idx, flag_arr_idx;
2287 size_t flaglen, oplen;
2288 const struct arc_flag_special *arc_flag_special_opcode;
b9b47ab7 2289 const struct arc_opcode_hash_entry *entry;
4670103e
CZ		 2290
2291 /* Search for special case instruction. */
2292 for (i = 0; i < arc_num_flag_special; i++)
2293 {
2294 arc_flag_special_opcode = &arc_flag_special_cases[i];
2295 oplen = strlen (arc_flag_special_opcode->name);
2296
2297 if (strncmp (opname, arc_flag_special_opcode->name, oplen) != 0)
2298 continue;
2299
2300 /* Found a potential special case instruction, now test for
2301 flags. */
2302 for (flag_arr_idx = 0;; ++flag_arr_idx)
2303 {
2304 flag_idx = arc_flag_special_opcode->flags[flag_arr_idx];
2305 if (flag_idx == 0)
2306 break; /* End of array, nothing found. */
886a2506 2307
4670103e
CZ		 2308 flagnm = arc_flag_operands[flag_idx].name;
2309 flaglen = strlen (flagnm);
2310 if (strcmp (opname + oplen, flagnm) == 0)
2311 {
b9b47ab7 2312 entry = arc_find_opcode (arc_flag_special_opcode->name);
886a2506 2313
4670103e
CZ		 2314 if (*nflgs + 1 > MAX_INSN_FLGS)
2315 break;
2316 memcpy (pflags[*nflgs].name, flagnm, flaglen);
2317 pflags[*nflgs].name[flaglen] = '\0';
2318 (*nflgs)++;
b9b47ab7 2319 return entry;
4670103e
CZ		 2320 }
2321 }
2322 }
2323 return NULL;
2324}
886a2506 2325
4670103e 2326/* Used to find special case opcode. */
886a2506 2327
b9b47ab7 2328static const struct arc_opcode_hash_entry *
4670103e
CZ		 2329find_special_case (const char *opname,
2330 int *nflgs,
2331 struct arc_flags *pflags,
2332 expressionS *tok,
2333 int *ntok)
2334{
b9b47ab7 2335 const struct arc_opcode_hash_entry *entry;
886a2506 2336
b9b47ab7 2337 entry = find_special_case_pseudo (opname, ntok, tok, nflgs, pflags);
886a2506 2338
b9b47ab7
AB		 2339 if (entry == NULL)
2340 entry = find_special_case_flag (opname, nflgs, pflags);
886a2506 2341
b9b47ab7 2342 return entry;
4670103e 2343}
886a2506 2344
53a346d8
CZ		 2345/* Autodetect cpu attribute list. */
2346
2347static void
2348autodetect_attributes (const struct arc_opcode *opcode,
2349 const expressionS *tok,
2350 int ntok)
2351{
2352 unsigned i;
2353 struct mpy_type
2354 {
2355 unsigned feature;
2356 unsigned encoding;
2357 } mpy_list[] = {{ MPY1E, 1 }, { MPY6E, 6 }, { MPY7E, 7 }, { MPY8E, 8 },
2358 { MPY9E, 9 }};
2359
2360 for (i = 0; i < ARRAY_SIZE (feature_list); i++)
2361 if (opcode->subclass == feature_list[i].feature)
2362 selected_cpu.features |= feature_list[i].feature;
2363
2364 for (i = 0; i < ARRAY_SIZE (mpy_list); i++)
2365 if (opcode->subclass == mpy_list[i].feature)
2366 mpy_option = mpy_list[i].encoding;
2367
2368 for (i = 0; i < (unsigned) ntok; i++)
2369 {
2370 switch (tok[i].X_md)
2371 {
2372 case O_gotoff:
2373 case O_gotpc:
2374 case O_plt:
2375 pic_option = 2;
2376 break;
2377 case O_sda:
2378 sda_option = 2;
2379 break;
2380 case O_tlsgd:
2381 case O_tlsie:
2382 case O_tpoff9:
2383 case O_tpoff:
2384 case O_dtpoff9:
2385 case O_dtpoff:
2386 tls_option = 1;
2387 break;
2388 default:
2389 break;
2390 }
2391 }
2392}
2393
2394/* Given an opcode name, pre-tockenized set of argumenst and the
4670103e 2395 opcode flags, take it all the way through emission. */
886a2506 2396
4670103e
CZ		 2397static void
2398assemble_tokens (const char *opname,
2399 expressionS *tok,
2400 int ntok,
2401 struct arc_flags *pflags,
2402 int nflgs)
2403{
2404 bfd_boolean found_something = FALSE;
b9b47ab7 2405 const struct arc_opcode_hash_entry *entry;
4670103e 2406 int cpumatch = 1;
abe7c33b 2407 const char *errmsg = NULL;
886a2506 2408
4670103e 2409 /* Search opcodes. */
b9b47ab7 2410 entry = arc_find_opcode (opname);
886a2506 2411
4670103e 2412 /* Couldn't find opcode conventional way, try special cases. */
b9b47ab7
AB		 2413 if (entry == NULL)
2414 entry = find_special_case (opname, &nflgs, pflags, tok, &ntok);
886a2506 2415
b9b47ab7 2416 if (entry != NULL)
4670103e 2417 {
b9b47ab7
AB		 2418 const struct arc_opcode *opcode;
2419
1328504b
AB		 2420 pr_debug ("%s:%d: assemble_tokens: %s\n",
2421 frag_now->fr_file, frag_now->fr_line, opname);
4670103e 2422 found_something = TRUE;
b9b47ab7 2423 opcode = find_opcode_match (entry, tok, &ntok, pflags,
abe7c33b 2424 nflgs, &cpumatch, &errmsg);
b9b47ab7 2425 if (opcode != NULL)
4670103e
CZ		 2426 {
2427 struct arc_insn insn;
b9b47ab7 2428
53a346d8 2429 autodetect_attributes (opcode, tok, ntok);
4670103e
CZ		 2430 assemble_insn (opcode, tok, ntok, pflags, nflgs, &insn);
2431 emit_insn (&insn);
2432 return;
2433 }
2434 }
886a2506 2435
4670103e
CZ		 2436 if (found_something)
2437 {
2438 if (cpumatch)
abe7c33b
CZ		 2439 if (errmsg)
2440 as_bad (_("%s for instruction '%s'"), errmsg, opname);
2441 else
2442 as_bad (_("inappropriate arguments for opcode '%s'"), opname);
4670103e
CZ		 2443 else
2444 as_bad (_("opcode '%s' not supported for target %s"), opname,
bb65a718 2445 selected_cpu.name);
4670103e
CZ		 2446 }
2447 else
2448 as_bad (_("unknown opcode '%s'"), opname);
886a2506
NC		 2449}
2450
4670103e 2451/* The public interface to the instruction assembler. */
886a2506 2452
4670103e
CZ		 2453void
2454md_assemble (char *str)
886a2506 2455{
4670103e
CZ		 2456 char *opname;
2457 expressionS tok[MAX_INSN_ARGS];
2458 int ntok, nflg;
2459 size_t opnamelen;
2460 struct arc_flags flags[MAX_INSN_FLGS];
886a2506 2461
4670103e
CZ		 2462 /* Split off the opcode. */
2463 opnamelen = strspn (str, "abcdefghijklmnopqrstuvwxyz_0123468");
29a2809e 2464 opname = xmemdup0 (str, opnamelen);
886a2506 2465
33eaf5de 2466 /* Signalize we are assembling the instructions. */
4670103e 2467 assembling_insn = TRUE;
886a2506 2468
4670103e
CZ		 2469 /* Tokenize the flags. */
2470 if ((nflg = tokenize_flags (str + opnamelen, flags, MAX_INSN_FLGS)) == -1)
2471 {
2472 as_bad (_("syntax error"));
2473 return;
2474 }
886a2506 2475
4670103e
CZ		 2476 /* Scan up to the end of the mnemonic which must end in space or end
2477 of string. */
2478 str += opnamelen;
2479 for (; *str != '\0'; str++)
2480 if (*str == ' ')
2481 break;
886a2506 2482
4670103e
CZ		 2483 /* Tokenize the rest of the line. */
2484 if ((ntok = tokenize_arguments (str, tok, MAX_INSN_ARGS)) < 0)
886a2506 2485 {
4670103e
CZ		 2486 as_bad (_("syntax error"));
2487 return;
252b5132
RH		 2488 }
2489
4670103e
CZ		 2490 /* Finish it off. */
2491 assemble_tokens (opname, tok, ntok, flags, nflg);
2492 assembling_insn = FALSE;
2493}
2494
2495/* Callback to insert a register into the hash table. */
2496
2497static void
f86f5863 2498declare_register (const char *name, int number)
4670103e
CZ		 2499{
2500 const char *err;
2501 symbolS *regS = symbol_create (name, reg_section,
2502 number, &zero_address_frag);
2503
2504 err = hash_insert (arc_reg_hash, S_GET_NAME (regS), (void *) regS);
2505 if (err)
e6ba1cba 2506 as_fatal (_("Inserting \"%s\" into register table failed: %s"),
4670103e
CZ		 2507 name, err);
2508}
252b5132 2509
4670103e 2510/* Construct symbols for each of the general registers. */
252b5132 2511
4670103e
CZ		 2512static void
2513declare_register_set (void)
2514{
2515 int i;
2516 for (i = 0; i < 64; ++i)
886a2506 2517 {
4670103e
CZ		 2518 char name[7];
2519
2520 sprintf (name, "r%d", i);
2521 declare_register (name, i);
2522 if ((i & 0x01) == 0)
886a2506 2523 {
4670103e
CZ		 2524 sprintf (name, "r%dr%d", i, i+1);
2525 declare_register (name, i);
886a2506
NC		 2526 }
2527 }
252b5132 2528}
ea1562b3 2529
db18dbab
GM		 2530/* Construct a symbol for an address type. */
2531
2532static void
2533declare_addrtype (const char *name, int number)
2534{
2535 const char *err;
2536 symbolS *addrtypeS = symbol_create (name, undefined_section,
2537 number, &zero_address_frag);
2538
2539 err = hash_insert (arc_addrtype_hash, S_GET_NAME (addrtypeS),
2540 (void *) addrtypeS);
2541 if (err)
2542 as_fatal (_("Inserting \"%s\" into address type table failed: %s"),
2543 name, err);
2544}
2545
4670103e
CZ		 2546/* Port-specific assembler initialization. This function is called
2547 once, at assembler startup time. */
ea1562b3
NC		 2548
2549void
4670103e 2550md_begin (void)
ea1562b3 2551{
b99747ae 2552 const struct arc_opcode *opcode = arc_opcodes;
886a2506 2553
bb65a718
AB		 2554 if (mach_selection_mode == MACH_SELECTION_NONE)
2555 arc_select_cpu (TARGET_WITH_CPU, MACH_SELECTION_FROM_DEFAULT);
24740d83 2556
4670103e
CZ		 2557 /* The endianness can be chosen "at the factory". */
2558 target_big_endian = byte_order == BIG_ENDIAN;
886a2506 2559
bb65a718 2560 if (!bfd_set_arch_mach (stdoutput, bfd_arch_arc, selected_cpu.mach))
4670103e
CZ		 2561 as_warn (_("could not set architecture and machine"));
2562
2563 /* Set elf header flags. */
bb65a718 2564 bfd_set_private_flags (stdoutput, selected_cpu.eflags);
4670103e
CZ		 2565
2566 /* Set up a hash table for the instructions. */
2567 arc_opcode_hash = hash_new ();
2568 if (arc_opcode_hash == NULL)
2569 as_fatal (_("Virtual memory exhausted"));
2570
2571 /* Initialize the hash table with the insns. */
b99747ae 2572 do
ea1562b3 2573 {
b99747ae 2574 const char *name = opcode->name;
da5be039 2575
b99747ae 2576 arc_insert_opcode (opcode);
4670103e 2577
b99747ae
CZ		 2578 while (++opcode && opcode->name
2579 && (opcode->name == name
2580 || !strcmp (opcode->name, name)))
4670103e 2581 continue;
b99747ae 2582 }while (opcode->name);
4670103e
CZ		 2583
2584 /* Register declaration. */
2585 arc_reg_hash = hash_new ();
2586 if (arc_reg_hash == NULL)
2587 as_fatal (_("Virtual memory exhausted"));
2588
2589 declare_register_set ();
2590 declare_register ("gp", 26);
2591 declare_register ("fp", 27);
2592 declare_register ("sp", 28);
2593 declare_register ("ilink", 29);
2594 declare_register ("ilink1", 29);
2595 declare_register ("ilink2", 30);
2596 declare_register ("blink", 31);
2597
87789e08
CZ		 2598 /* XY memory registers. */
2599 declare_register ("x0_u0", 32);
2600 declare_register ("x0_u1", 33);
2601 declare_register ("x1_u0", 34);
2602 declare_register ("x1_u1", 35);
2603 declare_register ("x2_u0", 36);
2604 declare_register ("x2_u1", 37);
2605 declare_register ("x3_u0", 38);
2606 declare_register ("x3_u1", 39);
2607 declare_register ("y0_u0", 40);
2608 declare_register ("y0_u1", 41);
2609 declare_register ("y1_u0", 42);
2610 declare_register ("y1_u1", 43);
2611 declare_register ("y2_u0", 44);
2612 declare_register ("y2_u1", 45);
2613 declare_register ("y3_u0", 46);
2614 declare_register ("y3_u1", 47);
2615 declare_register ("x0_nu", 48);
2616 declare_register ("x1_nu", 49);
2617 declare_register ("x2_nu", 50);
2618 declare_register ("x3_nu", 51);
2619 declare_register ("y0_nu", 52);
2620 declare_register ("y1_nu", 53);
2621 declare_register ("y2_nu", 54);
2622 declare_register ("y3_nu", 55);
2623
4670103e
CZ		 2624 declare_register ("mlo", 57);
2625 declare_register ("mmid", 58);
2626 declare_register ("mhi", 59);
2627
2628 declare_register ("acc1", 56);
2629 declare_register ("acc2", 57);
2630
2631 declare_register ("lp_count", 60);
2632 declare_register ("pcl", 63);
2633
2634 /* Initialize the last instructions. */
2635 memset (&arc_last_insns[0], 0, sizeof (arc_last_insns));
f36e33da
CZ		 2636
2637 /* Aux register declaration. */
2638 arc_aux_hash = hash_new ();
2639 if (arc_aux_hash == NULL)
2640 as_fatal (_("Virtual memory exhausted"));
2641
2642 const struct arc_aux_reg *auxr = &arc_aux_regs[0];
2643 unsigned int i;
2644 for (i = 0; i < arc_num_aux_regs; i++, auxr++)
2645 {
2646 const char *retval;
2647
bb65a718 2648 if (!(auxr->cpu & selected_cpu.flags))
f36e33da
CZ		 2649 continue;
2650
2651 if ((auxr->subclass != NONE)
2652 && !check_cpu_feature (auxr->subclass))
2653 continue;
2654
2655 retval = hash_insert (arc_aux_hash, auxr->name, (void *) auxr);
2656 if (retval)
2657 as_fatal (_("internal error: can't hash aux register '%s': %s"),
2658 auxr->name, retval);
2659 }
db18dbab
GM		 2660
2661 /* Address type declaration. */
2662 arc_addrtype_hash = hash_new ();
2663 if (arc_addrtype_hash == NULL)
2664 as_fatal (_("Virtual memory exhausted"));
2665
2666 declare_addrtype ("bd", ARC_NPS400_ADDRTYPE_BD);
2667 declare_addrtype ("jid", ARC_NPS400_ADDRTYPE_JID);
2668 declare_addrtype ("lbd", ARC_NPS400_ADDRTYPE_LBD);
2669 declare_addrtype ("mbd", ARC_NPS400_ADDRTYPE_MBD);
2670 declare_addrtype ("sd", ARC_NPS400_ADDRTYPE_SD);
2671 declare_addrtype ("sm", ARC_NPS400_ADDRTYPE_SM);
2672 declare_addrtype ("xa", ARC_NPS400_ADDRTYPE_XA);
2673 declare_addrtype ("xd", ARC_NPS400_ADDRTYPE_XD);
2674 declare_addrtype ("cd", ARC_NPS400_ADDRTYPE_CD);
2675 declare_addrtype ("cbd", ARC_NPS400_ADDRTYPE_CBD);
2676 declare_addrtype ("cjid", ARC_NPS400_ADDRTYPE_CJID);
2677 declare_addrtype ("clbd", ARC_NPS400_ADDRTYPE_CLBD);
2678 declare_addrtype ("cm", ARC_NPS400_ADDRTYPE_CM);
2679 declare_addrtype ("csd", ARC_NPS400_ADDRTYPE_CSD);
2680 declare_addrtype ("cxa", ARC_NPS400_ADDRTYPE_CXA);
2681 declare_addrtype ("cxd", ARC_NPS400_ADDRTYPE_CXD);
886a2506 2682}
ea1562b3 2683
4670103e
CZ		 2684/* Write a value out to the object file, using the appropriate
2685 endianness. */
ea1562b3 2686
4670103e
CZ		 2687void
2688md_number_to_chars (char *buf,
2689 valueT val,
2690 int n)
886a2506 2691{
4670103e
CZ		 2692 if (target_big_endian)
2693 number_to_chars_bigendian (buf, val, n);
2694 else
2695 number_to_chars_littleendian (buf, val, n);
886a2506 2696}
ea1562b3 2697
4670103e 2698/* Round up a section size to the appropriate boundary. */
ea1562b3 2699
4670103e
CZ		 2700valueT
2701md_section_align (segT segment,
2702 valueT size)
886a2506 2703{
4670103e
CZ		 2704 int align = bfd_get_section_alignment (stdoutput, segment);
2705
2706 return ((size + (1 << align) - 1) & (-((valueT) 1 << align)));
886a2506 2707}
ea1562b3 2708
4670103e
CZ		 2709/* The location from which a PC relative jump should be calculated,
2710 given a PC relative reloc. */
ea1562b3 2711
4670103e
CZ		 2712long
2713md_pcrel_from_section (fixS *fixP,
2714 segT sec)
886a2506 2715{
4670103e 2716 offsetT base = fixP->fx_where + fixP->fx_frag->fr_address;
ea1562b3 2717
4670103e 2718 pr_debug ("pcrel_from_section, fx_offset = %d\n", (int) fixP->fx_offset);
ea1562b3 2719
4670103e
CZ		 2720 if (fixP->fx_addsy != (symbolS *) NULL
2721 && (!S_IS_DEFINED (fixP->fx_addsy)
2722 || S_GET_SEGMENT (fixP->fx_addsy) != sec))
2723 {
2724 pr_debug ("Unknown pcrel symbol: %s\n", S_GET_NAME (fixP->fx_addsy));
ea1562b3 2725
4670103e
CZ		 2726 /* The symbol is undefined (or is defined but not in this section).
2727 Let the linker figure it out. */
2728 return 0;
2729 }
2730
2731 if ((int) fixP->fx_r_type < 0)
886a2506 2732 {
4670103e
CZ		 2733 /* These are the "internal" relocations. Align them to
2734 32 bit boundary (PCL), for the moment. */
2735 base &= ~3;
886a2506 2736 }
4670103e
CZ		 2737 else
2738 {
2739 switch (fixP->fx_r_type)
2740 {
2741 case BFD_RELOC_ARC_PC32:
2742 /* The hardware calculates relative to the start of the
2743 insn, but this relocation is relative to location of the
2744 LIMM, compensate. The base always needs to be
2b0f3761 2745 subtracted by 4 as we do not support this type of PCrel
4670103e
CZ		 2746 relocation for short instructions. */
2747 base -= 4;
2748 /* Fall through. */
2749 case BFD_RELOC_ARC_PLT32:
2750 case BFD_RELOC_ARC_S25H_PCREL_PLT:
2751 case BFD_RELOC_ARC_S21H_PCREL_PLT:
2752 case BFD_RELOC_ARC_S25W_PCREL_PLT:
2753 case BFD_RELOC_ARC_S21W_PCREL_PLT:
2754
2755 case BFD_RELOC_ARC_S21H_PCREL:
2756 case BFD_RELOC_ARC_S25H_PCREL:
2757 case BFD_RELOC_ARC_S13_PCREL:
2758 case BFD_RELOC_ARC_S21W_PCREL:
2759 case BFD_RELOC_ARC_S25W_PCREL:
2760 base &= ~3;
2761 break;
2762 default:
2763 as_bad_where (fixP->fx_file, fixP->fx_line,
2764 _("unhandled reloc %s in md_pcrel_from_section"),
2765 bfd_get_reloc_code_name (fixP->fx_r_type));
2766 break;
2767 }
2768 }
2769
9e32d9ae
AB		 2770 pr_debug ("pcrel from %"BFD_VMA_FMT"x + %lx = %"BFD_VMA_FMT"x, "
2771 "symbol: %s (%"BFD_VMA_FMT"x)\n",
4670103e
CZ		 2772 fixP->fx_frag->fr_address, fixP->fx_where, base,
2773 fixP->fx_addsy ? S_GET_NAME (fixP->fx_addsy) : "(null)",
2774 fixP->fx_addsy ? S_GET_VALUE (fixP->fx_addsy) : 0);
2775
2776 return base;
886a2506 2777}
ea1562b3 2778
33eaf5de 2779/* Given a BFD relocation find the corresponding operand. */
ea1562b3 2780
4670103e
CZ		 2781static const struct arc_operand *
2782find_operand_for_reloc (extended_bfd_reloc_code_real_type reloc)
2783{
2784 unsigned i;
ea1562b3 2785
4670103e
CZ		 2786 for (i = 0; i < arc_num_operands; i++)
2787 if (arc_operands[i].default_reloc == reloc)
2788 return &arc_operands[i];
2789 return NULL;
2790}
ea1562b3 2791
4670103e 2792/* Insert an operand value into an instruction. */
ea1562b3 2793
bdfe53e3
AB		 2794static unsigned long long
2795insert_operand (unsigned long long insn,
4670103e 2796 const struct arc_operand *operand,
bdfe53e3 2797 long long val,
3b4dbbbf 2798 const char *file,
4670103e 2799 unsigned line)
886a2506 2800{
4670103e 2801 offsetT min = 0, max = 0;
ea1562b3 2802
4670103e
CZ		 2803 if (operand->bits != 32
2804 && !(operand->flags & ARC_OPERAND_NCHK)
2805 && !(operand->flags & ARC_OPERAND_FAKE))
886a2506 2806 {
4670103e
CZ		 2807 if (operand->flags & ARC_OPERAND_SIGNED)
2808 {
2809 max = (1 << (operand->bits - 1)) - 1;
2810 min = -(1 << (operand->bits - 1));
2811 }
2812 else
2813 {
2814 max = (1 << operand->bits) - 1;
2815 min = 0;
2816 }
886a2506 2817
4670103e
CZ		 2818 if (val < min || val > max)
2819 as_bad_value_out_of_range (_("operand"),
2820 val, min, max, file, line);
2821 }
ea1562b3 2822
cc07cda6 2823 pr_debug ("insert field: %ld <= %lld <= %ld in 0x%08llx\n",
4670103e 2824 min, val, max, insn);
ea1562b3 2825
4670103e
CZ		 2826 if ((operand->flags & ARC_OPERAND_ALIGNED32)
2827 && (val & 0x03))
2828 as_bad_where (file, line,
2829 _("Unaligned operand. Needs to be 32bit aligned"));
ea1562b3 2830
4670103e
CZ		 2831 if ((operand->flags & ARC_OPERAND_ALIGNED16)
2832 && (val & 0x01))
2833 as_bad_where (file, line,
2834 _("Unaligned operand. Needs to be 16bit aligned"));
ea1562b3 2835
4670103e
CZ		 2836 if (operand->insert)
2837 {
2838 const char *errmsg = NULL;
ea1562b3 2839
4670103e
CZ		 2840 insn = (*operand->insert) (insn, val, &errmsg);
2841 if (errmsg)
2842 as_warn_where (file, line, "%s", errmsg);
2843 }
2844 else
2845 {
2846 if (operand->flags & ARC_OPERAND_TRUNCATE)
2847 {
2848 if (operand->flags & ARC_OPERAND_ALIGNED32)
2849 val >>= 2;
2850 if (operand->flags & ARC_OPERAND_ALIGNED16)
2851 val >>= 1;
886a2506 2852 }
4670103e
CZ		 2853 insn |= ((val & ((1 << operand->bits) - 1)) << operand->shift);
2854 }
2855 return insn;
2856}
ea1562b3 2857
4670103e
CZ		 2858/* Apply a fixup to the object code. At this point all symbol values
2859 should be fully resolved, and we attempt to completely resolve the
2860 reloc. If we can not do that, we determine the correct reloc code
2861 and put it back in the fixup. To indicate that a fixup has been
2862 eliminated, set fixP->fx_done. */
ea1562b3 2863
4670103e
CZ		 2864void
2865md_apply_fix (fixS *fixP,
2866 valueT *valP,
2867 segT seg)
2868{
2869 char * const fixpos = fixP->fx_frag->fr_literal + fixP->fx_where;
2870 valueT value = *valP;
2871 unsigned insn = 0;
2872 symbolS *fx_addsy, *fx_subsy;
2873 offsetT fx_offset;
2874 segT add_symbol_segment = absolute_section;
2875 segT sub_symbol_segment = absolute_section;
2876 const struct arc_operand *operand = NULL;
2877 extended_bfd_reloc_code_real_type reloc;
886a2506 2878
4670103e
CZ		 2879 pr_debug ("%s:%u: apply_fix: r_type=%d (%s) value=0x%lX offset=0x%lX\n",
2880 fixP->fx_file, fixP->fx_line, fixP->fx_r_type,
2881 ((int) fixP->fx_r_type < 0) ? "Internal":
2882 bfd_get_reloc_code_name (fixP->fx_r_type), value,
2883 fixP->fx_offset);
886a2506 2884
4670103e
CZ		 2885 fx_addsy = fixP->fx_addsy;
2886 fx_subsy = fixP->fx_subsy;
2887 fx_offset = 0;
886a2506 2888
4670103e
CZ		 2889 if (fx_addsy)
2890 {
2891 add_symbol_segment = S_GET_SEGMENT (fx_addsy);
886a2506
NC		 2892 }
2893
4670103e
CZ		 2894 if (fx_subsy
2895 && fixP->fx_r_type != BFD_RELOC_ARC_TLS_DTPOFF
2896 && fixP->fx_r_type != BFD_RELOC_ARC_TLS_DTPOFF_S9
2897 && fixP->fx_r_type != BFD_RELOC_ARC_TLS_GD_LD)
2898 {
2899 resolve_symbol_value (fx_subsy);
2900 sub_symbol_segment = S_GET_SEGMENT (fx_subsy);
886a2506 2901
4670103e
CZ		 2902 if (sub_symbol_segment == absolute_section)
2903 {
2904 /* The symbol is really a constant. */
2905 fx_offset -= S_GET_VALUE (fx_subsy);
2906 fx_subsy = NULL;
2907 }
2908 else
2909 {
2910 as_bad_where (fixP->fx_file, fixP->fx_line,
2911 _("can't resolve `%s' {%s section} - `%s' {%s section}"),
2912 fx_addsy ? S_GET_NAME (fx_addsy) : "0",
2913 segment_name (add_symbol_segment),
2914 S_GET_NAME (fx_subsy),
2915 segment_name (sub_symbol_segment));
2916 return;
2917 }
2918 }
886a2506 2919
4670103e
CZ		 2920 if (fx_addsy
2921 && !S_IS_WEAK (fx_addsy))
2922 {
2923 if (add_symbol_segment == seg
2924 && fixP->fx_pcrel)
2925 {
2926 value += S_GET_VALUE (fx_addsy);
2927 value -= md_pcrel_from_section (fixP, seg);
2928 fx_addsy = NULL;
2929 fixP->fx_pcrel = FALSE;
2930 }
2931 else if (add_symbol_segment == absolute_section)
2932 {
2933 value = fixP->fx_offset;
2934 fx_offset += S_GET_VALUE (fixP->fx_addsy);
2935 fx_addsy = NULL;
2936 fixP->fx_pcrel = FALSE;
2937 }
2938 }
886a2506 2939
4670103e
CZ		 2940 if (!fx_addsy)
2941 fixP->fx_done = TRUE;
886a2506 2942
4670103e 2943 if (fixP->fx_pcrel)
886a2506 2944 {
4670103e
CZ		 2945 if (fx_addsy
2946 && ((S_IS_DEFINED (fx_addsy)
2947 && S_GET_SEGMENT (fx_addsy) != seg)
2948 || S_IS_WEAK (fx_addsy)))
2949 value += md_pcrel_from_section (fixP, seg);
886a2506 2950
4670103e
CZ		 2951 switch (fixP->fx_r_type)
2952 {
2953 case BFD_RELOC_ARC_32_ME:
2954 /* This is a pc-relative value in a LIMM. Adjust it to the
2955 address of the instruction not to the address of the
33eaf5de 2956 LIMM. Note: it is not any longer valid this affirmation as
4670103e
CZ		 2957 the linker consider ARC_PC32 a fixup to entire 64 bit
2958 insn. */
2959 fixP->fx_offset += fixP->fx_frag->fr_address;
2960 /* Fall through. */
2961 case BFD_RELOC_32:
2962 fixP->fx_r_type = BFD_RELOC_ARC_PC32;
2963 /* Fall through. */
2964 case BFD_RELOC_ARC_PC32:
2965 /* fixP->fx_offset += fixP->fx_where - fixP->fx_dot_value; */
886a2506
NC		 2966 break;
2967 default:
4670103e 2968 if ((int) fixP->fx_r_type < 0)
6e3f3473 2969 as_bad_where (fixP->fx_file, fixP->fx_line,
2970 _("PC relative relocation not allowed for (internal)"
2971 " type %d"),
2972 fixP->fx_r_type);
886a2506 2973 break;
ea1562b3
NC		 2974 }
2975 }
2976
4670103e
CZ		 2977 pr_debug ("%s:%u: apply_fix: r_type=%d (%s) value=0x%lX offset=0x%lX\n",
2978 fixP->fx_file, fixP->fx_line, fixP->fx_r_type,
2979 ((int) fixP->fx_r_type < 0) ? "Internal":
2980 bfd_get_reloc_code_name (fixP->fx_r_type), value,
2981 fixP->fx_offset);
886a2506 2982
886a2506 2983
4670103e
CZ		 2984 /* Now check for TLS relocations. */
2985 reloc = fixP->fx_r_type;
2986 switch (reloc)
886a2506 2987 {
4670103e
CZ		 2988 case BFD_RELOC_ARC_TLS_DTPOFF:
2989 case BFD_RELOC_ARC_TLS_LE_32:
2990 if (fixP->fx_done)
2991 break;
2992 /* Fall through. */
2993 case BFD_RELOC_ARC_TLS_GD_GOT:
2994 case BFD_RELOC_ARC_TLS_IE_GOT:
2995 S_SET_THREAD_LOCAL (fixP->fx_addsy);
2996 break;
886a2506 2997
4670103e
CZ		 2998 case BFD_RELOC_ARC_TLS_GD_LD:
2999 gas_assert (!fixP->fx_offset);
3000 if (fixP->fx_subsy)
3001 fixP->fx_offset
3002 = (S_GET_VALUE (fixP->fx_subsy)
3003 - fixP->fx_frag->fr_address- fixP->fx_where);
3004 fixP->fx_subsy = NULL;
3005 /* Fall through. */
3006 case BFD_RELOC_ARC_TLS_GD_CALL:
3007 /* These two relocs are there just to allow ld to change the tls
3008 model for this symbol, by patching the code. The offset -
3009 and scale, if any - will be installed by the linker. */
3010 S_SET_THREAD_LOCAL (fixP->fx_addsy);
3011 break;
886a2506 3012
4670103e
CZ		 3013 case BFD_RELOC_ARC_TLS_LE_S9:
3014 case BFD_RELOC_ARC_TLS_DTPOFF_S9:
3015 as_bad (_("TLS_*_S9 relocs are not supported yet"));
3016 break;
3017
3018 default:
3019 break;
886a2506
NC		 3020 }
3021
4670103e 3022 if (!fixP->fx_done)
886a2506 3023 {
4670103e 3024 return;
886a2506 3025 }
886a2506 3026
33eaf5de 3027 /* Adjust the value if we have a constant. */
4670103e 3028 value += fx_offset;
886a2506 3029
4670103e
CZ		 3030 /* For hosts with longs bigger than 32-bits make sure that the top
3031 bits of a 32-bit negative value read in by the parser are set,
3032 so that the correct comparisons are made. */
3033 if (value & 0x80000000)
69c9e028 3034 value |= (-1UL << 31);
886a2506 3035
4670103e
CZ		 3036 reloc = fixP->fx_r_type;
3037 switch (reloc)
3038 {
3039 case BFD_RELOC_8:
3040 case BFD_RELOC_16:
3041 case BFD_RELOC_24:
3042 case BFD_RELOC_32:
3043 case BFD_RELOC_64:
3044 case BFD_RELOC_ARC_32_PCREL:
3045 md_number_to_chars (fixpos, value, fixP->fx_size);
3046 return;
886a2506 3047
4670103e
CZ		 3048 case BFD_RELOC_ARC_GOTPC32:
3049 /* I cannot fix an GOTPC relocation because I need to relax it
3050 from ld rx,[pcl,@sym@gotpc] to add rx,pcl,@sym@gotpc. */
3051 as_bad (_("Unsupported operation on reloc"));
3052 return;
886a2506 3053
4670103e
CZ		 3054 case BFD_RELOC_ARC_TLS_DTPOFF:
3055 case BFD_RELOC_ARC_TLS_LE_32:
3056 gas_assert (!fixP->fx_addsy);
3057 gas_assert (!fixP->fx_subsy);
1a0670f3 3058 /* Fall through. */
886a2506 3059
4670103e
CZ		 3060 case BFD_RELOC_ARC_GOTOFF:
3061 case BFD_RELOC_ARC_32_ME:
3062 case BFD_RELOC_ARC_PC32:
3063 md_number_to_chars_midend (fixpos, value, fixP->fx_size);
3064 return;
886a2506 3065
4670103e
CZ		 3066 case BFD_RELOC_ARC_PLT32:
3067 md_number_to_chars_midend (fixpos, value, fixP->fx_size);
3068 return;
886a2506 3069
4670103e
CZ		 3070 case BFD_RELOC_ARC_S25H_PCREL_PLT:
3071 reloc = BFD_RELOC_ARC_S25W_PCREL;
3072 goto solve_plt;
886a2506 3073
4670103e
CZ		 3074 case BFD_RELOC_ARC_S21H_PCREL_PLT:
3075 reloc = BFD_RELOC_ARC_S21H_PCREL;
3076 goto solve_plt;
886a2506 3077
4670103e
CZ		 3078 case BFD_RELOC_ARC_S25W_PCREL_PLT:
3079 reloc = BFD_RELOC_ARC_S25W_PCREL;
3080 goto solve_plt;
886a2506 3081
4670103e
CZ		 3082 case BFD_RELOC_ARC_S21W_PCREL_PLT:
3083 reloc = BFD_RELOC_ARC_S21W_PCREL;
1a0670f3 3084 /* Fall through. */
886a2506 3085
4670103e
CZ		 3086 case BFD_RELOC_ARC_S25W_PCREL:
3087 case BFD_RELOC_ARC_S21W_PCREL:
3088 case BFD_RELOC_ARC_S21H_PCREL:
3089 case BFD_RELOC_ARC_S25H_PCREL:
3090 case BFD_RELOC_ARC_S13_PCREL:
3091 solve_plt:
3092 operand = find_operand_for_reloc (reloc);
3093 gas_assert (operand);
886a2506
NC		 3094 break;
3095
3096 default:
4670103e
CZ		 3097 {
3098 if ((int) fixP->fx_r_type >= 0)
3099 as_fatal (_("unhandled relocation type %s"),
3100 bfd_get_reloc_code_name (fixP->fx_r_type));
886a2506 3101
4670103e
CZ		 3102 /* The rest of these fixups needs to be completely resolved as
3103 constants. */
3104 if (fixP->fx_addsy != 0
3105 && S_GET_SEGMENT (fixP->fx_addsy) != absolute_section)
3106 as_bad_where (fixP->fx_file, fixP->fx_line,
3107 _("non-absolute expression in constant field"));
886a2506 3108
4670103e
CZ		 3109 gas_assert (-(int) fixP->fx_r_type < (int) arc_num_operands);
3110 operand = &arc_operands[-(int) fixP->fx_r_type];
3111 break;
3112 }
3113 }
886a2506 3114
4670103e 3115 if (target_big_endian)
886a2506 3116 {
4670103e 3117 switch (fixP->fx_size)
886a2506 3118 {
4670103e
CZ		 3119 case 4:
3120 insn = bfd_getb32 (fixpos);
3121 break;
3122 case 2:
3123 insn = bfd_getb16 (fixpos);
3124 break;
3125 default:
3126 as_bad_where (fixP->fx_file, fixP->fx_line,
3127 _("unknown fixup size"));
3128 }
3129 }
3130 else
3131 {
3132 insn = 0;
3133 switch (fixP->fx_size)
3134 {
3135 case 4:
3136 insn = bfd_getl16 (fixpos) << 16 | bfd_getl16 (fixpos + 2);
3137 break;
3138 case 2:
3139 insn = bfd_getl16 (fixpos);
3140 break;
3141 default:
3142 as_bad_where (fixP->fx_file, fixP->fx_line,
3143 _("unknown fixup size"));
886a2506
NC		 3144 }
3145 }
886a2506 3146
4670103e
CZ		 3147 insn = insert_operand (insn, operand, (offsetT) value,
3148 fixP->fx_file, fixP->fx_line);
886a2506 3149
4670103e
CZ		 3150 md_number_to_chars_midend (fixpos, insn, fixP->fx_size);
3151}
886a2506 3152
4670103e 3153/* Prepare machine-dependent frags for relaxation.
886a2506 3154
4670103e
CZ		 3155 Called just before relaxation starts. Any symbol that is now undefined
3156 will not become defined.
886a2506 3157
4670103e 3158 Return the correct fr_subtype in the frag.
886a2506 3159
4670103e
CZ		 3160 Return the initial "guess for fr_var" to caller. The guess for fr_var
3161 is *actually* the growth beyond fr_fix. Whatever we do to grow fr_fix
3162 or fr_var contributes to our returned value.
886a2506 3163
4670103e
CZ		 3164 Although it may not be explicit in the frag, pretend
3165 fr_var starts with a value. */
886a2506 3166
4670103e
CZ		 3167int
3168md_estimate_size_before_relax (fragS *fragP,
3169 segT segment)
3170{
3171 int growth;
3172
3173 /* If the symbol is not located within the same section AND it's not
3174 an absolute section, use the maximum. OR if the symbol is a
3175 constant AND the insn is by nature not pc-rel, use the maximum.
3176 OR if the symbol is being equated against another symbol, use the
3177 maximum. OR if the symbol is weak use the maximum. */
3178 if ((S_GET_SEGMENT (fragP->fr_symbol) != segment
3179 && S_GET_SEGMENT (fragP->fr_symbol) != absolute_section)
3180 || (symbol_constant_p (fragP->fr_symbol)
3181 && !fragP->tc_frag_data.pcrel)
3182 || symbol_equated_p (fragP->fr_symbol)
3183 || S_IS_WEAK (fragP->fr_symbol))
3184 {
3185 while (md_relax_table[fragP->fr_subtype].rlx_more != ARC_RLX_NONE)
3186 ++fragP->fr_subtype;
3187 }
886a2506 3188
4670103e
CZ		 3189 growth = md_relax_table[fragP->fr_subtype].rlx_length;
3190 fragP->fr_var = growth;
886a2506 3191
4670103e
CZ		 3192 pr_debug ("%s:%d: md_estimate_size_before_relax: %d\n",
3193 fragP->fr_file, fragP->fr_line, growth);
886a2506 3194
4670103e
CZ		 3195 return growth;
3196}
886a2506 3197
4670103e
CZ		 3198/* Translate internal representation of relocation info to BFD target
3199 format. */
886a2506 3200
4670103e
CZ		 3201arelent *
3202tc_gen_reloc (asection *section ATTRIBUTE_UNUSED,
3203 fixS *fixP)
3204{
3205 arelent *reloc;
3206 bfd_reloc_code_real_type code;
886a2506 3207
add39d23
TS		 3208 reloc = XNEW (arelent);
3209 reloc->sym_ptr_ptr = XNEW (asymbol *);
4670103e
CZ		 3210 *reloc->sym_ptr_ptr = symbol_get_bfdsym (fixP->fx_addsy);
3211 reloc->address = fixP->fx_frag->fr_address + fixP->fx_where;
886a2506 3212
4670103e
CZ		 3213 /* Make sure none of our internal relocations make it this far.
3214 They'd better have been fully resolved by this point. */
3215 gas_assert ((int) fixP->fx_r_type > 0);
886a2506 3216
4670103e 3217 code = fixP->fx_r_type;
886a2506 3218
4670103e
CZ		 3219 /* if we have something like add gp, pcl,
3220 _GLOBAL_OFFSET_TABLE_@gotpc. */
3221 if (code == BFD_RELOC_ARC_GOTPC32
3222 && GOT_symbol
3223 && fixP->fx_addsy == GOT_symbol)
3224 code = BFD_RELOC_ARC_GOTPC;
886a2506 3225
4670103e
CZ		 3226 reloc->howto = bfd_reloc_type_lookup (stdoutput, code);
3227 if (reloc->howto == NULL)
886a2506 3228 {
4670103e
CZ		 3229 as_bad_where (fixP->fx_file, fixP->fx_line,
3230 _("cannot represent `%s' relocation in object file"),
3231 bfd_get_reloc_code_name (code));
3232 return NULL;
3233 }
886a2506 3234
4670103e
CZ		 3235 if (!fixP->fx_pcrel != !reloc->howto->pc_relative)
3236 as_fatal (_("internal error? cannot generate `%s' relocation"),
3237 bfd_get_reloc_code_name (code));
886a2506 3238
4670103e 3239 gas_assert (!fixP->fx_pcrel == !reloc->howto->pc_relative);
886a2506 3240
05bbf016 3241 reloc->addend = fixP->fx_offset;
4670103e
CZ		 3242
3243 return reloc;
886a2506
NC		 3244}
3245
4670103e
CZ		 3246/* Perform post-processing of machine-dependent frags after relaxation.
3247 Called after relaxation is finished.
3248 In: Address of frag.
3249 fr_type == rs_machine_dependent.
3250 fr_subtype is what the address relaxed to.
886a2506 3251
4670103e
CZ		 3252 Out: Any fixS:s and constants are set up. */
3253
3254void
3255md_convert_frag (bfd *abfd ATTRIBUTE_UNUSED,
3256 segT segment ATTRIBUTE_UNUSED,
3257 fragS *fragP)
886a2506 3258{
4670103e
CZ		 3259 const relax_typeS *table_entry;
3260 char *dest;
3261 const struct arc_opcode *opcode;
3262 struct arc_insn insn;
3263 int size, fix;
3264 struct arc_relax_type *relax_arg = &fragP->tc_frag_data;
886a2506 3265
4670103e
CZ		 3266 fix = (fragP->fr_fix < 0 ? 0 : fragP->fr_fix);
3267 dest = fragP->fr_literal + fix;
3268 table_entry = TC_GENERIC_RELAX_TABLE + fragP->fr_subtype;
886a2506 3269
9e32d9ae
AB		 3270 pr_debug ("%s:%d: md_convert_frag, subtype: %d, fix: %d, "
3271 "var: %"BFD_VMA_FMT"d\n",
4670103e
CZ		 3272 fragP->fr_file, fragP->fr_line,
3273 fragP->fr_subtype, fix, fragP->fr_var);
886a2506 3274
4670103e
CZ		 3275 if (fragP->fr_subtype <= 0
3276 && fragP->fr_subtype >= arc_num_relax_opcodes)
3277 as_fatal (_("no relaxation found for this instruction."));
886a2506 3278
4670103e 3279 opcode = &arc_relax_opcodes[fragP->fr_subtype];
886a2506 3280
4670103e
CZ		 3281 assemble_insn (opcode, relax_arg->tok, relax_arg->ntok, relax_arg->pflags,
3282 relax_arg->nflg, &insn);
886a2506 3283
4670103e 3284 apply_fixups (&insn, fragP, fix);
886a2506 3285
91fdca6f 3286 size = insn.len + (insn.has_limm ? 4 : 0);
4670103e
CZ		 3287 gas_assert (table_entry->rlx_length == size);
3288 emit_insn0 (&insn, dest, TRUE);
886a2506 3289
4670103e
CZ		 3290 fragP->fr_fix += table_entry->rlx_length;
3291 fragP->fr_var = 0;
886a2506
NC		 3292}
3293
4670103e
CZ		 3294/* We have no need to default values of symbols. We could catch
3295 register names here, but that is handled by inserting them all in
3296 the symbol table to begin with. */
886a2506 3297
4670103e
CZ		 3298symbolS *
3299md_undefined_symbol (char *name)
886a2506 3300{
4670103e
CZ		 3301 /* The arc abi demands that a GOT[0] should be referencible as
3302 [pc+_DYNAMIC@gotpc]. Hence we convert a _DYNAMIC@gotpc to a
3303 GOTPC reference to _GLOBAL_OFFSET_TABLE_. */
3304 if (((*name == '_')
3305 && (*(name+1) == 'G')
3306 && (strcmp (name, GLOBAL_OFFSET_TABLE_NAME) == 0))
3307 || ((*name == '_')
3308 && (*(name+1) == 'D')
3309 && (strcmp (name, DYNAMIC_STRUCT_NAME) == 0)))
886a2506 3310 {
4670103e
CZ		 3311 if (!GOT_symbol)
3312 {
3313 if (symbol_find (name))
3314 as_bad ("GOT already in symbol table");
3315
3316 GOT_symbol = symbol_new (GLOBAL_OFFSET_TABLE_NAME, undefined_section,
3317 (valueT) 0, &zero_address_frag);
3318 };
3319 return GOT_symbol;
886a2506 3320 }
4670103e 3321 return NULL;
886a2506
NC		 3322}
3323
4670103e
CZ		 3324/* Turn a string in input_line_pointer into a floating point constant
3325 of type type, and store the appropriate bytes in *litP. The number
3326 of LITTLENUMS emitted is stored in *sizeP. An error message is
3327 returned, or NULL on OK. */
886a2506 3328
6d4af3c2 3329const char *
4670103e 3330md_atof (int type, char *litP, int *sizeP)
886a2506 3331{
4670103e
CZ		 3332 return ieee_md_atof (type, litP, sizeP, target_big_endian);
3333}
886a2506 3334
4670103e
CZ		 3335/* Called for any expression that can not be recognized. When the
3336 function is called, `input_line_pointer' will point to the start of
3337 the expression. */
886a2506 3338
4670103e
CZ		 3339void
3340md_operand (expressionS *expressionP ATTRIBUTE_UNUSED)
3341{
3342 char *p = input_line_pointer;
3343 if (*p == '@')
886a2506 3344 {
4670103e
CZ		 3345 input_line_pointer++;
3346 expressionP->X_op = O_symbol;
3347 expression (expressionP);
3348 }
3349}
886a2506 3350
4670103e
CZ		 3351/* This function is called from the function 'expression', it attempts
3352 to parse special names (in our case register names). It fills in
3353 the expression with the identified register. It returns TRUE if
3354 it is a register and FALSE otherwise. */
886a2506 3355
4670103e
CZ		 3356bfd_boolean
3357arc_parse_name (const char *name,
3358 struct expressionS *e)
3359{
3360 struct symbol *sym;
886a2506 3361
4670103e
CZ		 3362 if (!assembling_insn)
3363 return FALSE;
886a2506 3364
08ec958f 3365 if (e->X_op == O_symbol)
4670103e 3366 return FALSE;
886a2506 3367
4670103e
CZ		 3368 sym = hash_find (arc_reg_hash, name);
3369 if (sym)
3370 {
3371 e->X_op = O_register;
3372 e->X_add_number = S_GET_VALUE (sym);
3373 return TRUE;
3374 }
db18dbab
GM		 3375
3376 sym = hash_find (arc_addrtype_hash, name);
3377 if (sym)
3378 {
3379 e->X_op = O_addrtype;
3380 e->X_add_number = S_GET_VALUE (sym);
3381 return TRUE;
3382 }
3383
4670103e
CZ		 3384 return FALSE;
3385}
886a2506 3386
4670103e
CZ		 3387/* md_parse_option
3388 Invocation line includes a switch not recognized by the base assembler.
3389 See if it's a processor-specific option.
886a2506 3390
4670103e 3391 New options (supported) are:
886a2506 3392
4670103e
CZ		 3393 -mcpu=<cpu name> Assemble for selected processor
3394 -EB/-mbig-endian Big-endian
3395 -EL/-mlittle-endian Little-endian
3396 -mrelax Enable relaxation
886a2506 3397
4670103e 3398 The following CPU names are recognized:
ce440d63 3399 arc600, arc700, arcem, archs, nps400. */
886a2506 3400
4670103e 3401int
17b9d67d 3402md_parse_option (int c, const char *arg ATTRIBUTE_UNUSED)
4670103e 3403{
4670103e
CZ		 3404 switch (c)
3405 {
3406 case OPTION_ARC600:
3407 case OPTION_ARC601:
3408 return md_parse_option (OPTION_MCPU, "arc600");
886a2506 3409
4670103e
CZ		 3410 case OPTION_ARC700:
3411 return md_parse_option (OPTION_MCPU, "arc700");
886a2506 3412
4670103e
CZ		 3413 case OPTION_ARCEM:
3414 return md_parse_option (OPTION_MCPU, "arcem");
886a2506 3415
4670103e
CZ		 3416 case OPTION_ARCHS:
3417 return md_parse_option (OPTION_MCPU, "archs");
886a2506 3418
4670103e
CZ		 3419 case OPTION_MCPU:
3420 {
bb65a718 3421 arc_select_cpu (arg, MACH_SELECTION_FROM_COMMAND_LINE);
4670103e
CZ		 3422 break;
3423 }
886a2506 3424
4670103e
CZ		 3425 case OPTION_EB:
3426 arc_target_format = "elf32-bigarc";
3427 byte_order = BIG_ENDIAN;
3428 break;
886a2506 3429
4670103e
CZ		 3430 case OPTION_EL:
3431 arc_target_format = "elf32-littlearc";
3432 byte_order = LITTLE_ENDIAN;
3433 break;
886a2506 3434
4670103e 3435 case OPTION_CD:
53a346d8
CZ		 3436 selected_cpu.features |= CD;
3437 cl_features |= CD;
bb050a69 3438 arc_check_feature ();
4670103e 3439 break;
886a2506 3440
4670103e
CZ		 3441 case OPTION_RELAX:
3442 relaxation_state = 1;
3443 break;
886a2506 3444
bdd582db 3445 case OPTION_NPS400:
53a346d8
CZ		 3446 selected_cpu.features |= NPS400;
3447 cl_features |= NPS400;
bb050a69 3448 arc_check_feature ();
ce440d63 3449 break;
bdd582db 3450
ce440d63 3451 case OPTION_SPFP:
53a346d8
CZ		 3452 selected_cpu.features |= SPX;
3453 cl_features |= SPX;
bb050a69 3454 arc_check_feature ();
ce440d63
GM		 3455 break;
3456
3457 case OPTION_DPFP:
53a346d8
CZ		 3458 selected_cpu.features |= DPX;
3459 cl_features |= DPX;
bb050a69 3460 arc_check_feature ();
ce440d63
GM		 3461 break;
3462
3463 case OPTION_FPUDA:
53a346d8
CZ		 3464 selected_cpu.features |= DPA;
3465 cl_features |= DPA;
bb050a69 3466 arc_check_feature ();
ce440d63
GM		 3467 break;
3468
3469 /* Dummy options are accepted but have no effect. */
4670103e
CZ		 3470 case OPTION_USER_MODE:
3471 case OPTION_LD_EXT_MASK:
3472 case OPTION_SWAP:
3473 case OPTION_NORM:
3474 case OPTION_BARREL_SHIFT:
3475 case OPTION_MIN_MAX:
3476 case OPTION_NO_MPY:
3477 case OPTION_EA:
3478 case OPTION_MUL64:
3479 case OPTION_SIMD:
4670103e
CZ		 3480 case OPTION_XMAC_D16:
3481 case OPTION_XMAC_24:
3482 case OPTION_DSP_PACKA:
3483 case OPTION_CRC:
3484 case OPTION_DVBF:
3485 case OPTION_TELEPHONY:
3486 case OPTION_XYMEMORY:
3487 case OPTION_LOCK:
3488 case OPTION_SWAPE:
3489 case OPTION_RTSC:
8ddf6b2a
CZ		 3490 break;
3491
4670103e
CZ		 3492 default:
3493 return 0;
3494 }
886a2506 3495
4670103e
CZ		 3496 return 1;
3497}
886a2506 3498
a9752fdf
CZ		 3499/* Display the list of cpu names for use in the help text. */
3500
3501static void
3502arc_show_cpu_list (FILE *stream)
3503{
3504 int i, offset;
731f7c4e 3505 static const char *space_buf = " ";
a9752fdf 3506
731f7c4e
MR		 3507 fprintf (stream, "%s", space_buf);
3508 offset = strlen (space_buf);
a9752fdf
CZ		 3509 for (i = 0; cpu_types[i].name != NULL; ++i)
3510 {
3511 bfd_boolean last = (cpu_types[i + 1].name == NULL);
3512
3513 /* If displaying the new cpu name string, and the ', ' (for all
3514 but the last one) will take us past a target width of 80
3515 characters, then it's time for a new line. */
3516 if (offset + strlen (cpu_types[i].name) + (last ? 0 : 2) > 80)
3517 {
731f7c4e
MR		 3518 fprintf (stream, "\n%s", space_buf);
3519 offset = strlen (space_buf);
a9752fdf
CZ		 3520 }
3521
3522 fprintf (stream, "%s%s", cpu_types[i].name, (last ? "\n" : ", "));
3523 offset += strlen (cpu_types [i].name) + (last ? 0 : 2);
3524 }
3525}
3526
4670103e
CZ		 3527void
3528md_show_usage (FILE *stream)
3529{
3530 fprintf (stream, _("ARC-specific assembler options:\n"));
886a2506 3531
a9752fdf
CZ		 3532 fprintf (stream, " -mcpu=<cpu name>\t (default: %s), assemble for"
3533 " CPU <cpu name>, one of:\n", TARGET_WITH_CPU);
3534 arc_show_cpu_list (stream);
3535 fprintf (stream, "\n");
bdd582db
GM		 3536 fprintf (stream, " -mA6/-mARC600/-mARC601 same as -mcpu=arc600\n");
3537 fprintf (stream, " -mA7/-mARC700\t\t same as -mcpu=arc700\n");
3538 fprintf (stream, " -mEM\t\t\t same as -mcpu=arcem\n");
3539 fprintf (stream, " -mHS\t\t\t same as -mcpu=archs\n");
3540
3541 fprintf (stream, " -mnps400\t\t enable NPS-400 extended instructions\n");
a9752fdf
CZ		 3542 fprintf (stream, " -mspfp\t\t enable single-precision floating point"
3543 " instructions\n");
3544 fprintf (stream, " -mdpfp\t\t enable double-precision floating point"
3545 " instructions\n");
bdd582db
GM		 3546 fprintf (stream, " -mfpuda\t\t enable double-precision assist floating "
3547 "point\n\t\t\t instructions for ARC EM\n");
3548
4670103e
CZ		 3549 fprintf (stream,
3550 " -mcode-density\t enable code density option for ARC EM\n");
3551
3552 fprintf (stream, _("\
3553 -EB assemble code for a big-endian cpu\n"));
3554 fprintf (stream, _("\
3555 -EL assemble code for a little-endian cpu\n"));
3556 fprintf (stream, _("\
bdd582db
GM		 3557 -mrelax enable relaxation\n"));
3558
3559 fprintf (stream, _("The following ARC-specific assembler options are "
3560 "deprecated and are accepted\nfor compatibility only:\n"));
3561
3562 fprintf (stream, _(" -mEA\n"
3563 " -mbarrel-shifter\n"
3564 " -mbarrel_shifter\n"
3565 " -mcrc\n"
3566 " -mdsp-packa\n"
3567 " -mdsp_packa\n"
3568 " -mdvbf\n"
3569 " -mld-extension-reg-mask\n"
3570 " -mlock\n"
3571 " -mmac-24\n"
3572 " -mmac-d16\n"
3573 " -mmac_24\n"
3574 " -mmac_d16\n"
3575 " -mmin-max\n"
3576 " -mmin_max\n"
3577 " -mmul64\n"
3578 " -mno-mpy\n"
3579 " -mnorm\n"
3580 " -mrtsc\n"
3581 " -msimd\n"
3582 " -mswap\n"
3583 " -mswape\n"
3584 " -mtelephony\n"
3585 " -muser-mode-only\n"
3586 " -mxy\n"));
886a2506
NC		 3587}
3588
3589/* Find the proper relocation for the given opcode. */
3590
3591static extended_bfd_reloc_code_real_type
3592find_reloc (const char *name,
3593 const char *opcodename,
3594 const struct arc_flags *pflags,
3595 int nflg,
3596 extended_bfd_reloc_code_real_type reloc)
3597{
3598 unsigned int i;
3599 int j;
24b368f8 3600 bfd_boolean found_flag, tmp;
886a2506
NC		 3601 extended_bfd_reloc_code_real_type ret = BFD_RELOC_UNUSED;
3602
3603 for (i = 0; i < arc_num_equiv_tab; i++)
3604 {
3605 const struct arc_reloc_equiv_tab *r = &arc_reloc_equiv[i];
3606
3607 /* Find the entry. */
3608 if (strcmp (name, r->name))
3609 continue;
3610 if (r->mnemonic && (strcmp (r->mnemonic, opcodename)))
3611 continue;
24b368f8 3612 if (r->flags[0])
886a2506
NC		 3613 {
3614 if (!nflg)
3615 continue;
3616 found_flag = FALSE;
24b368f8
CZ		 3617 unsigned * psflg = (unsigned *)r->flags;
3618 do
3619 {
3620 tmp = FALSE;
3621 for (j = 0; j < nflg; j++)
3622 if (!strcmp (pflags[j].name,
3623 arc_flag_operands[*psflg].name))
3624 {
3625 tmp = TRUE;
3626 break;
3627 }
3628 if (!tmp)
3629 {
3630 found_flag = FALSE;
3631 break;
3632 }
3633 else
3634 {
3635 found_flag = TRUE;
3636 }
3637 ++ psflg;
3638 } while (*psflg);
3639
886a2506
NC		 3640 if (!found_flag)
3641 continue;
3642 }
3643
3644 if (reloc != r->oldreloc)
3645 continue;
3646 /* Found it. */
3647 ret = r->newreloc;
3648 break;
3649 }
3650
3651 if (ret == BFD_RELOC_UNUSED)
3652 as_bad (_("Unable to find %s relocation for instruction %s"),
3653 name, opcodename);
3654 return ret;
3655}
3656
4670103e
CZ		 3657/* All the symbol types that are allowed to be used for
3658 relaxation. */
3659
3660static bfd_boolean
3661may_relax_expr (expressionS tok)
3662{
3663 /* Check if we have unrelaxable relocs. */
3664 switch (tok.X_md)
3665 {
3666 default:
3667 break;
3668 case O_plt:
3669 return FALSE;
3670 }
3671
3672 switch (tok.X_op)
3673 {
3674 case O_symbol:
3675 case O_multiply:
3676 case O_divide:
3677 case O_modulus:
3678 case O_add:
3679 case O_subtract:
3680 break;
3681
3682 default:
3683 return FALSE;
3684 }
3685 return TRUE;
3686}
3687
3688/* Checks if flags are in line with relaxable insn. */
3689
3690static bfd_boolean
3691relaxable_flag (const struct arc_relaxable_ins *ins,
3692 const struct arc_flags *pflags,
3693 int nflgs)
3694{
3695 unsigned flag_class,
3696 flag,
3697 flag_class_idx = 0,
3698 flag_idx = 0;
3699
3700 const struct arc_flag_operand *flag_opand;
3701 int i, counttrue = 0;
3702
3703 /* Iterate through flags classes. */
3704 while ((flag_class = ins->flag_classes[flag_class_idx]) != 0)
3705 {
3706 /* Iterate through flags in flag class. */
3707 while ((flag = arc_flag_classes[flag_class].flags[flag_idx])
3708 != 0)
3709 {
3710 flag_opand = &arc_flag_operands[flag];
3711 /* Iterate through flags in ins to compare. */
3712 for (i = 0; i < nflgs; ++i)
3713 {
3714 if (strcmp (flag_opand->name, pflags[i].name) == 0)
3715 ++counttrue;
3716 }
3717
3718 ++flag_idx;
3719 }
3720
3721 ++flag_class_idx;
3722 flag_idx = 0;
3723 }
3724
3725 /* If counttrue == nflgs, then all flags have been found. */
3726 return (counttrue == nflgs ? TRUE : FALSE);
3727}
3728
3729/* Checks if operands are in line with relaxable insn. */
3730
3731static bfd_boolean
3732relaxable_operand (const struct arc_relaxable_ins *ins,
3733 const expressionS *tok,
3734 int ntok)
3735{
3736 const enum rlx_operand_type *operand = &ins->operands[0];
3737 int i = 0;
3738
3739 while (*operand != EMPTY)
3740 {
3741 const expressionS *epr = &tok[i];
3742
3743 if (i != 0 && i >= ntok)
3744 return FALSE;
3745
3746 switch (*operand)
3747 {
3748 case IMMEDIATE:
3749 if (!(epr->X_op == O_multiply
3750 || epr->X_op == O_divide
3751 || epr->X_op == O_modulus
3752 || epr->X_op == O_add
3753 || epr->X_op == O_subtract
3754 || epr->X_op == O_symbol))
3755 return FALSE;
3756 break;
3757
3758 case REGISTER_DUP:
3759 if ((i <= 0)
3760 || (epr->X_add_number != tok[i - 1].X_add_number))
3761 return FALSE;
3762 /* Fall through. */
3763 case REGISTER:
3764 if (epr->X_op != O_register)
3765 return FALSE;
3766 break;
3767
3768 case REGISTER_S:
3769 if (epr->X_op != O_register)
3770 return FALSE;
3771
3772 switch (epr->X_add_number)
3773 {
3774 case 0: case 1: case 2: case 3:
3775 case 12: case 13: case 14: case 15:
3776 break;
3777 default:
3778 return FALSE;
3779 }
3780 break;
3781
3782 case REGISTER_NO_GP:
3783 if ((epr->X_op != O_register)
3784 || (epr->X_add_number == 26)) /* 26 is the gp register. */
3785 return FALSE;
3786 break;
3787
3788 case BRACKET:
3789 if (epr->X_op != O_bracket)
3790 return FALSE;
3791 break;
3792
3793 default:
3794 /* Don't understand, bail out. */
3795 return FALSE;
3796 break;
3797 }
3798
3799 ++i;
3800 operand = &ins->operands[i];
3801 }
3802
3803 return (i == ntok ? TRUE : FALSE);
3804}
3805
3806/* Return TRUE if this OPDCODE is a candidate for relaxation. */
3807
3808static bfd_boolean
3809relax_insn_p (const struct arc_opcode *opcode,
3810 const expressionS *tok,
3811 int ntok,
3812 const struct arc_flags *pflags,
3813 int nflg)
3814{
3815 unsigned i;
3816 bfd_boolean rv = FALSE;
3817
3818 /* Check the relaxation table. */
3819 for (i = 0; i < arc_num_relaxable_ins && relaxation_state; ++i)
3820 {
3821 const struct arc_relaxable_ins *arc_rlx_ins = &arc_relaxable_insns[i];
3822
3823 if ((strcmp (opcode->name, arc_rlx_ins->mnemonic_r) == 0)
3824 && may_relax_expr (tok[arc_rlx_ins->opcheckidx])
3825 && relaxable_operand (arc_rlx_ins, tok, ntok)
3826 && relaxable_flag (arc_rlx_ins, pflags, nflg))
3827 {
3828 rv = TRUE;
3829 frag_now->fr_subtype = arc_relaxable_insns[i].subtype;
3830 memcpy (&frag_now->tc_frag_data.tok, tok,
3831 sizeof (expressionS) * ntok);
3832 memcpy (&frag_now->tc_frag_data.pflags, pflags,
3833 sizeof (struct arc_flags) * nflg);
3834 frag_now->tc_frag_data.nflg = nflg;
3835 frag_now->tc_frag_data.ntok = ntok;
3836 break;
3837 }
3838 }
3839
3840 return rv;
3841}
3842
886a2506
NC		 3843/* Turn an opcode description and a set of arguments into
3844 an instruction and a fixup. */
3845
3846static void
3847assemble_insn (const struct arc_opcode *opcode,
3848 const expressionS *tok,
3849 int ntok,
3850 const struct arc_flags *pflags,
3851 int nflg,
3852 struct arc_insn *insn)
3853{
3854 const expressionS *reloc_exp = NULL;
bdfe53e3 3855 unsigned long long image;
886a2506
NC		 3856 const unsigned char *argidx;
3857 int i;
3858 int tokidx = 0;
3859 unsigned char pcrel = 0;
3860 bfd_boolean needGOTSymbol;
3861 bfd_boolean has_delay_slot = FALSE;
3862 extended_bfd_reloc_code_real_type reloc = BFD_RELOC_UNUSED;
3863
3864 memset (insn, 0, sizeof (*insn));
3865 image = opcode->opcode;
3866
bdfe53e3 3867 pr_debug ("%s:%d: assemble_insn: %s using opcode %llx\n",
886a2506
NC		 3868 frag_now->fr_file, frag_now->fr_line, opcode->name,
3869 opcode->opcode);
3870
3871 /* Handle operands. */
3872 for (argidx = opcode->operands; *argidx; ++argidx)
3873 {
3874 const struct arc_operand *operand = &arc_operands[*argidx];
3875 const expressionS *t = (const expressionS *) 0;
3876
db18dbab 3877 if (ARC_OPERAND_IS_FAKE (operand))
886a2506
NC		 3878 continue;
3879
3880 if (operand->flags & ARC_OPERAND_DUPLICATE)
3881 {
3882 /* Duplicate operand, already inserted. */
3883 tokidx ++;
3884 continue;
3885 }
3886
3887 if (tokidx >= ntok)
3888 {
3889 abort ();
3890 }
3891 else
3892 t = &tok[tokidx++];
3893
3894 /* Regardless if we have a reloc or not mark the instruction
3895 limm if it is the case. */
3896 if (operand->flags & ARC_OPERAND_LIMM)
3897 insn->has_limm = TRUE;
3898
3899 switch (t->X_op)
3900 {
3901 case O_register:
3902 image = insert_operand (image, operand, regno (t->X_add_number),
3903 NULL, 0);
3904 break;
3905
3906 case O_constant:
3907 image = insert_operand (image, operand, t->X_add_number, NULL, 0);
3908 reloc_exp = t;
3909 if (operand->flags & ARC_OPERAND_LIMM)
3910 insn->limm = t->X_add_number;
3911 break;
3912
3913 case O_bracket:
db18dbab
GM		 3914 case O_colon:
3915 case O_addrtype:
3916 /* Ignore brackets, colons, and address types. */
886a2506
NC		 3917 break;
3918
3919 case O_absent:
3920 gas_assert (operand->flags & ARC_OPERAND_IGNORE);
3921 break;
3922
3923 case O_subtract:
3924 /* Maybe register range. */
3925 if ((t->X_add_number == 0)
3926 && contains_register (t->X_add_symbol)
3927 && contains_register (t->X_op_symbol))
3928 {
3929 int regs;
3930
3931 regs = get_register (t->X_add_symbol);
3932 regs <<= 16;
3933 regs |= get_register (t->X_op_symbol);
3934 image = insert_operand (image, operand, regs, NULL, 0);
3935 break;
3936 }
1a0670f3 3937 /* Fall through. */
886a2506
NC		 3938
3939 default:
3940 /* This operand needs a relocation. */
3941 needGOTSymbol = FALSE;
3942
3943 switch (t->X_md)
3944 {
3945 case O_plt:
c810e0b8 3946 if (opcode->insn_class == JUMP)
6e3f3473 3947 as_bad (_("Unable to use @plt relocation for insn %s"),
3948 opcode->name);
886a2506
NC		 3949 needGOTSymbol = TRUE;
3950 reloc = find_reloc ("plt", opcode->name,
3951 pflags, nflg,
3952 operand->default_reloc);
3953 break;
3954
3955 case O_gotoff:
3956 case O_gotpc:
3957 needGOTSymbol = TRUE;
3958 reloc = ARC_RELOC_TABLE (t->X_md)->reloc;
3959 break;
3960 case O_pcl:
cc07cda6
CZ		 3961 if (operand->flags & ARC_OPERAND_LIMM)
3962 {
3963 reloc = ARC_RELOC_TABLE (t->X_md)->reloc;
3964 if (arc_opcode_len (opcode) == 2
3965 || opcode->insn_class == JUMP)
6e3f3473 3966 as_bad (_("Unable to use @pcl relocation for insn %s"),
3967 opcode->name);
cc07cda6
CZ		 3968 }
3969 else
3970 {
3971 /* This is a relaxed operand which initially was
3972 limm, choose whatever we have defined in the
3973 opcode as reloc. */
3974 reloc = operand->default_reloc;
3975 }
886a2506
NC		 3976 break;
3977 case O_sda:
3978 reloc = find_reloc ("sda", opcode->name,
3979 pflags, nflg,
3980 operand->default_reloc);
3981 break;
3982 case O_tlsgd:
3983 case O_tlsie:
3984 needGOTSymbol = TRUE;
3985 /* Fall-through. */
3986
3987 case O_tpoff:
3988 case O_dtpoff:
3989 reloc = ARC_RELOC_TABLE (t->X_md)->reloc;
3990 break;
3991
3992 case O_tpoff9: /*FIXME! Check for the conditionality of
3993 the insn. */
3994 case O_dtpoff9: /*FIXME! Check for the conditionality of
3995 the insn. */
3996 as_bad (_("TLS_*_S9 relocs are not supported yet"));
3997 break;
3998
3999 default:
4000 /* Just consider the default relocation. */
4001 reloc = operand->default_reloc;
4002 break;
4003 }
4004
4005 if (needGOTSymbol && (GOT_symbol == NULL))
4006 GOT_symbol = symbol_find_or_make (GLOBAL_OFFSET_TABLE_NAME);
4007
4008 reloc_exp = t;
4009
4010#if 0
4011 if (reloc > 0)
4012 {
4013 /* sanity checks. */
4014 reloc_howto_type *reloc_howto
4015 = bfd_reloc_type_lookup (stdoutput,
4016 (bfd_reloc_code_real_type) reloc);
4017 unsigned reloc_bitsize = reloc_howto->bitsize;
4018 if (reloc_howto->rightshift)
4019 reloc_bitsize -= reloc_howto->rightshift;
4020 if (reloc_bitsize != operand->bits)
4021 {
4022 as_bad (_("invalid relocation %s for field"),
4023 bfd_get_reloc_code_name (reloc));
4024 return;
4025 }
4026 }
4027#endif
4028 if (insn->nfixups >= MAX_INSN_FIXUPS)
4029 as_fatal (_("too many fixups"));
4030
4031 struct arc_fixup *fixup;
4032 fixup = &insn->fixups[insn->nfixups++];
4033 fixup->exp = *t;
4034 fixup->reloc = reloc;
cc07cda6
CZ		 4035 if ((int) reloc < 0)
4036 pcrel = (operand->flags & ARC_OPERAND_PCREL) ? 1 : 0;
4037 else
4038 {
4039 reloc_howto_type *reloc_howto =
4040 bfd_reloc_type_lookup (stdoutput,
4041 (bfd_reloc_code_real_type) fixup->reloc);
4042 pcrel = reloc_howto->pc_relative;
4043 }
886a2506
NC		 4044 fixup->pcrel = pcrel;
4045 fixup->islong = (operand->flags & ARC_OPERAND_LIMM) ?
4046 TRUE : FALSE;
4047 break;
4048 }
4049 }
4050
4051 /* Handle flags. */
4052 for (i = 0; i < nflg; i++)
4053 {
f36e33da 4054 const struct arc_flag_operand *flg_operand = pflags[i].flgp;
886a2506
NC		 4055
4056 /* Check if the instruction has a delay slot. */
4057 if (!strcmp (flg_operand->name, "d"))
4058 has_delay_slot = TRUE;
4059
2c52e2e8
RZ		 4060 /* There is an exceptional case when we cannot insert a flag just as
4061 it is. On ARCv2 the '.t' and '.nt' flags must be handled in
4062 relation with the relative address. Unfortunately, some of the
4063 ARC700 extensions (NPS400) also have a '.nt' flag that should be
4064 handled in the normal way.
4065
4066 Flag operands don't have an architecture field, so we can't
4067 directly validate that FLAG_OPERAND is valid for the current
4068 architecture, what we do instead is just validate that we're
4069 assembling for an ARCv2 architecture. */
4070 if ((selected_cpu.flags & ARC_OPCODE_ARCV2)
4071 && (!strcmp (flg_operand->name, "t")
4072 || !strcmp (flg_operand->name, "nt")))
886a2506
NC		 4073 {
4074 unsigned bitYoperand = 0;
4075 /* FIXME! move selection bbit/brcc in arc-opc.c. */
4076 if (!strcmp (flg_operand->name, "t"))
4077 if (!strcmp (opcode->name, "bbit0")
4078 || !strcmp (opcode->name, "bbit1"))
4079 bitYoperand = arc_NToperand;
4080 else
4081 bitYoperand = arc_Toperand;
4082 else
4083 if (!strcmp (opcode->name, "bbit0")
4084 || !strcmp (opcode->name, "bbit1"))
4085 bitYoperand = arc_Toperand;
4086 else
4087 bitYoperand = arc_NToperand;
4088
4089 gas_assert (reloc_exp != NULL);
4090 if (reloc_exp->X_op == O_constant)
4091 {
4092 /* Check if we have a constant and solved it
4093 immediately. */
4094 offsetT val = reloc_exp->X_add_number;
4095 image |= insert_operand (image, &arc_operands[bitYoperand],
4096 val, NULL, 0);
4097 }
4098 else
4099 {
4100 struct arc_fixup *fixup;
4101
4102 if (insn->nfixups >= MAX_INSN_FIXUPS)
4103 as_fatal (_("too many fixups"));
4104
4105 fixup = &insn->fixups[insn->nfixups++];
4106 fixup->exp = *reloc_exp;
4107 fixup->reloc = -bitYoperand;
4108 fixup->pcrel = pcrel;
4109 fixup->islong = FALSE;
4110 }
4111 }
4112 else
4113 image |= (flg_operand->code & ((1 << flg_operand->bits) - 1))
4114 << flg_operand->shift;
4115 }
4116
4670103e
CZ		 4117 insn->relax = relax_insn_p (opcode, tok, ntok, pflags, nflg);
4118
91fdca6f 4119 /* Instruction length. */
06fe285f 4120 insn->len = arc_opcode_len (opcode);
886a2506
NC		 4121
4122 insn->insn = image;
4123
4124 /* Update last insn status. */
4125 arc_last_insns[1] = arc_last_insns[0];
4126 arc_last_insns[0].opcode = opcode;
4127 arc_last_insns[0].has_limm = insn->has_limm;
4128 arc_last_insns[0].has_delay_slot = has_delay_slot;
4129
4130 /* Check if the current instruction is legally used. */
4131 if (arc_last_insns[1].has_delay_slot
4132 && is_br_jmp_insn_p (arc_last_insns[0].opcode))
6e3f3473 4133 as_bad (_("Insn %s has a jump/branch instruction %s in its delay slot."),
4134 arc_last_insns[1].opcode->name,
4135 arc_last_insns[0].opcode->name);
886a2506
NC		 4136}
4137
886a2506
NC		 4138void
4139arc_handle_align (fragS* fragP)
4140{
4141 if ((fragP)->fr_type == rs_align_code)
4142 {
4143 char *dest = (fragP)->fr_literal + (fragP)->fr_fix;
4144 valueT count = ((fragP)->fr_next->fr_address
4145 - (fragP)->fr_address - (fragP)->fr_fix);
4146
4147 (fragP)->fr_var = 2;
4148
4149 if (count & 1)/* Padding in the gap till the next 2-byte
4150 boundary with 0s. */
4151 {
4152 (fragP)->fr_fix++;
4153 *dest++ = 0;
4154 }
4155 /* Writing nop_s. */
4156 md_number_to_chars (dest, NOP_OPCODE_S, 2);
4157 }
4158}
4159
4160/* Here we decide which fixups can be adjusted to make them relative
4161 to the beginning of the section instead of the symbol. Basically
4162 we need to make sure that the dynamic relocations are done
4163 correctly, so in some cases we force the original symbol to be
4164 used. */
4165
4166int
4167tc_arc_fix_adjustable (fixS *fixP)
4168{
4169
4170 /* Prevent all adjustments to global symbols. */
4171 if (S_IS_EXTERNAL (fixP->fx_addsy))
4172 return 0;
4173 if (S_IS_WEAK (fixP->fx_addsy))
4174 return 0;
4175
4176 /* Adjust_reloc_syms doesn't know about the GOT. */
4177 switch (fixP->fx_r_type)
4178 {
4179 case BFD_RELOC_ARC_GOTPC32:
4180 case BFD_RELOC_ARC_PLT32:
4181 case BFD_RELOC_ARC_S25H_PCREL_PLT:
4182 case BFD_RELOC_ARC_S21H_PCREL_PLT:
4183 case BFD_RELOC_ARC_S25W_PCREL_PLT:
4184 case BFD_RELOC_ARC_S21W_PCREL_PLT:
4185 return 0;
4186
4187 default:
4188 break;
4189 }
4190
841fdfcd 4191 return 1;
886a2506
NC		 4192}
4193
4194/* Compute the reloc type of an expression EXP. */
4195
4196static void
4197arc_check_reloc (expressionS *exp,
4198 bfd_reloc_code_real_type *r_type_p)
4199{
4200 if (*r_type_p == BFD_RELOC_32
4201 && exp->X_op == O_subtract
4202 && exp->X_op_symbol != NULL
4203 && exp->X_op_symbol->bsym->section == now_seg)
6f4b1afc 4204 *r_type_p = BFD_RELOC_ARC_32_PCREL;
886a2506
NC		 4205}
4206
4207
4208/* Add expression EXP of SIZE bytes to offset OFF of fragment FRAG. */
4209
4210void
4211arc_cons_fix_new (fragS *frag,
4212 int off,
4213 int size,
4214 expressionS *exp,
4215 bfd_reloc_code_real_type r_type)
4216{
4217 r_type = BFD_RELOC_UNUSED;
4218
4219 switch (size)
4220 {
4221 case 1:
4222 r_type = BFD_RELOC_8;
4223 break;
4224
4225 case 2:
4226 r_type = BFD_RELOC_16;
4227 break;
4228
4229 case 3:
4230 r_type = BFD_RELOC_24;
4231 break;
4232
4233 case 4:
4234 r_type = BFD_RELOC_32;
4235 arc_check_reloc (exp, &r_type);
4236 break;
4237
4238 case 8:
4239 r_type = BFD_RELOC_64;
4240 break;
4241
4242 default:
4243 as_bad (_("unsupported BFD relocation size %u"), size);
4244 r_type = BFD_RELOC_UNUSED;
4245 }
4246
4247 fix_new_exp (frag, off, size, exp, 0, r_type);
4248}
4249
4250/* The actual routine that checks the ZOL conditions. */
4251
4252static void
4253check_zol (symbolS *s)
4254{
bb65a718 4255 switch (selected_cpu.mach)
886a2506
NC		 4256 {
4257 case bfd_mach_arc_arcv2:
bb65a718 4258 if (selected_cpu.flags & ARC_OPCODE_ARCv2EM)
886a2506
NC		 4259 return;
4260
4261 if (is_br_jmp_insn_p (arc_last_insns[0].opcode)
4262 || arc_last_insns[1].has_delay_slot)
4263 as_bad (_("Jump/Branch instruction detected at the end of the ZOL label @%s"),
4264 S_GET_NAME (s));
4265
4266 break;
4267 case bfd_mach_arc_arc600:
4268
4269 if (is_kernel_insn_p (arc_last_insns[0].opcode))
4270 as_bad (_("Kernel instruction detected at the end of the ZOL label @%s"),
4271 S_GET_NAME (s));
4272
4273 if (arc_last_insns[0].has_limm
4274 && is_br_jmp_insn_p (arc_last_insns[0].opcode))
4275 as_bad (_("A jump instruction with long immediate detected at the \
4276end of the ZOL label @%s"), S_GET_NAME (s));
4277
4278 /* Fall through. */
4279 case bfd_mach_arc_arc700:
4280 if (arc_last_insns[0].has_delay_slot)
4281 as_bad (_("An illegal use of delay slot detected at the end of the ZOL label @%s"),
4282 S_GET_NAME (s));
4283
4284 break;
4285 default:
4286 break;
4287 }
4288}
4289
4290/* If ZOL end check the last two instruction for illegals. */
4291void
4292arc_frob_label (symbolS * sym)
4293{
4294 if (ARC_GET_FLAG (sym) & ARC_FLAG_ZOL)
4295 check_zol (sym);
4296
4297 dwarf2_emit_label (sym);
ea1562b3 4298}
4670103e
CZ		 4299
4300/* Used because generic relaxation assumes a pc-rel value whilst we
4301 also relax instructions that use an absolute value resolved out of
4302 relative values (if that makes any sense). An example: 'add r1,
4303 r2, @.L2 - .' The symbols . and @.L2 are relative to the section
4304 but if they're in the same section we can subtract the section
4305 offset relocation which ends up in a resolved value. So if @.L2 is
4306 .text + 0x50 and . is .text + 0x10, we can say that .text + 0x50 -
4307 .text + 0x40 = 0x10. */
4308int
4309arc_pcrel_adjust (fragS *fragP)
4310{
cc07cda6
CZ		 4311 pr_debug ("arc_pcrel_adjust: address=%ld, fix=%ld, PCrel %s\n",
4312 fragP->fr_address, fragP->fr_fix,
4313 fragP->tc_frag_data.pcrel ? "Y" : "N");
4314
4670103e
CZ		 4315 if (!fragP->tc_frag_data.pcrel)
4316 return fragP->fr_address + fragP->fr_fix;
4317
cc07cda6
CZ		 4318 /* Take into account the PCL rounding. */
4319 return (fragP->fr_address + fragP->fr_fix) & 0x03;
4670103e 4320}
726c18e1
CZ		 4321
4322/* Initialize the DWARF-2 unwind information for this procedure. */
4323
4324void
4325tc_arc_frame_initial_instructions (void)
4326{
4327 /* Stack pointer is register 28. */
45a54ee5 4328 cfi_add_CFA_def_cfa (28, 0);
726c18e1
CZ		 4329}
4330
4331int
4332tc_arc_regname_to_dw2regnum (char *regname)
4333{
4334 struct symbol *sym;
4335
4336 sym = hash_find (arc_reg_hash, regname);
4337 if (sym)
4338 return S_GET_VALUE (sym);
4339
4340 return -1;
4341}
37ab9779
CZ		 4342
4343/* Adjust the symbol table. Delete found AUX register symbols. */
4344
4345void
4346arc_adjust_symtab (void)
4347{
4348 symbolS * sym;
4349
4350 for (sym = symbol_rootP; sym != NULL; sym = symbol_next (sym))
4351 {
4352 /* I've created a symbol during parsing process. Now, remove
4353 the symbol as it is found to be an AUX register. */
4354 if (ARC_GET_FLAG (sym) & ARC_FLAG_AUX)
4355 symbol_remove (sym, &symbol_rootP, &symbol_lastP);
4356 }
4357
4358 /* Now do generic ELF adjustments. */
4359 elf_adjust_symtab ();
4360}
b99747ae
CZ		 4361
4362static void
4363tokenize_extinsn (extInstruction_t *einsn)
4364{
4365 char *p, c;
4366 char *insn_name;
4367 unsigned char major_opcode;
4368 unsigned char sub_opcode;
4369 unsigned char syntax_class = 0;
4370 unsigned char syntax_class_modifiers = 0;
4371 unsigned char suffix_class = 0;
4372 unsigned int i;
4373
4374 SKIP_WHITESPACE ();
4375
4376 /* 1st: get instruction name. */
4377 p = input_line_pointer;
4378 c = get_symbol_name (&p);
4379
4380 insn_name = xstrdup (p);
4381 restore_line_pointer (c);
4382
4383 /* 2nd: get major opcode. */
4384 if (*input_line_pointer != ',')
4385 {
4386 as_bad (_("expected comma after instruction name"));
4387 ignore_rest_of_line ();
4388 return;
4389 }
4390 input_line_pointer++;
4391 major_opcode = get_absolute_expression ();
4392
4393 /* 3rd: get sub-opcode. */
4394 SKIP_WHITESPACE ();
4395
4396 if (*input_line_pointer != ',')
4397 {
4398 as_bad (_("expected comma after major opcode"));
4399 ignore_rest_of_line ();
4400 return;
4401 }
4402 input_line_pointer++;
4403 sub_opcode = get_absolute_expression ();
4404
4405 /* 4th: get suffix class. */
4406 SKIP_WHITESPACE ();
4407
4408 if (*input_line_pointer != ',')
4409 {
4410 as_bad ("expected comma after sub opcode");
4411 ignore_rest_of_line ();
4412 return;
4413 }
4414 input_line_pointer++;
4415
4416 while (1)
4417 {
4418 SKIP_WHITESPACE ();
4419
4420 for (i = 0; i < ARRAY_SIZE (suffixclass); i++)
4421 {
4422 if (!strncmp (suffixclass[i].name, input_line_pointer,
4423 suffixclass[i].len))
4424 {
c810e0b8 4425 suffix_class |= suffixclass[i].attr_class;
b99747ae
CZ		 4426 input_line_pointer += suffixclass[i].len;
4427 break;
4428 }
4429 }
4430
4431 if (i == ARRAY_SIZE (suffixclass))
4432 {
4433 as_bad ("invalid suffix class");
4434 ignore_rest_of_line ();
4435 return;
4436 }
4437
4438 SKIP_WHITESPACE ();
4439
4440 if (*input_line_pointer == '|')
4441 input_line_pointer++;
4442 else
4443 break;
4444 }
4445
4446 /* 5th: get syntax class and syntax class modifiers. */
4447 if (*input_line_pointer != ',')
4448 {
4449 as_bad ("expected comma after suffix class");
4450 ignore_rest_of_line ();
4451 return;
4452 }
4453 input_line_pointer++;
4454
4455 while (1)
4456 {
4457 SKIP_WHITESPACE ();
4458
4459 for (i = 0; i < ARRAY_SIZE (syntaxclassmod); i++)
4460 {
4461 if (!strncmp (syntaxclassmod[i].name,
4462 input_line_pointer,
4463 syntaxclassmod[i].len))
4464 {
c810e0b8 4465 syntax_class_modifiers |= syntaxclassmod[i].attr_class;
b99747ae
CZ		 4466 input_line_pointer += syntaxclassmod[i].len;
4467 break;
4468 }
4469 }
4470
4471 if (i == ARRAY_SIZE (syntaxclassmod))
4472 {
4473 for (i = 0; i < ARRAY_SIZE (syntaxclass); i++)
4474 {
4475 if (!strncmp (syntaxclass[i].name,
4476 input_line_pointer,
4477 syntaxclass[i].len))
4478 {
c810e0b8 4479 syntax_class |= syntaxclass[i].attr_class;
b99747ae
CZ		 4480 input_line_pointer += syntaxclass[i].len;
4481 break;
4482 }
4483 }
4484
4485 if (i == ARRAY_SIZE (syntaxclass))
4486 {
4487 as_bad ("missing syntax class");
4488 ignore_rest_of_line ();
4489 return;
4490 }
4491 }
4492
4493 SKIP_WHITESPACE ();
4494
4495 if (*input_line_pointer == '|')
4496 input_line_pointer++;
4497 else
4498 break;
4499 }
4500
4501 demand_empty_rest_of_line ();
4502
4503 einsn->name = insn_name;
4504 einsn->major = major_opcode;
4505 einsn->minor = sub_opcode;
4506 einsn->syntax = syntax_class;
4507 einsn->modsyn = syntax_class_modifiers;
4508 einsn->suffix = suffix_class;
4509 einsn->flags = syntax_class
4510 | (syntax_class_modifiers & ARC_OP1_IMM_IMPLIED ? 0x10 : 0);
4511}
4512
4513/* Generate an extension section. */
4514
4515static int
4516arc_set_ext_seg (void)
4517{
4518 if (!arcext_section)
4519 {
4520 arcext_section = subseg_new (".arcextmap", 0);
4521 bfd_set_section_flags (stdoutput, arcext_section,
4522 SEC_READONLY | SEC_HAS_CONTENTS);
4523 }
4524 else
4525 subseg_set (arcext_section, 0);
4526 return 1;
4527}
4528
4529/* Create an extension instruction description in the arc extension
4530 section of the output file.
4531 The structure for an instruction is like this:
4532 [0]: Length of the record.
4533 [1]: Type of the record.
4534
4535 [2]: Major opcode.
4536 [3]: Sub-opcode.
4537 [4]: Syntax (flags).
4538 [5]+ Name instruction.
4539
4540 The sequence is terminated by an empty entry. */
4541
4542static void
4543create_extinst_section (extInstruction_t *einsn)
4544{
4545
4546 segT old_sec = now_seg;
4547 int old_subsec = now_subseg;
4548 char *p;
4549 int name_len = strlen (einsn->name);
4550
4551 arc_set_ext_seg ();
4552
4553 p = frag_more (1);
4554 *p = 5 + name_len + 1;
4555 p = frag_more (1);
4556 *p = EXT_INSTRUCTION;
4557 p = frag_more (1);
4558 *p = einsn->major;
4559 p = frag_more (1);
4560 *p = einsn->minor;
4561 p = frag_more (1);
4562 *p = einsn->flags;
4563 p = frag_more (name_len + 1);
4564 strcpy (p, einsn->name);
4565
4566 subseg_set (old_sec, old_subsec);
4567}
4568
4569/* Handler .extinstruction pseudo-op. */
4570
4571static void
4572arc_extinsn (int ignore ATTRIBUTE_UNUSED)
4573{
4574 extInstruction_t einsn;
4575 struct arc_opcode *arc_ext_opcodes;
4576 const char *errmsg = NULL;
4577 unsigned char moplow, mophigh;
4578
4579 memset (&einsn, 0, sizeof (einsn));
4580 tokenize_extinsn (&einsn);
4581
4582 /* Check if the name is already used. */
4583 if (arc_find_opcode (einsn.name))
4584 as_warn (_("Pseudocode already used %s"), einsn.name);
4585
4586 /* Check the opcode ranges. */
4587 moplow = 0x05;
bb65a718
AB		 4588 mophigh = (selected_cpu.flags & (ARC_OPCODE_ARCv2EM
4589 | ARC_OPCODE_ARCv2HS)) ? 0x07 : 0x0a;
b99747ae
CZ		 4590
4591 if ((einsn.major > mophigh) || (einsn.major < moplow))
4592 as_fatal (_("major opcode not in range [0x%02x - 0x%02x]"), moplow, mophigh);
4593
4594 if ((einsn.minor > 0x3f) && (einsn.major != 0x0a)
4595 && (einsn.major != 5) && (einsn.major != 9))
4596 as_fatal (_("minor opcode not in range [0x00 - 0x3f]"));
4597
945e0f82 4598 switch (einsn.syntax & ARC_SYNTAX_MASK)
b99747ae
CZ		 4599 {
4600 case ARC_SYNTAX_3OP:
4601 if (einsn.modsyn & ARC_OP1_IMM_IMPLIED)
4602 as_fatal (_("Improper use of OP1_IMM_IMPLIED"));
4603 break;
4604 case ARC_SYNTAX_2OP:
945e0f82
CZ		 4605 case ARC_SYNTAX_1OP:
4606 case ARC_SYNTAX_NOP:
b99747ae
CZ		 4607 if (einsn.modsyn & ARC_OP1_MUST_BE_IMM)
4608 as_fatal (_("Improper use of OP1_MUST_BE_IMM"));
4609 break;
4610 default:
4611 break;
4612 }
4613
bb65a718 4614 arc_ext_opcodes = arcExtMap_genOpcode (&einsn, selected_cpu.flags, &errmsg);
b99747ae
CZ		 4615 if (arc_ext_opcodes == NULL)
4616 {
4617 if (errmsg)
4618 as_fatal ("%s", errmsg);
4619 else
4620 as_fatal (_("Couldn't generate extension instruction opcodes"));
4621 }
4622 else if (errmsg)
4623 as_warn ("%s", errmsg);
4624
4625 /* Insert the extension instruction. */
4626 arc_insert_opcode ((const struct arc_opcode *) arc_ext_opcodes);
4627
4628 create_extinst_section (&einsn);
4629}
4630
06911889 4631static bfd_boolean
f36e33da
CZ		 4632tokenize_extregister (extRegister_t *ereg, int opertype)
4633{
4634 char *name;
4635 char *mode;
4636 char c;
4637 char *p;
4638 int number, imode = 0;
4639 bfd_boolean isCore_p = (opertype == EXT_CORE_REGISTER) ? TRUE : FALSE;
4640 bfd_boolean isReg_p = (opertype == EXT_CORE_REGISTER
4641 || opertype == EXT_AUX_REGISTER) ? TRUE : FALSE;
4642
4643 /* 1st: get register name. */
4644 SKIP_WHITESPACE ();
4645 p = input_line_pointer;
4646 c = get_symbol_name (&p);
4647
4648 name = xstrdup (p);
4649 restore_line_pointer (c);
4650
4651 /* 2nd: get register number. */
4652 SKIP_WHITESPACE ();
4653
4654 if (*input_line_pointer != ',')
4655 {
06911889 4656 as_bad (_("expected comma after name"));
f36e33da
CZ		 4657 ignore_rest_of_line ();
4658 free (name);
06911889 4659 return FALSE;
f36e33da
CZ		 4660 }
4661 input_line_pointer++;
4662 number = get_absolute_expression ();
4663
06911889
CZ		 4664 if ((number < 0)
4665 && (opertype != EXT_AUX_REGISTER))
f36e33da 4666 {
06911889
CZ		 4667 as_bad (_("%s second argument cannot be a negative number %d"),
4668 isCore_p ? "extCoreRegister's" : "extCondCode's",
4669 number);
f36e33da
CZ		 4670 ignore_rest_of_line ();
4671 free (name);
06911889 4672 return FALSE;
f36e33da
CZ		 4673 }
4674
4675 if (isReg_p)
4676 {
4677 /* 3rd: get register mode. */
4678 SKIP_WHITESPACE ();
4679
4680 if (*input_line_pointer != ',')
4681 {
4682 as_bad (_("expected comma after register number"));
4683 ignore_rest_of_line ();
4684 free (name);
06911889 4685 return FALSE;
f36e33da
CZ		 4686 }
4687
4688 input_line_pointer++;
4689 mode = input_line_pointer;
4690
4691 if (!strncmp (mode, "r|w", 3))
4692 {
4693 imode = 0;
4694 input_line_pointer += 3;
4695 }
4696 else if (!strncmp (mode, "r", 1))
4697 {
4698 imode = ARC_REGISTER_READONLY;
4699 input_line_pointer += 1;
4700 }
4701 else if (strncmp (mode, "w", 1))
4702 {
4703 as_bad (_("invalid mode"));
4704 ignore_rest_of_line ();
4705 free (name);
06911889 4706 return FALSE;
f36e33da
CZ		 4707 }
4708 else
4709 {
4710 imode = ARC_REGISTER_WRITEONLY;
4711 input_line_pointer += 1;
4712 }
4713 }
4714
4715 if (isCore_p)
4716 {
4717 /* 4th: get core register shortcut. */
4718 SKIP_WHITESPACE ();
4719 if (*input_line_pointer != ',')
4720 {
4721 as_bad (_("expected comma after register mode"));
4722 ignore_rest_of_line ();
4723 free (name);
06911889 4724 return FALSE;
f36e33da
CZ		 4725 }
4726
4727 input_line_pointer++;
4728
4729 if (!strncmp (input_line_pointer, "cannot_shortcut", 15))
4730 {
4731 imode |= ARC_REGISTER_NOSHORT_CUT;
4732 input_line_pointer += 15;
4733 }
4734 else if (strncmp (input_line_pointer, "can_shortcut", 12))
4735 {
4736 as_bad (_("shortcut designator invalid"));
4737 ignore_rest_of_line ();
4738 free (name);
06911889 4739 return FALSE;
f36e33da
CZ		 4740 }
4741 else
4742 {
4743 input_line_pointer += 12;
4744 }
4745 }
4746 demand_empty_rest_of_line ();
4747
4748 ereg->name = name;
4749 ereg->number = number;
4750 ereg->imode = imode;
06911889 4751 return TRUE;
f36e33da
CZ		 4752}
4753
4754/* Create an extension register/condition description in the arc
4755 extension section of the output file.
4756
4757 The structure for an instruction is like this:
4758 [0]: Length of the record.
4759 [1]: Type of the record.
4760
4761 For core regs and condition codes:
4762 [2]: Value.
4763 [3]+ Name.
4764
33eaf5de 4765 For auxiliary registers:
f36e33da
CZ		 4766 [2..5]: Value.
4767 [6]+ Name
4768
4769 The sequence is terminated by an empty entry. */
4770
4771static void
4772create_extcore_section (extRegister_t *ereg, int opertype)
4773{
4774 segT old_sec = now_seg;
4775 int old_subsec = now_subseg;
4776 char *p;
4777 int name_len = strlen (ereg->name);
4778
4779 arc_set_ext_seg ();
4780
4781 switch (opertype)
4782 {
4783 case EXT_COND_CODE:
4784 case EXT_CORE_REGISTER:
4785 p = frag_more (1);
4786 *p = 3 + name_len + 1;
4787 p = frag_more (1);
4788 *p = opertype;
4789 p = frag_more (1);
4790 *p = ereg->number;
4791 break;
4792 case EXT_AUX_REGISTER:
4793 p = frag_more (1);
4794 *p = 6 + name_len + 1;
4795 p = frag_more (1);
4796 *p = EXT_AUX_REGISTER;
4797 p = frag_more (1);
4798 *p = (ereg->number >> 24) & 0xff;
4799 p = frag_more (1);
4800 *p = (ereg->number >> 16) & 0xff;
4801 p = frag_more (1);
4802 *p = (ereg->number >> 8) & 0xff;
4803 p = frag_more (1);
4804 *p = (ereg->number) & 0xff;
4805 break;
4806 default:
4807 break;
4808 }
4809
4810 p = frag_more (name_len + 1);
4811 strcpy (p, ereg->name);
4812
4813 subseg_set (old_sec, old_subsec);
4814}
4815
4816/* Handler .extCoreRegister pseudo-op. */
4817
4818static void
4819arc_extcorereg (int opertype)
4820{
4821 extRegister_t ereg;
4822 struct arc_aux_reg *auxr;
4823 const char *retval;
4824 struct arc_flag_operand *ccode;
4825
4826 memset (&ereg, 0, sizeof (ereg));
06911889
CZ		 4827 if (!tokenize_extregister (&ereg, opertype))
4828 return;
f36e33da
CZ		 4829
4830 switch (opertype)
4831 {
4832 case EXT_CORE_REGISTER:
4833 /* Core register. */
4834 if (ereg.number > 60)
4835 as_bad (_("core register %s value (%d) too large"), ereg.name,
4836 ereg.number);
4837 declare_register (ereg.name, ereg.number);
4838 break;
4839 case EXT_AUX_REGISTER:
4840 /* Auxiliary register. */
add39d23 4841 auxr = XNEW (struct arc_aux_reg);
f36e33da 4842 auxr->name = ereg.name;
bb65a718 4843 auxr->cpu = selected_cpu.flags;
f36e33da
CZ		 4844 auxr->subclass = NONE;
4845 auxr->address = ereg.number;
4846 retval = hash_insert (arc_aux_hash, auxr->name, (void *) auxr);
4847 if (retval)
4848 as_fatal (_("internal error: can't hash aux register '%s': %s"),
4849 auxr->name, retval);
4850 break;
4851 case EXT_COND_CODE:
4852 /* Condition code. */
4853 if (ereg.number > 31)
4854 as_bad (_("condition code %s value (%d) too large"), ereg.name,
4855 ereg.number);
4856 ext_condcode.size ++;
4857 ext_condcode.arc_ext_condcode =
add39d23
TS		 4858 XRESIZEVEC (struct arc_flag_operand, ext_condcode.arc_ext_condcode,
4859 ext_condcode.size + 1);
f36e33da
CZ		 4860 if (ext_condcode.arc_ext_condcode == NULL)
4861 as_fatal (_("Virtual memory exhausted"));
4862
4863 ccode = ext_condcode.arc_ext_condcode + ext_condcode.size - 1;
4864 ccode->name = ereg.name;
4865 ccode->code = ereg.number;
4866 ccode->bits = 5;
4867 ccode->shift = 0;
4868 ccode->favail = 0; /* not used. */
4869 ccode++;
4870 memset (ccode, 0, sizeof (struct arc_flag_operand));
4871 break;
4872 default:
4873 as_bad (_("Unknown extension"));
4874 break;
4875 }
4876 create_extcore_section (&ereg, opertype);
4877}
4878
53a346d8
CZ		 4879/* Parse a .arc_attribute directive. */
4880
4881static void
4882arc_attribute (int ignored ATTRIBUTE_UNUSED)
4883{
4884 int tag = obj_elf_vendor_attribute (OBJ_ATTR_PROC);
4885
4886 if (tag < NUM_KNOWN_OBJ_ATTRIBUTES)
4887 attributes_set_explicitly[tag] = TRUE;
4888}
4889
4890/* Set an attribute if it has not already been set by the user. */
4891
4892static void
4893arc_set_attribute_int (int tag, int value)
4894{
4895 if (tag < 1
4896 || tag >= NUM_KNOWN_OBJ_ATTRIBUTES
4897 || !attributes_set_explicitly[tag])
4898 bfd_elf_add_proc_attr_int (stdoutput, tag, value);
4899}
4900
4901static void
4902arc_set_attribute_string (int tag, const char *value)
4903{
4904 if (tag < 1
4905 || tag >= NUM_KNOWN_OBJ_ATTRIBUTES
4906 || !attributes_set_explicitly[tag])
4907 bfd_elf_add_proc_attr_string (stdoutput, tag, value);
4908}
4909
4910/* Allocate and concatenate two strings. s1 can be NULL but not
4911 s2. s1 pointer is freed at end of this procedure. */
4912
4913static char *
4914arc_stralloc (char * s1, const char * s2)
4915{
4916 char * p;
4917 int len = 0;
4918
4919 if (s1)
4920 len = strlen (s1) + 1;
4921
4922 /* Only s1 can be null. */
4923 gas_assert (s2);
4924 len += strlen (s2) + 1;
4925
4926 p = (char *) xmalloc (len);
4927 if (p == NULL)
4928 as_fatal (_("Virtual memory exhausted"));
4929
4930 if (s1)
4931 {
4932 strcpy (p, s1);
4933 strcat (p, ",");
4934 strcat (p, s2);
4935 free (s1);
4936 }
4937 else
4938 strcpy (p, s2);
4939
4940 return p;
4941}
4942
4943/* Set the public ARC object attributes. */
4944
4945static void
4946arc_set_public_attributes (void)
4947{
4948 int base = 0;
4949 char *s = NULL;
4950 unsigned int i;
4951
4952 /* Tag_ARC_CPU_name. */
4953 arc_set_attribute_string (Tag_ARC_CPU_name, selected_cpu.name);
4954
4955 /* Tag_ARC_CPU_base. */
4956 switch (selected_cpu.eflags & EF_ARC_MACH_MSK)
4957 {
4958 case E_ARC_MACH_ARC600:
4959 case E_ARC_MACH_ARC601:
4960 base = TAG_CPU_ARC6xx;
4961 break;
4962 case E_ARC_MACH_ARC700:
4963 base = TAG_CPU_ARC7xx;
4964 break;
4965 case EF_ARC_CPU_ARCV2EM:
4966 base = TAG_CPU_ARCEM;
4967 break;
4968 case EF_ARC_CPU_ARCV2HS:
4969 base = TAG_CPU_ARCHS;
4970 break;
4971 default:
4972 base = 0;
4973 break;
4974 }
4975 if (attributes_set_explicitly[Tag_ARC_CPU_base]
4976 && (base != bfd_elf_get_obj_attr_int (stdoutput, OBJ_ATTR_PROC,
4977 Tag_ARC_CPU_base)))
4978 as_warn (_("Overwrite explicitly set Tag_ARC_CPU_base"));
4979 bfd_elf_add_proc_attr_int (stdoutput, Tag_ARC_CPU_base, base);
4980
4981 /* Tag_ARC_ABI_osver. */
4982 if (attributes_set_explicitly[Tag_ARC_ABI_osver])
4983 {
4984 int val = bfd_elf_get_obj_attr_int (stdoutput, OBJ_ATTR_PROC,
4985 Tag_ARC_ABI_osver);
4986
4987 selected_cpu.eflags = ((selected_cpu.eflags & ~EF_ARC_OSABI_MSK)
4988 | (val & 0x0f << 8));
4989 }
4990 else
4991 {
4992 arc_set_attribute_int (Tag_ARC_ABI_osver, E_ARC_OSABI_CURRENT >> 8);
4993 }
4994
4995 /* Tag_ARC_ISA_config. */
4996 arc_check_feature();
4997
4998 for (i = 0; i < ARRAY_SIZE (feature_list); i++)
4999 if (selected_cpu.features & feature_list[i].feature)
5000 s = arc_stralloc (s, feature_list[i].attr);
5001
5002 if (s)
5003 arc_set_attribute_string (Tag_ARC_ISA_config, s);
5004
5005 /* Tag_ARC_ISA_mpy_option. */
5006 arc_set_attribute_int (Tag_ARC_ISA_mpy_option, mpy_option);
5007
5008 /* Tag_ARC_ABI_pic. */
5009 arc_set_attribute_int (Tag_ARC_ABI_pic, pic_option);
5010
5011 /* Tag_ARC_ABI_sda. */
5012 arc_set_attribute_int (Tag_ARC_ABI_sda, sda_option);
5013
5014 /* Tag_ARC_ABI_tls. */
5015 arc_set_attribute_int (Tag_ARC_ABI_tls, tls_option);
5016}
5017
5018/* Add the default contents for the .ARC.attributes section. */
5019
5020void
5021arc_md_end (void)
5022{
5023 arc_set_public_attributes ();
5024
5025 if (!bfd_set_arch_mach (stdoutput, bfd_arch_arc, selected_cpu.mach))
5026 as_fatal (_("could not set architecture and machine"));
5027
5028 bfd_set_private_flags (stdoutput, selected_cpu.eflags);
5029}
5030
5031void arc_copy_symbol_attributes (symbolS *dest, symbolS *src)
5032{
5033 ARC_GET_FLAG (dest) = ARC_GET_FLAG (src);
5034}
5035
5036int arc_convert_symbolic_attribute (const char *name)
5037{
5038 static const struct
5039 {
5040 const char * name;
5041 const int tag;
5042 }
5043 attribute_table[] =
5044 {
5045#define T(tag) {#tag, tag}
5046 T (Tag_ARC_PCS_config),
5047 T (Tag_ARC_CPU_base),
5048 T (Tag_ARC_CPU_variation),
5049 T (Tag_ARC_CPU_name),
5050 T (Tag_ARC_ABI_rf16),
5051 T (Tag_ARC_ABI_osver),
5052 T (Tag_ARC_ABI_sda),
5053 T (Tag_ARC_ABI_pic),
5054 T (Tag_ARC_ABI_tls),
5055 T (Tag_ARC_ABI_enumsize),
5056 T (Tag_ARC_ABI_exceptions),
5057 T (Tag_ARC_ABI_double_size),
5058 T (Tag_ARC_ISA_config),
5059 T (Tag_ARC_ISA_apex),
5060 T (Tag_ARC_ISA_mpy_option)
5061#undef T
5062 };
5063 unsigned int i;
5064
5065 if (name == NULL)
5066 return -1;
5067
5068 for (i = 0; i < ARRAY_SIZE (attribute_table); i++)
5069 if (streq (name, attribute_table[i].name))
5070 return attribute_table[i].tag;
5071
5072 return -1;
5073}
5074
b99747ae
CZ		 5075/* Local variables:
5076 eval: (c-set-style "gnu")
5077 indent-tabs-mode: t
5078 End: */
GDB Binutils - Deliverables
This page took 1.002347 seconds and 4 git commands to generate.