Commit | Line | Data |
---|---|---|
b99bd4ef | 1 | /* tc-arm.c -- Assemble for the ARM |
b90efa5b | 2 | Copyright (C) 1994-2015 Free Software Foundation, Inc. |
b99bd4ef NC |
3 | Contributed by Richard Earnshaw (rwe@pegasus.esprit.ec.org) |
4 | Modified by David Taylor (dtaylor@armltd.co.uk) | |
22d9c8c5 | 5 | Cirrus coprocessor mods by Aldy Hernandez (aldyh@redhat.com) |
34920d91 NC |
6 | Cirrus coprocessor fixes by Petko Manolov (petkan@nucleusys.com) |
7 | Cirrus coprocessor fixes by Vladimir Ivanov (vladitx@nucleusys.com) | |
b99bd4ef NC |
8 | |
9 | This file is part of GAS, the GNU Assembler. | |
10 | ||
11 | GAS is free software; you can redistribute it and/or modify | |
12 | it under the terms of the GNU General Public License as published by | |
ec2655a6 | 13 | the Free Software Foundation; either version 3, or (at your option) |
b99bd4ef NC |
14 | any later version. |
15 | ||
16 | GAS is distributed in the hope that it will be useful, | |
17 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
c19d1205 | 18 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
b99bd4ef NC |
19 | GNU General Public License for more details. |
20 | ||
21 | You should have received a copy of the GNU General Public License | |
22 | along with GAS; see the file COPYING. If not, write to the Free | |
699d2810 NC |
23 | Software Foundation, 51 Franklin Street - Fifth Floor, Boston, MA |
24 | 02110-1301, USA. */ | |
b99bd4ef | 25 | |
42a68e18 | 26 | #include "as.h" |
5287ad62 | 27 | #include <limits.h> |
037e8744 | 28 | #include <stdarg.h> |
c19d1205 | 29 | #define NO_RELOC 0 |
3882b010 | 30 | #include "safe-ctype.h" |
b99bd4ef NC |
31 | #include "subsegs.h" |
32 | #include "obstack.h" | |
3da1d841 | 33 | #include "libiberty.h" |
f263249b RE |
34 | #include "opcode/arm.h" |
35 | ||
b99bd4ef NC |
36 | #ifdef OBJ_ELF |
37 | #include "elf/arm.h" | |
a394c00f | 38 | #include "dw2gencfi.h" |
b99bd4ef NC |
39 | #endif |
40 | ||
f0927246 NC |
41 | #include "dwarf2dbg.h" |
42 | ||
7ed4c4c5 NC |
43 | #ifdef OBJ_ELF |
44 | /* Must be at least the size of the largest unwind opcode (currently two). */ | |
45 | #define ARM_OPCODE_CHUNK_SIZE 8 | |
46 | ||
47 | /* This structure holds the unwinding state. */ | |
48 | ||
49 | static struct | |
50 | { | |
c19d1205 ZW |
51 | symbolS * proc_start; |
52 | symbolS * table_entry; | |
53 | symbolS * personality_routine; | |
54 | int personality_index; | |
7ed4c4c5 | 55 | /* The segment containing the function. */ |
c19d1205 ZW |
56 | segT saved_seg; |
57 | subsegT saved_subseg; | |
7ed4c4c5 NC |
58 | /* Opcodes generated from this function. */ |
59 | unsigned char * opcodes; | |
c19d1205 ZW |
60 | int opcode_count; |
61 | int opcode_alloc; | |
7ed4c4c5 | 62 | /* The number of bytes pushed to the stack. */ |
c19d1205 | 63 | offsetT frame_size; |
7ed4c4c5 NC |
64 | /* We don't add stack adjustment opcodes immediately so that we can merge |
65 | multiple adjustments. We can also omit the final adjustment | |
66 | when using a frame pointer. */ | |
c19d1205 | 67 | offsetT pending_offset; |
7ed4c4c5 | 68 | /* These two fields are set by both unwind_movsp and unwind_setfp. They |
c19d1205 ZW |
69 | hold the reg+offset to use when restoring sp from a frame pointer. */ |
70 | offsetT fp_offset; | |
71 | int fp_reg; | |
7ed4c4c5 | 72 | /* Nonzero if an unwind_setfp directive has been seen. */ |
c19d1205 | 73 | unsigned fp_used:1; |
7ed4c4c5 | 74 | /* Nonzero if the last opcode restores sp from fp_reg. */ |
c19d1205 | 75 | unsigned sp_restored:1; |
7ed4c4c5 NC |
76 | } unwind; |
77 | ||
8b1ad454 NC |
78 | #endif /* OBJ_ELF */ |
79 | ||
4962c51a MS |
80 | /* Results from operand parsing worker functions. */ |
81 | ||
82 | typedef enum | |
83 | { | |
84 | PARSE_OPERAND_SUCCESS, | |
85 | PARSE_OPERAND_FAIL, | |
86 | PARSE_OPERAND_FAIL_NO_BACKTRACK | |
87 | } parse_operand_result; | |
88 | ||
33a392fb PB |
89 | enum arm_float_abi |
90 | { | |
91 | ARM_FLOAT_ABI_HARD, | |
92 | ARM_FLOAT_ABI_SOFTFP, | |
93 | ARM_FLOAT_ABI_SOFT | |
94 | }; | |
95 | ||
c19d1205 | 96 | /* Types of processor to assemble for. */ |
b99bd4ef | 97 | #ifndef CPU_DEFAULT |
8a59fff3 | 98 | /* The code that was here used to select a default CPU depending on compiler |
fa94de6b | 99 | pre-defines which were only present when doing native builds, thus |
8a59fff3 MGD |
100 | changing gas' default behaviour depending upon the build host. |
101 | ||
102 | If you have a target that requires a default CPU option then the you | |
103 | should define CPU_DEFAULT here. */ | |
b99bd4ef NC |
104 | #endif |
105 | ||
106 | #ifndef FPU_DEFAULT | |
c820d418 MM |
107 | # ifdef TE_LINUX |
108 | # define FPU_DEFAULT FPU_ARCH_FPA | |
109 | # elif defined (TE_NetBSD) | |
110 | # ifdef OBJ_ELF | |
111 | # define FPU_DEFAULT FPU_ARCH_VFP /* Soft-float, but VFP order. */ | |
112 | # else | |
113 | /* Legacy a.out format. */ | |
114 | # define FPU_DEFAULT FPU_ARCH_FPA /* Soft-float, but FPA order. */ | |
115 | # endif | |
4e7fd91e PB |
116 | # elif defined (TE_VXWORKS) |
117 | # define FPU_DEFAULT FPU_ARCH_VFP /* Soft-float, VFP order. */ | |
c820d418 MM |
118 | # else |
119 | /* For backwards compatibility, default to FPA. */ | |
120 | # define FPU_DEFAULT FPU_ARCH_FPA | |
121 | # endif | |
122 | #endif /* ifndef FPU_DEFAULT */ | |
b99bd4ef | 123 | |
c19d1205 | 124 | #define streq(a, b) (strcmp (a, b) == 0) |
b99bd4ef | 125 | |
e74cfd16 PB |
126 | static arm_feature_set cpu_variant; |
127 | static arm_feature_set arm_arch_used; | |
128 | static arm_feature_set thumb_arch_used; | |
b99bd4ef | 129 | |
b99bd4ef | 130 | /* Flags stored in private area of BFD structure. */ |
c19d1205 ZW |
131 | static int uses_apcs_26 = FALSE; |
132 | static int atpcs = FALSE; | |
b34976b6 AM |
133 | static int support_interwork = FALSE; |
134 | static int uses_apcs_float = FALSE; | |
c19d1205 | 135 | static int pic_code = FALSE; |
845b51d6 | 136 | static int fix_v4bx = FALSE; |
278df34e NS |
137 | /* Warn on using deprecated features. */ |
138 | static int warn_on_deprecated = TRUE; | |
139 | ||
2e6976a8 DG |
140 | /* Understand CodeComposer Studio assembly syntax. */ |
141 | bfd_boolean codecomposer_syntax = FALSE; | |
03b1477f RE |
142 | |
143 | /* Variables that we set while parsing command-line options. Once all | |
144 | options have been read we re-process these values to set the real | |
145 | assembly flags. */ | |
e74cfd16 PB |
146 | static const arm_feature_set *legacy_cpu = NULL; |
147 | static const arm_feature_set *legacy_fpu = NULL; | |
148 | ||
149 | static const arm_feature_set *mcpu_cpu_opt = NULL; | |
150 | static const arm_feature_set *mcpu_fpu_opt = NULL; | |
151 | static const arm_feature_set *march_cpu_opt = NULL; | |
152 | static const arm_feature_set *march_fpu_opt = NULL; | |
153 | static const arm_feature_set *mfpu_opt = NULL; | |
7a1d4c38 | 154 | static const arm_feature_set *object_arch = NULL; |
e74cfd16 PB |
155 | |
156 | /* Constants for known architecture features. */ | |
157 | static const arm_feature_set fpu_default = FPU_DEFAULT; | |
158 | static const arm_feature_set fpu_arch_vfp_v1 = FPU_ARCH_VFP_V1; | |
159 | static const arm_feature_set fpu_arch_vfp_v2 = FPU_ARCH_VFP_V2; | |
5287ad62 JB |
160 | static const arm_feature_set fpu_arch_vfp_v3 = FPU_ARCH_VFP_V3; |
161 | static const arm_feature_set fpu_arch_neon_v1 = FPU_ARCH_NEON_V1; | |
e74cfd16 PB |
162 | static const arm_feature_set fpu_arch_fpa = FPU_ARCH_FPA; |
163 | static const arm_feature_set fpu_any_hard = FPU_ANY_HARD; | |
164 | static const arm_feature_set fpu_arch_maverick = FPU_ARCH_MAVERICK; | |
165 | static const arm_feature_set fpu_endian_pure = FPU_ARCH_ENDIAN_PURE; | |
166 | ||
167 | #ifdef CPU_DEFAULT | |
168 | static const arm_feature_set cpu_default = CPU_DEFAULT; | |
169 | #endif | |
170 | ||
171 | static const arm_feature_set arm_ext_v1 = ARM_FEATURE (ARM_EXT_V1, 0); | |
172 | static const arm_feature_set arm_ext_v2 = ARM_FEATURE (ARM_EXT_V1, 0); | |
173 | static const arm_feature_set arm_ext_v2s = ARM_FEATURE (ARM_EXT_V2S, 0); | |
174 | static const arm_feature_set arm_ext_v3 = ARM_FEATURE (ARM_EXT_V3, 0); | |
175 | static const arm_feature_set arm_ext_v3m = ARM_FEATURE (ARM_EXT_V3M, 0); | |
176 | static const arm_feature_set arm_ext_v4 = ARM_FEATURE (ARM_EXT_V4, 0); | |
177 | static const arm_feature_set arm_ext_v4t = ARM_FEATURE (ARM_EXT_V4T, 0); | |
178 | static const arm_feature_set arm_ext_v5 = ARM_FEATURE (ARM_EXT_V5, 0); | |
179 | static const arm_feature_set arm_ext_v4t_5 = | |
180 | ARM_FEATURE (ARM_EXT_V4T | ARM_EXT_V5, 0); | |
181 | static const arm_feature_set arm_ext_v5t = ARM_FEATURE (ARM_EXT_V5T, 0); | |
182 | static const arm_feature_set arm_ext_v5e = ARM_FEATURE (ARM_EXT_V5E, 0); | |
183 | static const arm_feature_set arm_ext_v5exp = ARM_FEATURE (ARM_EXT_V5ExP, 0); | |
184 | static const arm_feature_set arm_ext_v5j = ARM_FEATURE (ARM_EXT_V5J, 0); | |
185 | static const arm_feature_set arm_ext_v6 = ARM_FEATURE (ARM_EXT_V6, 0); | |
186 | static const arm_feature_set arm_ext_v6k = ARM_FEATURE (ARM_EXT_V6K, 0); | |
e74cfd16 | 187 | static const arm_feature_set arm_ext_v6t2 = ARM_FEATURE (ARM_EXT_V6T2, 0); |
b2a5fbdc | 188 | static const arm_feature_set arm_ext_v6m = ARM_FEATURE (ARM_EXT_V6M, 0); |
62b3e311 | 189 | static const arm_feature_set arm_ext_v6_notm = ARM_FEATURE (ARM_EXT_V6_NOTM, 0); |
9e3c6df6 | 190 | static const arm_feature_set arm_ext_v6_dsp = ARM_FEATURE (ARM_EXT_V6_DSP, 0); |
7e806470 PB |
191 | static const arm_feature_set arm_ext_barrier = ARM_FEATURE (ARM_EXT_BARRIER, 0); |
192 | static const arm_feature_set arm_ext_msr = ARM_FEATURE (ARM_EXT_THUMB_MSR, 0); | |
62b3e311 PB |
193 | static const arm_feature_set arm_ext_div = ARM_FEATURE (ARM_EXT_DIV, 0); |
194 | static const arm_feature_set arm_ext_v7 = ARM_FEATURE (ARM_EXT_V7, 0); | |
195 | static const arm_feature_set arm_ext_v7a = ARM_FEATURE (ARM_EXT_V7A, 0); | |
196 | static const arm_feature_set arm_ext_v7r = ARM_FEATURE (ARM_EXT_V7R, 0); | |
9e3c6df6 | 197 | static const arm_feature_set arm_ext_v7m = ARM_FEATURE (ARM_EXT_V7M, 0); |
bca38921 | 198 | static const arm_feature_set arm_ext_v8 = ARM_FEATURE (ARM_EXT_V8, 0); |
7e806470 | 199 | static const arm_feature_set arm_ext_m = |
b2a5fbdc | 200 | ARM_FEATURE (ARM_EXT_V6M | ARM_EXT_OS | ARM_EXT_V7M, 0); |
60e5ef9f | 201 | static const arm_feature_set arm_ext_mp = ARM_FEATURE (ARM_EXT_MP, 0); |
f4c65163 | 202 | static const arm_feature_set arm_ext_sec = ARM_FEATURE (ARM_EXT_SEC, 0); |
b2a5fbdc | 203 | static const arm_feature_set arm_ext_os = ARM_FEATURE (ARM_EXT_OS, 0); |
eea54501 | 204 | static const arm_feature_set arm_ext_adiv = ARM_FEATURE (ARM_EXT_ADIV, 0); |
90ec0d68 | 205 | static const arm_feature_set arm_ext_virt = ARM_FEATURE (ARM_EXT_VIRT, 0); |
e74cfd16 PB |
206 | |
207 | static const arm_feature_set arm_arch_any = ARM_ANY; | |
208 | static const arm_feature_set arm_arch_full = ARM_FEATURE (-1, -1); | |
209 | static const arm_feature_set arm_arch_t2 = ARM_ARCH_THUMB2; | |
210 | static const arm_feature_set arm_arch_none = ARM_ARCH_NONE; | |
251665fc | 211 | static const arm_feature_set arm_arch_v6m_only = ARM_ARCH_V6M_ONLY; |
e74cfd16 | 212 | |
2d447fca JM |
213 | static const arm_feature_set arm_cext_iwmmxt2 = |
214 | ARM_FEATURE (0, ARM_CEXT_IWMMXT2); | |
e74cfd16 PB |
215 | static const arm_feature_set arm_cext_iwmmxt = |
216 | ARM_FEATURE (0, ARM_CEXT_IWMMXT); | |
217 | static const arm_feature_set arm_cext_xscale = | |
218 | ARM_FEATURE (0, ARM_CEXT_XSCALE); | |
219 | static const arm_feature_set arm_cext_maverick = | |
220 | ARM_FEATURE (0, ARM_CEXT_MAVERICK); | |
221 | static const arm_feature_set fpu_fpa_ext_v1 = ARM_FEATURE (0, FPU_FPA_EXT_V1); | |
222 | static const arm_feature_set fpu_fpa_ext_v2 = ARM_FEATURE (0, FPU_FPA_EXT_V2); | |
223 | static const arm_feature_set fpu_vfp_ext_v1xd = | |
224 | ARM_FEATURE (0, FPU_VFP_EXT_V1xD); | |
225 | static const arm_feature_set fpu_vfp_ext_v1 = ARM_FEATURE (0, FPU_VFP_EXT_V1); | |
226 | static const arm_feature_set fpu_vfp_ext_v2 = ARM_FEATURE (0, FPU_VFP_EXT_V2); | |
62f3b8c8 | 227 | static const arm_feature_set fpu_vfp_ext_v3xd = ARM_FEATURE (0, FPU_VFP_EXT_V3xD); |
5287ad62 | 228 | static const arm_feature_set fpu_vfp_ext_v3 = ARM_FEATURE (0, FPU_VFP_EXT_V3); |
b1cc4aeb PB |
229 | static const arm_feature_set fpu_vfp_ext_d32 = |
230 | ARM_FEATURE (0, FPU_VFP_EXT_D32); | |
5287ad62 JB |
231 | static const arm_feature_set fpu_neon_ext_v1 = ARM_FEATURE (0, FPU_NEON_EXT_V1); |
232 | static const arm_feature_set fpu_vfp_v3_or_neon_ext = | |
233 | ARM_FEATURE (0, FPU_NEON_EXT_V1 | FPU_VFP_EXT_V3); | |
62f3b8c8 PB |
234 | static const arm_feature_set fpu_vfp_fp16 = ARM_FEATURE (0, FPU_VFP_EXT_FP16); |
235 | static const arm_feature_set fpu_neon_ext_fma = ARM_FEATURE (0, FPU_NEON_EXT_FMA); | |
236 | static const arm_feature_set fpu_vfp_ext_fma = ARM_FEATURE (0, FPU_VFP_EXT_FMA); | |
bca38921 MGD |
237 | static const arm_feature_set fpu_vfp_ext_armv8 = |
238 | ARM_FEATURE (0, FPU_VFP_EXT_ARMV8); | |
a715796b TG |
239 | static const arm_feature_set fpu_vfp_ext_armv8xd = |
240 | ARM_FEATURE (0, FPU_VFP_EXT_ARMV8xD); | |
bca38921 MGD |
241 | static const arm_feature_set fpu_neon_ext_armv8 = |
242 | ARM_FEATURE (0, FPU_NEON_EXT_ARMV8); | |
243 | static const arm_feature_set fpu_crypto_ext_armv8 = | |
244 | ARM_FEATURE (0, FPU_CRYPTO_EXT_ARMV8); | |
dd5181d5 KT |
245 | static const arm_feature_set crc_ext_armv8 = |
246 | ARM_FEATURE (0, CRC_EXT_ARMV8); | |
e74cfd16 | 247 | |
33a392fb | 248 | static int mfloat_abi_opt = -1; |
e74cfd16 PB |
249 | /* Record user cpu selection for object attributes. */ |
250 | static arm_feature_set selected_cpu = ARM_ARCH_NONE; | |
ee065d83 PB |
251 | /* Must be long enough to hold any of the names in arm_cpus. */ |
252 | static char selected_cpu_name[16]; | |
8d67f500 | 253 | |
aacf0b33 KT |
254 | extern FLONUM_TYPE generic_floating_point_number; |
255 | ||
8d67f500 NC |
256 | /* Return if no cpu was selected on command-line. */ |
257 | static bfd_boolean | |
258 | no_cpu_selected (void) | |
259 | { | |
260 | return selected_cpu.core == arm_arch_none.core | |
261 | && selected_cpu.coproc == arm_arch_none.coproc; | |
262 | } | |
263 | ||
7cc69913 | 264 | #ifdef OBJ_ELF |
deeaaff8 DJ |
265 | # ifdef EABI_DEFAULT |
266 | static int meabi_flags = EABI_DEFAULT; | |
267 | # else | |
d507cf36 | 268 | static int meabi_flags = EF_ARM_EABI_UNKNOWN; |
deeaaff8 | 269 | # endif |
e1da3f5b | 270 | |
ee3c0378 AS |
271 | static int attributes_set_explicitly[NUM_KNOWN_OBJ_ATTRIBUTES]; |
272 | ||
e1da3f5b | 273 | bfd_boolean |
5f4273c7 | 274 | arm_is_eabi (void) |
e1da3f5b PB |
275 | { |
276 | return (EF_ARM_EABI_VERSION (meabi_flags) >= EF_ARM_EABI_VER4); | |
277 | } | |
7cc69913 | 278 | #endif |
b99bd4ef | 279 | |
b99bd4ef | 280 | #ifdef OBJ_ELF |
c19d1205 | 281 | /* Pre-defined "_GLOBAL_OFFSET_TABLE_" */ |
b99bd4ef NC |
282 | symbolS * GOT_symbol; |
283 | #endif | |
284 | ||
b99bd4ef NC |
285 | /* 0: assemble for ARM, |
286 | 1: assemble for Thumb, | |
287 | 2: assemble for Thumb even though target CPU does not support thumb | |
288 | instructions. */ | |
289 | static int thumb_mode = 0; | |
8dc2430f NC |
290 | /* A value distinct from the possible values for thumb_mode that we |
291 | can use to record whether thumb_mode has been copied into the | |
292 | tc_frag_data field of a frag. */ | |
293 | #define MODE_RECORDED (1 << 4) | |
b99bd4ef | 294 | |
e07e6e58 NC |
295 | /* Specifies the intrinsic IT insn behavior mode. */ |
296 | enum implicit_it_mode | |
297 | { | |
298 | IMPLICIT_IT_MODE_NEVER = 0x00, | |
299 | IMPLICIT_IT_MODE_ARM = 0x01, | |
300 | IMPLICIT_IT_MODE_THUMB = 0x02, | |
301 | IMPLICIT_IT_MODE_ALWAYS = (IMPLICIT_IT_MODE_ARM | IMPLICIT_IT_MODE_THUMB) | |
302 | }; | |
303 | static int implicit_it_mode = IMPLICIT_IT_MODE_ARM; | |
304 | ||
c19d1205 ZW |
305 | /* If unified_syntax is true, we are processing the new unified |
306 | ARM/Thumb syntax. Important differences from the old ARM mode: | |
307 | ||
308 | - Immediate operands do not require a # prefix. | |
309 | - Conditional affixes always appear at the end of the | |
310 | instruction. (For backward compatibility, those instructions | |
311 | that formerly had them in the middle, continue to accept them | |
312 | there.) | |
313 | - The IT instruction may appear, and if it does is validated | |
314 | against subsequent conditional affixes. It does not generate | |
315 | machine code. | |
316 | ||
317 | Important differences from the old Thumb mode: | |
318 | ||
319 | - Immediate operands do not require a # prefix. | |
320 | - Most of the V6T2 instructions are only available in unified mode. | |
321 | - The .N and .W suffixes are recognized and honored (it is an error | |
322 | if they cannot be honored). | |
323 | - All instructions set the flags if and only if they have an 's' affix. | |
324 | - Conditional affixes may be used. They are validated against | |
325 | preceding IT instructions. Unlike ARM mode, you cannot use a | |
326 | conditional affix except in the scope of an IT instruction. */ | |
327 | ||
328 | static bfd_boolean unified_syntax = FALSE; | |
b99bd4ef | 329 | |
bacebabc RM |
330 | /* An immediate operand can start with #, and ld*, st*, pld operands |
331 | can contain [ and ]. We need to tell APP not to elide whitespace | |
477330fc RM |
332 | before a [, which can appear as the first operand for pld. |
333 | Likewise, a { can appear as the first operand for push, pop, vld*, etc. */ | |
334 | const char arm_symbol_chars[] = "#[]{}"; | |
bacebabc | 335 | |
5287ad62 JB |
336 | enum neon_el_type |
337 | { | |
dcbf9037 | 338 | NT_invtype, |
5287ad62 JB |
339 | NT_untyped, |
340 | NT_integer, | |
341 | NT_float, | |
342 | NT_poly, | |
343 | NT_signed, | |
dcbf9037 | 344 | NT_unsigned |
5287ad62 JB |
345 | }; |
346 | ||
347 | struct neon_type_el | |
348 | { | |
349 | enum neon_el_type type; | |
350 | unsigned size; | |
351 | }; | |
352 | ||
353 | #define NEON_MAX_TYPE_ELS 4 | |
354 | ||
355 | struct neon_type | |
356 | { | |
357 | struct neon_type_el el[NEON_MAX_TYPE_ELS]; | |
358 | unsigned elems; | |
359 | }; | |
360 | ||
e07e6e58 NC |
361 | enum it_instruction_type |
362 | { | |
363 | OUTSIDE_IT_INSN, | |
364 | INSIDE_IT_INSN, | |
365 | INSIDE_IT_LAST_INSN, | |
366 | IF_INSIDE_IT_LAST_INSN, /* Either outside or inside; | |
477330fc | 367 | if inside, should be the last one. */ |
e07e6e58 | 368 | NEUTRAL_IT_INSN, /* This could be either inside or outside, |
477330fc | 369 | i.e. BKPT and NOP. */ |
e07e6e58 NC |
370 | IT_INSN /* The IT insn has been parsed. */ |
371 | }; | |
372 | ||
ad6cec43 MGD |
373 | /* The maximum number of operands we need. */ |
374 | #define ARM_IT_MAX_OPERANDS 6 | |
375 | ||
b99bd4ef NC |
376 | struct arm_it |
377 | { | |
c19d1205 | 378 | const char * error; |
b99bd4ef | 379 | unsigned long instruction; |
c19d1205 ZW |
380 | int size; |
381 | int size_req; | |
382 | int cond; | |
037e8744 JB |
383 | /* "uncond_value" is set to the value in place of the conditional field in |
384 | unconditional versions of the instruction, or -1 if nothing is | |
385 | appropriate. */ | |
386 | int uncond_value; | |
5287ad62 | 387 | struct neon_type vectype; |
88714cb8 DG |
388 | /* This does not indicate an actual NEON instruction, only that |
389 | the mnemonic accepts neon-style type suffixes. */ | |
390 | int is_neon; | |
0110f2b8 PB |
391 | /* Set to the opcode if the instruction needs relaxation. |
392 | Zero if the instruction is not relaxed. */ | |
393 | unsigned long relax; | |
b99bd4ef NC |
394 | struct |
395 | { | |
396 | bfd_reloc_code_real_type type; | |
c19d1205 ZW |
397 | expressionS exp; |
398 | int pc_rel; | |
b99bd4ef | 399 | } reloc; |
b99bd4ef | 400 | |
e07e6e58 NC |
401 | enum it_instruction_type it_insn_type; |
402 | ||
c19d1205 ZW |
403 | struct |
404 | { | |
405 | unsigned reg; | |
ca3f61f7 | 406 | signed int imm; |
dcbf9037 | 407 | struct neon_type_el vectype; |
ca3f61f7 NC |
408 | unsigned present : 1; /* Operand present. */ |
409 | unsigned isreg : 1; /* Operand was a register. */ | |
410 | unsigned immisreg : 1; /* .imm field is a second register. */ | |
5287ad62 JB |
411 | unsigned isscalar : 1; /* Operand is a (Neon) scalar. */ |
412 | unsigned immisalign : 1; /* Immediate is an alignment specifier. */ | |
c96612cc | 413 | unsigned immisfloat : 1; /* Immediate was parsed as a float. */ |
5287ad62 JB |
414 | /* Note: we abuse "regisimm" to mean "is Neon register" in VMOV |
415 | instructions. This allows us to disambiguate ARM <-> vector insns. */ | |
416 | unsigned regisimm : 1; /* 64-bit immediate, reg forms high 32 bits. */ | |
037e8744 | 417 | unsigned isvec : 1; /* Is a single, double or quad VFP/Neon reg. */ |
5287ad62 | 418 | unsigned isquad : 1; /* Operand is Neon quad-precision register. */ |
037e8744 | 419 | unsigned issingle : 1; /* Operand is VFP single-precision register. */ |
ca3f61f7 NC |
420 | unsigned hasreloc : 1; /* Operand has relocation suffix. */ |
421 | unsigned writeback : 1; /* Operand has trailing ! */ | |
422 | unsigned preind : 1; /* Preindexed address. */ | |
423 | unsigned postind : 1; /* Postindexed address. */ | |
424 | unsigned negative : 1; /* Index register was negated. */ | |
425 | unsigned shifted : 1; /* Shift applied to operation. */ | |
426 | unsigned shift_kind : 3; /* Shift operation (enum shift_kind). */ | |
ad6cec43 | 427 | } operands[ARM_IT_MAX_OPERANDS]; |
b99bd4ef NC |
428 | }; |
429 | ||
c19d1205 | 430 | static struct arm_it inst; |
b99bd4ef NC |
431 | |
432 | #define NUM_FLOAT_VALS 8 | |
433 | ||
05d2d07e | 434 | const char * fp_const[] = |
b99bd4ef NC |
435 | { |
436 | "0.0", "1.0", "2.0", "3.0", "4.0", "5.0", "0.5", "10.0", 0 | |
437 | }; | |
438 | ||
c19d1205 | 439 | /* Number of littlenums required to hold an extended precision number. */ |
b99bd4ef NC |
440 | #define MAX_LITTLENUMS 6 |
441 | ||
442 | LITTLENUM_TYPE fp_values[NUM_FLOAT_VALS][MAX_LITTLENUMS]; | |
443 | ||
444 | #define FAIL (-1) | |
445 | #define SUCCESS (0) | |
446 | ||
447 | #define SUFF_S 1 | |
448 | #define SUFF_D 2 | |
449 | #define SUFF_E 3 | |
450 | #define SUFF_P 4 | |
451 | ||
c19d1205 ZW |
452 | #define CP_T_X 0x00008000 |
453 | #define CP_T_Y 0x00400000 | |
b99bd4ef | 454 | |
c19d1205 ZW |
455 | #define CONDS_BIT 0x00100000 |
456 | #define LOAD_BIT 0x00100000 | |
b99bd4ef NC |
457 | |
458 | #define DOUBLE_LOAD_FLAG 0x00000001 | |
459 | ||
460 | struct asm_cond | |
461 | { | |
d3ce72d0 | 462 | const char * template_name; |
c921be7d | 463 | unsigned long value; |
b99bd4ef NC |
464 | }; |
465 | ||
c19d1205 | 466 | #define COND_ALWAYS 0xE |
b99bd4ef | 467 | |
b99bd4ef NC |
468 | struct asm_psr |
469 | { | |
d3ce72d0 | 470 | const char * template_name; |
c921be7d | 471 | unsigned long field; |
b99bd4ef NC |
472 | }; |
473 | ||
62b3e311 PB |
474 | struct asm_barrier_opt |
475 | { | |
e797f7e0 MGD |
476 | const char * template_name; |
477 | unsigned long value; | |
478 | const arm_feature_set arch; | |
62b3e311 PB |
479 | }; |
480 | ||
2d2255b5 | 481 | /* The bit that distinguishes CPSR and SPSR. */ |
b99bd4ef NC |
482 | #define SPSR_BIT (1 << 22) |
483 | ||
c19d1205 ZW |
484 | /* The individual PSR flag bits. */ |
485 | #define PSR_c (1 << 16) | |
486 | #define PSR_x (1 << 17) | |
487 | #define PSR_s (1 << 18) | |
488 | #define PSR_f (1 << 19) | |
b99bd4ef | 489 | |
c19d1205 | 490 | struct reloc_entry |
bfae80f2 | 491 | { |
c921be7d NC |
492 | char * name; |
493 | bfd_reloc_code_real_type reloc; | |
bfae80f2 RE |
494 | }; |
495 | ||
5287ad62 | 496 | enum vfp_reg_pos |
bfae80f2 | 497 | { |
5287ad62 JB |
498 | VFP_REG_Sd, VFP_REG_Sm, VFP_REG_Sn, |
499 | VFP_REG_Dd, VFP_REG_Dm, VFP_REG_Dn | |
bfae80f2 RE |
500 | }; |
501 | ||
502 | enum vfp_ldstm_type | |
503 | { | |
504 | VFP_LDSTMIA, VFP_LDSTMDB, VFP_LDSTMIAX, VFP_LDSTMDBX | |
505 | }; | |
506 | ||
dcbf9037 JB |
507 | /* Bits for DEFINED field in neon_typed_alias. */ |
508 | #define NTA_HASTYPE 1 | |
509 | #define NTA_HASINDEX 2 | |
510 | ||
511 | struct neon_typed_alias | |
512 | { | |
c921be7d NC |
513 | unsigned char defined; |
514 | unsigned char index; | |
515 | struct neon_type_el eltype; | |
dcbf9037 JB |
516 | }; |
517 | ||
c19d1205 ZW |
518 | /* ARM register categories. This includes coprocessor numbers and various |
519 | architecture extensions' registers. */ | |
520 | enum arm_reg_type | |
bfae80f2 | 521 | { |
c19d1205 ZW |
522 | REG_TYPE_RN, |
523 | REG_TYPE_CP, | |
524 | REG_TYPE_CN, | |
525 | REG_TYPE_FN, | |
526 | REG_TYPE_VFS, | |
527 | REG_TYPE_VFD, | |
5287ad62 | 528 | REG_TYPE_NQ, |
037e8744 | 529 | REG_TYPE_VFSD, |
5287ad62 | 530 | REG_TYPE_NDQ, |
037e8744 | 531 | REG_TYPE_NSDQ, |
c19d1205 ZW |
532 | REG_TYPE_VFC, |
533 | REG_TYPE_MVF, | |
534 | REG_TYPE_MVD, | |
535 | REG_TYPE_MVFX, | |
536 | REG_TYPE_MVDX, | |
537 | REG_TYPE_MVAX, | |
538 | REG_TYPE_DSPSC, | |
539 | REG_TYPE_MMXWR, | |
540 | REG_TYPE_MMXWC, | |
541 | REG_TYPE_MMXWCG, | |
542 | REG_TYPE_XSCALE, | |
90ec0d68 | 543 | REG_TYPE_RNB |
bfae80f2 RE |
544 | }; |
545 | ||
dcbf9037 JB |
546 | /* Structure for a hash table entry for a register. |
547 | If TYPE is REG_TYPE_VFD or REG_TYPE_NQ, the NEON field can point to extra | |
548 | information which states whether a vector type or index is specified (for a | |
549 | register alias created with .dn or .qn). Otherwise NEON should be NULL. */ | |
6c43fab6 RE |
550 | struct reg_entry |
551 | { | |
c921be7d | 552 | const char * name; |
90ec0d68 | 553 | unsigned int number; |
c921be7d NC |
554 | unsigned char type; |
555 | unsigned char builtin; | |
556 | struct neon_typed_alias * neon; | |
6c43fab6 RE |
557 | }; |
558 | ||
c19d1205 | 559 | /* Diagnostics used when we don't get a register of the expected type. */ |
c921be7d | 560 | const char * const reg_expected_msgs[] = |
c19d1205 ZW |
561 | { |
562 | N_("ARM register expected"), | |
563 | N_("bad or missing co-processor number"), | |
564 | N_("co-processor register expected"), | |
565 | N_("FPA register expected"), | |
566 | N_("VFP single precision register expected"), | |
5287ad62 JB |
567 | N_("VFP/Neon double precision register expected"), |
568 | N_("Neon quad precision register expected"), | |
037e8744 | 569 | N_("VFP single or double precision register expected"), |
5287ad62 | 570 | N_("Neon double or quad precision register expected"), |
037e8744 | 571 | N_("VFP single, double or Neon quad precision register expected"), |
c19d1205 ZW |
572 | N_("VFP system register expected"), |
573 | N_("Maverick MVF register expected"), | |
574 | N_("Maverick MVD register expected"), | |
575 | N_("Maverick MVFX register expected"), | |
576 | N_("Maverick MVDX register expected"), | |
577 | N_("Maverick MVAX register expected"), | |
578 | N_("Maverick DSPSC register expected"), | |
579 | N_("iWMMXt data register expected"), | |
580 | N_("iWMMXt control register expected"), | |
581 | N_("iWMMXt scalar register expected"), | |
582 | N_("XScale accumulator register expected"), | |
6c43fab6 RE |
583 | }; |
584 | ||
c19d1205 | 585 | /* Some well known registers that we refer to directly elsewhere. */ |
bd340a04 | 586 | #define REG_R12 12 |
c19d1205 ZW |
587 | #define REG_SP 13 |
588 | #define REG_LR 14 | |
589 | #define REG_PC 15 | |
404ff6b5 | 590 | |
b99bd4ef NC |
591 | /* ARM instructions take 4bytes in the object file, Thumb instructions |
592 | take 2: */ | |
c19d1205 | 593 | #define INSN_SIZE 4 |
b99bd4ef NC |
594 | |
595 | struct asm_opcode | |
596 | { | |
597 | /* Basic string to match. */ | |
d3ce72d0 | 598 | const char * template_name; |
c19d1205 ZW |
599 | |
600 | /* Parameters to instruction. */ | |
5be8be5d | 601 | unsigned int operands[8]; |
c19d1205 ZW |
602 | |
603 | /* Conditional tag - see opcode_lookup. */ | |
604 | unsigned int tag : 4; | |
b99bd4ef NC |
605 | |
606 | /* Basic instruction code. */ | |
c19d1205 | 607 | unsigned int avalue : 28; |
b99bd4ef | 608 | |
c19d1205 ZW |
609 | /* Thumb-format instruction code. */ |
610 | unsigned int tvalue; | |
b99bd4ef | 611 | |
90e4755a | 612 | /* Which architecture variant provides this instruction. */ |
c921be7d NC |
613 | const arm_feature_set * avariant; |
614 | const arm_feature_set * tvariant; | |
c19d1205 ZW |
615 | |
616 | /* Function to call to encode instruction in ARM format. */ | |
617 | void (* aencode) (void); | |
b99bd4ef | 618 | |
c19d1205 ZW |
619 | /* Function to call to encode instruction in Thumb format. */ |
620 | void (* tencode) (void); | |
b99bd4ef NC |
621 | }; |
622 | ||
a737bd4d NC |
623 | /* Defines for various bits that we will want to toggle. */ |
624 | #define INST_IMMEDIATE 0x02000000 | |
625 | #define OFFSET_REG 0x02000000 | |
c19d1205 | 626 | #define HWOFFSET_IMM 0x00400000 |
a737bd4d NC |
627 | #define SHIFT_BY_REG 0x00000010 |
628 | #define PRE_INDEX 0x01000000 | |
629 | #define INDEX_UP 0x00800000 | |
630 | #define WRITE_BACK 0x00200000 | |
631 | #define LDM_TYPE_2_OR_3 0x00400000 | |
a028a6f5 | 632 | #define CPSI_MMOD 0x00020000 |
90e4755a | 633 | |
a737bd4d NC |
634 | #define LITERAL_MASK 0xf000f000 |
635 | #define OPCODE_MASK 0xfe1fffff | |
636 | #define V4_STR_BIT 0x00000020 | |
8335d6aa | 637 | #define VLDR_VMOV_SAME 0x0040f000 |
90e4755a | 638 | |
efd81785 PB |
639 | #define T2_SUBS_PC_LR 0xf3de8f00 |
640 | ||
a737bd4d | 641 | #define DATA_OP_SHIFT 21 |
90e4755a | 642 | |
ef8d22e6 PB |
643 | #define T2_OPCODE_MASK 0xfe1fffff |
644 | #define T2_DATA_OP_SHIFT 21 | |
645 | ||
6530b175 NC |
646 | #define A_COND_MASK 0xf0000000 |
647 | #define A_PUSH_POP_OP_MASK 0x0fff0000 | |
648 | ||
649 | /* Opcodes for pushing/poping registers to/from the stack. */ | |
650 | #define A1_OPCODE_PUSH 0x092d0000 | |
651 | #define A2_OPCODE_PUSH 0x052d0004 | |
652 | #define A2_OPCODE_POP 0x049d0004 | |
653 | ||
a737bd4d NC |
654 | /* Codes to distinguish the arithmetic instructions. */ |
655 | #define OPCODE_AND 0 | |
656 | #define OPCODE_EOR 1 | |
657 | #define OPCODE_SUB 2 | |
658 | #define OPCODE_RSB 3 | |
659 | #define OPCODE_ADD 4 | |
660 | #define OPCODE_ADC 5 | |
661 | #define OPCODE_SBC 6 | |
662 | #define OPCODE_RSC 7 | |
663 | #define OPCODE_TST 8 | |
664 | #define OPCODE_TEQ 9 | |
665 | #define OPCODE_CMP 10 | |
666 | #define OPCODE_CMN 11 | |
667 | #define OPCODE_ORR 12 | |
668 | #define OPCODE_MOV 13 | |
669 | #define OPCODE_BIC 14 | |
670 | #define OPCODE_MVN 15 | |
90e4755a | 671 | |
ef8d22e6 PB |
672 | #define T2_OPCODE_AND 0 |
673 | #define T2_OPCODE_BIC 1 | |
674 | #define T2_OPCODE_ORR 2 | |
675 | #define T2_OPCODE_ORN 3 | |
676 | #define T2_OPCODE_EOR 4 | |
677 | #define T2_OPCODE_ADD 8 | |
678 | #define T2_OPCODE_ADC 10 | |
679 | #define T2_OPCODE_SBC 11 | |
680 | #define T2_OPCODE_SUB 13 | |
681 | #define T2_OPCODE_RSB 14 | |
682 | ||
a737bd4d NC |
683 | #define T_OPCODE_MUL 0x4340 |
684 | #define T_OPCODE_TST 0x4200 | |
685 | #define T_OPCODE_CMN 0x42c0 | |
686 | #define T_OPCODE_NEG 0x4240 | |
687 | #define T_OPCODE_MVN 0x43c0 | |
90e4755a | 688 | |
a737bd4d NC |
689 | #define T_OPCODE_ADD_R3 0x1800 |
690 | #define T_OPCODE_SUB_R3 0x1a00 | |
691 | #define T_OPCODE_ADD_HI 0x4400 | |
692 | #define T_OPCODE_ADD_ST 0xb000 | |
693 | #define T_OPCODE_SUB_ST 0xb080 | |
694 | #define T_OPCODE_ADD_SP 0xa800 | |
695 | #define T_OPCODE_ADD_PC 0xa000 | |
696 | #define T_OPCODE_ADD_I8 0x3000 | |
697 | #define T_OPCODE_SUB_I8 0x3800 | |
698 | #define T_OPCODE_ADD_I3 0x1c00 | |
699 | #define T_OPCODE_SUB_I3 0x1e00 | |
b99bd4ef | 700 | |
a737bd4d NC |
701 | #define T_OPCODE_ASR_R 0x4100 |
702 | #define T_OPCODE_LSL_R 0x4080 | |
c19d1205 ZW |
703 | #define T_OPCODE_LSR_R 0x40c0 |
704 | #define T_OPCODE_ROR_R 0x41c0 | |
a737bd4d NC |
705 | #define T_OPCODE_ASR_I 0x1000 |
706 | #define T_OPCODE_LSL_I 0x0000 | |
707 | #define T_OPCODE_LSR_I 0x0800 | |
b99bd4ef | 708 | |
a737bd4d NC |
709 | #define T_OPCODE_MOV_I8 0x2000 |
710 | #define T_OPCODE_CMP_I8 0x2800 | |
711 | #define T_OPCODE_CMP_LR 0x4280 | |
712 | #define T_OPCODE_MOV_HR 0x4600 | |
713 | #define T_OPCODE_CMP_HR 0x4500 | |
b99bd4ef | 714 | |
a737bd4d NC |
715 | #define T_OPCODE_LDR_PC 0x4800 |
716 | #define T_OPCODE_LDR_SP 0x9800 | |
717 | #define T_OPCODE_STR_SP 0x9000 | |
718 | #define T_OPCODE_LDR_IW 0x6800 | |
719 | #define T_OPCODE_STR_IW 0x6000 | |
720 | #define T_OPCODE_LDR_IH 0x8800 | |
721 | #define T_OPCODE_STR_IH 0x8000 | |
722 | #define T_OPCODE_LDR_IB 0x7800 | |
723 | #define T_OPCODE_STR_IB 0x7000 | |
724 | #define T_OPCODE_LDR_RW 0x5800 | |
725 | #define T_OPCODE_STR_RW 0x5000 | |
726 | #define T_OPCODE_LDR_RH 0x5a00 | |
727 | #define T_OPCODE_STR_RH 0x5200 | |
728 | #define T_OPCODE_LDR_RB 0x5c00 | |
729 | #define T_OPCODE_STR_RB 0x5400 | |
c9b604bd | 730 | |
a737bd4d NC |
731 | #define T_OPCODE_PUSH 0xb400 |
732 | #define T_OPCODE_POP 0xbc00 | |
b99bd4ef | 733 | |
2fc8bdac | 734 | #define T_OPCODE_BRANCH 0xe000 |
b99bd4ef | 735 | |
a737bd4d | 736 | #define THUMB_SIZE 2 /* Size of thumb instruction. */ |
a737bd4d | 737 | #define THUMB_PP_PC_LR 0x0100 |
c19d1205 | 738 | #define THUMB_LOAD_BIT 0x0800 |
53365c0d | 739 | #define THUMB2_LOAD_BIT 0x00100000 |
c19d1205 ZW |
740 | |
741 | #define BAD_ARGS _("bad arguments to instruction") | |
fdfde340 | 742 | #define BAD_SP _("r13 not allowed here") |
c19d1205 ZW |
743 | #define BAD_PC _("r15 not allowed here") |
744 | #define BAD_COND _("instruction cannot be conditional") | |
745 | #define BAD_OVERLAP _("registers may not be the same") | |
746 | #define BAD_HIREG _("lo register required") | |
747 | #define BAD_THUMB32 _("instruction not supported in Thumb16 mode") | |
01cfc07f | 748 | #define BAD_ADDR_MODE _("instruction does not accept this addressing mode"); |
dfa9f0d5 PB |
749 | #define BAD_BRANCH _("branch must be last instruction in IT block") |
750 | #define BAD_NOT_IT _("instruction not allowed in IT block") | |
037e8744 | 751 | #define BAD_FPU _("selected FPU does not support instruction") |
e07e6e58 NC |
752 | #define BAD_OUT_IT _("thumb conditional instruction should be in IT block") |
753 | #define BAD_IT_COND _("incorrect condition in IT block") | |
754 | #define BAD_IT_IT _("IT falling in the range of a previous IT block") | |
921e5f0a | 755 | #define MISSING_FNSTART _("missing .fnstart before unwinding directive") |
5be8be5d DG |
756 | #define BAD_PC_ADDRESSING \ |
757 | _("cannot use register index with PC-relative addressing") | |
758 | #define BAD_PC_WRITEBACK \ | |
759 | _("cannot use writeback with PC-relative addressing") | |
08f10d51 | 760 | #define BAD_RANGE _("branch out of range") |
dd5181d5 | 761 | #define UNPRED_REG(R) _("using " R " results in unpredictable behaviour") |
c19d1205 | 762 | |
c921be7d NC |
763 | static struct hash_control * arm_ops_hsh; |
764 | static struct hash_control * arm_cond_hsh; | |
765 | static struct hash_control * arm_shift_hsh; | |
766 | static struct hash_control * arm_psr_hsh; | |
767 | static struct hash_control * arm_v7m_psr_hsh; | |
768 | static struct hash_control * arm_reg_hsh; | |
769 | static struct hash_control * arm_reloc_hsh; | |
770 | static struct hash_control * arm_barrier_opt_hsh; | |
b99bd4ef | 771 | |
b99bd4ef NC |
772 | /* Stuff needed to resolve the label ambiguity |
773 | As: | |
774 | ... | |
775 | label: <insn> | |
776 | may differ from: | |
777 | ... | |
778 | label: | |
5f4273c7 | 779 | <insn> */ |
b99bd4ef NC |
780 | |
781 | symbolS * last_label_seen; | |
b34976b6 | 782 | static int label_is_thumb_function_name = FALSE; |
e07e6e58 | 783 | |
3d0c9500 NC |
784 | /* Literal pool structure. Held on a per-section |
785 | and per-sub-section basis. */ | |
a737bd4d | 786 | |
c19d1205 | 787 | #define MAX_LITERAL_POOL_SIZE 1024 |
3d0c9500 | 788 | typedef struct literal_pool |
b99bd4ef | 789 | { |
c921be7d NC |
790 | expressionS literals [MAX_LITERAL_POOL_SIZE]; |
791 | unsigned int next_free_entry; | |
792 | unsigned int id; | |
793 | symbolS * symbol; | |
794 | segT section; | |
795 | subsegT sub_section; | |
a8040cf2 NC |
796 | #ifdef OBJ_ELF |
797 | struct dwarf2_line_info locs [MAX_LITERAL_POOL_SIZE]; | |
798 | #endif | |
c921be7d | 799 | struct literal_pool * next; |
8335d6aa | 800 | unsigned int alignment; |
3d0c9500 | 801 | } literal_pool; |
b99bd4ef | 802 | |
3d0c9500 NC |
803 | /* Pointer to a linked list of literal pools. */ |
804 | literal_pool * list_of_pools = NULL; | |
e27ec89e | 805 | |
2e6976a8 DG |
806 | typedef enum asmfunc_states |
807 | { | |
808 | OUTSIDE_ASMFUNC, | |
809 | WAITING_ASMFUNC_NAME, | |
810 | WAITING_ENDASMFUNC | |
811 | } asmfunc_states; | |
812 | ||
813 | static asmfunc_states asmfunc_state = OUTSIDE_ASMFUNC; | |
814 | ||
e07e6e58 NC |
815 | #ifdef OBJ_ELF |
816 | # define now_it seg_info (now_seg)->tc_segment_info_data.current_it | |
817 | #else | |
818 | static struct current_it now_it; | |
819 | #endif | |
820 | ||
821 | static inline int | |
822 | now_it_compatible (int cond) | |
823 | { | |
824 | return (cond & ~1) == (now_it.cc & ~1); | |
825 | } | |
826 | ||
827 | static inline int | |
828 | conditional_insn (void) | |
829 | { | |
830 | return inst.cond != COND_ALWAYS; | |
831 | } | |
832 | ||
833 | static int in_it_block (void); | |
834 | ||
835 | static int handle_it_state (void); | |
836 | ||
837 | static void force_automatic_it_block_close (void); | |
838 | ||
c921be7d NC |
839 | static void it_fsm_post_encode (void); |
840 | ||
e07e6e58 NC |
841 | #define set_it_insn_type(type) \ |
842 | do \ | |
843 | { \ | |
844 | inst.it_insn_type = type; \ | |
845 | if (handle_it_state () == FAIL) \ | |
477330fc | 846 | return; \ |
e07e6e58 NC |
847 | } \ |
848 | while (0) | |
849 | ||
c921be7d NC |
850 | #define set_it_insn_type_nonvoid(type, failret) \ |
851 | do \ | |
852 | { \ | |
853 | inst.it_insn_type = type; \ | |
854 | if (handle_it_state () == FAIL) \ | |
477330fc | 855 | return failret; \ |
c921be7d NC |
856 | } \ |
857 | while(0) | |
858 | ||
e07e6e58 NC |
859 | #define set_it_insn_type_last() \ |
860 | do \ | |
861 | { \ | |
862 | if (inst.cond == COND_ALWAYS) \ | |
477330fc | 863 | set_it_insn_type (IF_INSIDE_IT_LAST_INSN); \ |
e07e6e58 | 864 | else \ |
477330fc | 865 | set_it_insn_type (INSIDE_IT_LAST_INSN); \ |
e07e6e58 NC |
866 | } \ |
867 | while (0) | |
868 | ||
c19d1205 | 869 | /* Pure syntax. */ |
b99bd4ef | 870 | |
c19d1205 ZW |
871 | /* This array holds the chars that always start a comment. If the |
872 | pre-processor is disabled, these aren't very useful. */ | |
2e6976a8 | 873 | char arm_comment_chars[] = "@"; |
3d0c9500 | 874 | |
c19d1205 ZW |
875 | /* This array holds the chars that only start a comment at the beginning of |
876 | a line. If the line seems to have the form '# 123 filename' | |
877 | .line and .file directives will appear in the pre-processed output. */ | |
878 | /* Note that input_file.c hand checks for '#' at the beginning of the | |
879 | first line of the input file. This is because the compiler outputs | |
880 | #NO_APP at the beginning of its output. */ | |
881 | /* Also note that comments like this one will always work. */ | |
882 | const char line_comment_chars[] = "#"; | |
3d0c9500 | 883 | |
2e6976a8 | 884 | char arm_line_separator_chars[] = ";"; |
b99bd4ef | 885 | |
c19d1205 ZW |
886 | /* Chars that can be used to separate mant |
887 | from exp in floating point numbers. */ | |
888 | const char EXP_CHARS[] = "eE"; | |
3d0c9500 | 889 | |
c19d1205 ZW |
890 | /* Chars that mean this number is a floating point constant. */ |
891 | /* As in 0f12.456 */ | |
892 | /* or 0d1.2345e12 */ | |
b99bd4ef | 893 | |
c19d1205 | 894 | const char FLT_CHARS[] = "rRsSfFdDxXeEpP"; |
3d0c9500 | 895 | |
c19d1205 ZW |
896 | /* Prefix characters that indicate the start of an immediate |
897 | value. */ | |
898 | #define is_immediate_prefix(C) ((C) == '#' || (C) == '$') | |
3d0c9500 | 899 | |
c19d1205 ZW |
900 | /* Separator character handling. */ |
901 | ||
902 | #define skip_whitespace(str) do { if (*(str) == ' ') ++(str); } while (0) | |
903 | ||
904 | static inline int | |
905 | skip_past_char (char ** str, char c) | |
906 | { | |
8ab8155f NC |
907 | /* PR gas/14987: Allow for whitespace before the expected character. */ |
908 | skip_whitespace (*str); | |
427d0db6 | 909 | |
c19d1205 ZW |
910 | if (**str == c) |
911 | { | |
912 | (*str)++; | |
913 | return SUCCESS; | |
3d0c9500 | 914 | } |
c19d1205 ZW |
915 | else |
916 | return FAIL; | |
917 | } | |
c921be7d | 918 | |
c19d1205 | 919 | #define skip_past_comma(str) skip_past_char (str, ',') |
3d0c9500 | 920 | |
c19d1205 ZW |
921 | /* Arithmetic expressions (possibly involving symbols). */ |
922 | ||
923 | /* Return TRUE if anything in the expression is a bignum. */ | |
924 | ||
925 | static int | |
926 | walk_no_bignums (symbolS * sp) | |
927 | { | |
928 | if (symbol_get_value_expression (sp)->X_op == O_big) | |
929 | return 1; | |
930 | ||
931 | if (symbol_get_value_expression (sp)->X_add_symbol) | |
3d0c9500 | 932 | { |
c19d1205 ZW |
933 | return (walk_no_bignums (symbol_get_value_expression (sp)->X_add_symbol) |
934 | || (symbol_get_value_expression (sp)->X_op_symbol | |
935 | && walk_no_bignums (symbol_get_value_expression (sp)->X_op_symbol))); | |
3d0c9500 NC |
936 | } |
937 | ||
c19d1205 | 938 | return 0; |
3d0c9500 NC |
939 | } |
940 | ||
c19d1205 ZW |
941 | static int in_my_get_expression = 0; |
942 | ||
943 | /* Third argument to my_get_expression. */ | |
944 | #define GE_NO_PREFIX 0 | |
945 | #define GE_IMM_PREFIX 1 | |
946 | #define GE_OPT_PREFIX 2 | |
5287ad62 JB |
947 | /* This is a bit of a hack. Use an optional prefix, and also allow big (64-bit) |
948 | immediates, as can be used in Neon VMVN and VMOV immediate instructions. */ | |
949 | #define GE_OPT_PREFIX_BIG 3 | |
a737bd4d | 950 | |
b99bd4ef | 951 | static int |
c19d1205 | 952 | my_get_expression (expressionS * ep, char ** str, int prefix_mode) |
b99bd4ef | 953 | { |
c19d1205 ZW |
954 | char * save_in; |
955 | segT seg; | |
b99bd4ef | 956 | |
c19d1205 ZW |
957 | /* In unified syntax, all prefixes are optional. */ |
958 | if (unified_syntax) | |
5287ad62 | 959 | prefix_mode = (prefix_mode == GE_OPT_PREFIX_BIG) ? prefix_mode |
477330fc | 960 | : GE_OPT_PREFIX; |
b99bd4ef | 961 | |
c19d1205 | 962 | switch (prefix_mode) |
b99bd4ef | 963 | { |
c19d1205 ZW |
964 | case GE_NO_PREFIX: break; |
965 | case GE_IMM_PREFIX: | |
966 | if (!is_immediate_prefix (**str)) | |
967 | { | |
968 | inst.error = _("immediate expression requires a # prefix"); | |
969 | return FAIL; | |
970 | } | |
971 | (*str)++; | |
972 | break; | |
973 | case GE_OPT_PREFIX: | |
5287ad62 | 974 | case GE_OPT_PREFIX_BIG: |
c19d1205 ZW |
975 | if (is_immediate_prefix (**str)) |
976 | (*str)++; | |
977 | break; | |
978 | default: abort (); | |
979 | } | |
b99bd4ef | 980 | |
c19d1205 | 981 | memset (ep, 0, sizeof (expressionS)); |
b99bd4ef | 982 | |
c19d1205 ZW |
983 | save_in = input_line_pointer; |
984 | input_line_pointer = *str; | |
985 | in_my_get_expression = 1; | |
986 | seg = expression (ep); | |
987 | in_my_get_expression = 0; | |
988 | ||
f86adc07 | 989 | if (ep->X_op == O_illegal || ep->X_op == O_absent) |
b99bd4ef | 990 | { |
f86adc07 | 991 | /* We found a bad or missing expression in md_operand(). */ |
c19d1205 ZW |
992 | *str = input_line_pointer; |
993 | input_line_pointer = save_in; | |
994 | if (inst.error == NULL) | |
f86adc07 NS |
995 | inst.error = (ep->X_op == O_absent |
996 | ? _("missing expression") :_("bad expression")); | |
c19d1205 ZW |
997 | return 1; |
998 | } | |
b99bd4ef | 999 | |
c19d1205 ZW |
1000 | #ifdef OBJ_AOUT |
1001 | if (seg != absolute_section | |
1002 | && seg != text_section | |
1003 | && seg != data_section | |
1004 | && seg != bss_section | |
1005 | && seg != undefined_section) | |
1006 | { | |
1007 | inst.error = _("bad segment"); | |
1008 | *str = input_line_pointer; | |
1009 | input_line_pointer = save_in; | |
1010 | return 1; | |
b99bd4ef | 1011 | } |
87975d2a AM |
1012 | #else |
1013 | (void) seg; | |
c19d1205 | 1014 | #endif |
b99bd4ef | 1015 | |
c19d1205 ZW |
1016 | /* Get rid of any bignums now, so that we don't generate an error for which |
1017 | we can't establish a line number later on. Big numbers are never valid | |
1018 | in instructions, which is where this routine is always called. */ | |
5287ad62 JB |
1019 | if (prefix_mode != GE_OPT_PREFIX_BIG |
1020 | && (ep->X_op == O_big | |
477330fc | 1021 | || (ep->X_add_symbol |
5287ad62 | 1022 | && (walk_no_bignums (ep->X_add_symbol) |
477330fc | 1023 | || (ep->X_op_symbol |
5287ad62 | 1024 | && walk_no_bignums (ep->X_op_symbol)))))) |
c19d1205 ZW |
1025 | { |
1026 | inst.error = _("invalid constant"); | |
1027 | *str = input_line_pointer; | |
1028 | input_line_pointer = save_in; | |
1029 | return 1; | |
1030 | } | |
b99bd4ef | 1031 | |
c19d1205 ZW |
1032 | *str = input_line_pointer; |
1033 | input_line_pointer = save_in; | |
1034 | return 0; | |
b99bd4ef NC |
1035 | } |
1036 | ||
c19d1205 ZW |
1037 | /* Turn a string in input_line_pointer into a floating point constant |
1038 | of type TYPE, and store the appropriate bytes in *LITP. The number | |
1039 | of LITTLENUMS emitted is stored in *SIZEP. An error message is | |
1040 | returned, or NULL on OK. | |
b99bd4ef | 1041 | |
c19d1205 ZW |
1042 | Note that fp constants aren't represent in the normal way on the ARM. |
1043 | In big endian mode, things are as expected. However, in little endian | |
1044 | mode fp constants are big-endian word-wise, and little-endian byte-wise | |
1045 | within the words. For example, (double) 1.1 in big endian mode is | |
1046 | the byte sequence 3f f1 99 99 99 99 99 9a, and in little endian mode is | |
1047 | the byte sequence 99 99 f1 3f 9a 99 99 99. | |
b99bd4ef | 1048 | |
c19d1205 | 1049 | ??? The format of 12 byte floats is uncertain according to gcc's arm.h. */ |
b99bd4ef | 1050 | |
c19d1205 ZW |
1051 | char * |
1052 | md_atof (int type, char * litP, int * sizeP) | |
1053 | { | |
1054 | int prec; | |
1055 | LITTLENUM_TYPE words[MAX_LITTLENUMS]; | |
1056 | char *t; | |
1057 | int i; | |
b99bd4ef | 1058 | |
c19d1205 ZW |
1059 | switch (type) |
1060 | { | |
1061 | case 'f': | |
1062 | case 'F': | |
1063 | case 's': | |
1064 | case 'S': | |
1065 | prec = 2; | |
1066 | break; | |
b99bd4ef | 1067 | |
c19d1205 ZW |
1068 | case 'd': |
1069 | case 'D': | |
1070 | case 'r': | |
1071 | case 'R': | |
1072 | prec = 4; | |
1073 | break; | |
b99bd4ef | 1074 | |
c19d1205 ZW |
1075 | case 'x': |
1076 | case 'X': | |
499ac353 | 1077 | prec = 5; |
c19d1205 | 1078 | break; |
b99bd4ef | 1079 | |
c19d1205 ZW |
1080 | case 'p': |
1081 | case 'P': | |
499ac353 | 1082 | prec = 5; |
c19d1205 | 1083 | break; |
a737bd4d | 1084 | |
c19d1205 ZW |
1085 | default: |
1086 | *sizeP = 0; | |
499ac353 | 1087 | return _("Unrecognized or unsupported floating point constant"); |
c19d1205 | 1088 | } |
b99bd4ef | 1089 | |
c19d1205 ZW |
1090 | t = atof_ieee (input_line_pointer, type, words); |
1091 | if (t) | |
1092 | input_line_pointer = t; | |
499ac353 | 1093 | *sizeP = prec * sizeof (LITTLENUM_TYPE); |
b99bd4ef | 1094 | |
c19d1205 ZW |
1095 | if (target_big_endian) |
1096 | { | |
1097 | for (i = 0; i < prec; i++) | |
1098 | { | |
499ac353 NC |
1099 | md_number_to_chars (litP, (valueT) words[i], sizeof (LITTLENUM_TYPE)); |
1100 | litP += sizeof (LITTLENUM_TYPE); | |
c19d1205 ZW |
1101 | } |
1102 | } | |
1103 | else | |
1104 | { | |
e74cfd16 | 1105 | if (ARM_CPU_HAS_FEATURE (cpu_variant, fpu_endian_pure)) |
c19d1205 ZW |
1106 | for (i = prec - 1; i >= 0; i--) |
1107 | { | |
499ac353 NC |
1108 | md_number_to_chars (litP, (valueT) words[i], sizeof (LITTLENUM_TYPE)); |
1109 | litP += sizeof (LITTLENUM_TYPE); | |
c19d1205 ZW |
1110 | } |
1111 | else | |
1112 | /* For a 4 byte float the order of elements in `words' is 1 0. | |
1113 | For an 8 byte float the order is 1 0 3 2. */ | |
1114 | for (i = 0; i < prec; i += 2) | |
1115 | { | |
499ac353 NC |
1116 | md_number_to_chars (litP, (valueT) words[i + 1], |
1117 | sizeof (LITTLENUM_TYPE)); | |
1118 | md_number_to_chars (litP + sizeof (LITTLENUM_TYPE), | |
1119 | (valueT) words[i], sizeof (LITTLENUM_TYPE)); | |
1120 | litP += 2 * sizeof (LITTLENUM_TYPE); | |
c19d1205 ZW |
1121 | } |
1122 | } | |
b99bd4ef | 1123 | |
499ac353 | 1124 | return NULL; |
c19d1205 | 1125 | } |
b99bd4ef | 1126 | |
c19d1205 ZW |
1127 | /* We handle all bad expressions here, so that we can report the faulty |
1128 | instruction in the error message. */ | |
1129 | void | |
91d6fa6a | 1130 | md_operand (expressionS * exp) |
c19d1205 ZW |
1131 | { |
1132 | if (in_my_get_expression) | |
91d6fa6a | 1133 | exp->X_op = O_illegal; |
b99bd4ef NC |
1134 | } |
1135 | ||
c19d1205 | 1136 | /* Immediate values. */ |
b99bd4ef | 1137 | |
c19d1205 ZW |
1138 | /* Generic immediate-value read function for use in directives. |
1139 | Accepts anything that 'expression' can fold to a constant. | |
1140 | *val receives the number. */ | |
1141 | #ifdef OBJ_ELF | |
1142 | static int | |
1143 | immediate_for_directive (int *val) | |
b99bd4ef | 1144 | { |
c19d1205 ZW |
1145 | expressionS exp; |
1146 | exp.X_op = O_illegal; | |
b99bd4ef | 1147 | |
c19d1205 ZW |
1148 | if (is_immediate_prefix (*input_line_pointer)) |
1149 | { | |
1150 | input_line_pointer++; | |
1151 | expression (&exp); | |
1152 | } | |
b99bd4ef | 1153 | |
c19d1205 ZW |
1154 | if (exp.X_op != O_constant) |
1155 | { | |
1156 | as_bad (_("expected #constant")); | |
1157 | ignore_rest_of_line (); | |
1158 | return FAIL; | |
1159 | } | |
1160 | *val = exp.X_add_number; | |
1161 | return SUCCESS; | |
b99bd4ef | 1162 | } |
c19d1205 | 1163 | #endif |
b99bd4ef | 1164 | |
c19d1205 | 1165 | /* Register parsing. */ |
b99bd4ef | 1166 | |
c19d1205 ZW |
1167 | /* Generic register parser. CCP points to what should be the |
1168 | beginning of a register name. If it is indeed a valid register | |
1169 | name, advance CCP over it and return the reg_entry structure; | |
1170 | otherwise return NULL. Does not issue diagnostics. */ | |
1171 | ||
1172 | static struct reg_entry * | |
1173 | arm_reg_parse_multi (char **ccp) | |
b99bd4ef | 1174 | { |
c19d1205 ZW |
1175 | char *start = *ccp; |
1176 | char *p; | |
1177 | struct reg_entry *reg; | |
b99bd4ef | 1178 | |
477330fc RM |
1179 | skip_whitespace (start); |
1180 | ||
c19d1205 ZW |
1181 | #ifdef REGISTER_PREFIX |
1182 | if (*start != REGISTER_PREFIX) | |
01cfc07f | 1183 | return NULL; |
c19d1205 ZW |
1184 | start++; |
1185 | #endif | |
1186 | #ifdef OPTIONAL_REGISTER_PREFIX | |
1187 | if (*start == OPTIONAL_REGISTER_PREFIX) | |
1188 | start++; | |
1189 | #endif | |
b99bd4ef | 1190 | |
c19d1205 ZW |
1191 | p = start; |
1192 | if (!ISALPHA (*p) || !is_name_beginner (*p)) | |
1193 | return NULL; | |
b99bd4ef | 1194 | |
c19d1205 ZW |
1195 | do |
1196 | p++; | |
1197 | while (ISALPHA (*p) || ISDIGIT (*p) || *p == '_'); | |
1198 | ||
1199 | reg = (struct reg_entry *) hash_find_n (arm_reg_hsh, start, p - start); | |
1200 | ||
1201 | if (!reg) | |
1202 | return NULL; | |
1203 | ||
1204 | *ccp = p; | |
1205 | return reg; | |
b99bd4ef NC |
1206 | } |
1207 | ||
1208 | static int | |
dcbf9037 | 1209 | arm_reg_alt_syntax (char **ccp, char *start, struct reg_entry *reg, |
477330fc | 1210 | enum arm_reg_type type) |
b99bd4ef | 1211 | { |
c19d1205 ZW |
1212 | /* Alternative syntaxes are accepted for a few register classes. */ |
1213 | switch (type) | |
1214 | { | |
1215 | case REG_TYPE_MVF: | |
1216 | case REG_TYPE_MVD: | |
1217 | case REG_TYPE_MVFX: | |
1218 | case REG_TYPE_MVDX: | |
1219 | /* Generic coprocessor register names are allowed for these. */ | |
79134647 | 1220 | if (reg && reg->type == REG_TYPE_CN) |
c19d1205 ZW |
1221 | return reg->number; |
1222 | break; | |
69b97547 | 1223 | |
c19d1205 ZW |
1224 | case REG_TYPE_CP: |
1225 | /* For backward compatibility, a bare number is valid here. */ | |
1226 | { | |
1227 | unsigned long processor = strtoul (start, ccp, 10); | |
1228 | if (*ccp != start && processor <= 15) | |
1229 | return processor; | |
1230 | } | |
6057a28f | 1231 | |
c19d1205 ZW |
1232 | case REG_TYPE_MMXWC: |
1233 | /* WC includes WCG. ??? I'm not sure this is true for all | |
1234 | instructions that take WC registers. */ | |
79134647 | 1235 | if (reg && reg->type == REG_TYPE_MMXWCG) |
c19d1205 | 1236 | return reg->number; |
6057a28f | 1237 | break; |
c19d1205 | 1238 | |
6057a28f | 1239 | default: |
c19d1205 | 1240 | break; |
6057a28f NC |
1241 | } |
1242 | ||
dcbf9037 JB |
1243 | return FAIL; |
1244 | } | |
1245 | ||
1246 | /* As arm_reg_parse_multi, but the register must be of type TYPE, and the | |
1247 | return value is the register number or FAIL. */ | |
1248 | ||
1249 | static int | |
1250 | arm_reg_parse (char **ccp, enum arm_reg_type type) | |
1251 | { | |
1252 | char *start = *ccp; | |
1253 | struct reg_entry *reg = arm_reg_parse_multi (ccp); | |
1254 | int ret; | |
1255 | ||
1256 | /* Do not allow a scalar (reg+index) to parse as a register. */ | |
1257 | if (reg && reg->neon && (reg->neon->defined & NTA_HASINDEX)) | |
1258 | return FAIL; | |
1259 | ||
1260 | if (reg && reg->type == type) | |
1261 | return reg->number; | |
1262 | ||
1263 | if ((ret = arm_reg_alt_syntax (ccp, start, reg, type)) != FAIL) | |
1264 | return ret; | |
1265 | ||
c19d1205 ZW |
1266 | *ccp = start; |
1267 | return FAIL; | |
1268 | } | |
69b97547 | 1269 | |
dcbf9037 JB |
1270 | /* Parse a Neon type specifier. *STR should point at the leading '.' |
1271 | character. Does no verification at this stage that the type fits the opcode | |
1272 | properly. E.g., | |
1273 | ||
1274 | .i32.i32.s16 | |
1275 | .s32.f32 | |
1276 | .u16 | |
1277 | ||
1278 | Can all be legally parsed by this function. | |
1279 | ||
1280 | Fills in neon_type struct pointer with parsed information, and updates STR | |
1281 | to point after the parsed type specifier. Returns SUCCESS if this was a legal | |
1282 | type, FAIL if not. */ | |
1283 | ||
1284 | static int | |
1285 | parse_neon_type (struct neon_type *type, char **str) | |
1286 | { | |
1287 | char *ptr = *str; | |
1288 | ||
1289 | if (type) | |
1290 | type->elems = 0; | |
1291 | ||
1292 | while (type->elems < NEON_MAX_TYPE_ELS) | |
1293 | { | |
1294 | enum neon_el_type thistype = NT_untyped; | |
1295 | unsigned thissize = -1u; | |
1296 | ||
1297 | if (*ptr != '.') | |
1298 | break; | |
1299 | ||
1300 | ptr++; | |
1301 | ||
1302 | /* Just a size without an explicit type. */ | |
1303 | if (ISDIGIT (*ptr)) | |
1304 | goto parsesize; | |
1305 | ||
1306 | switch (TOLOWER (*ptr)) | |
1307 | { | |
1308 | case 'i': thistype = NT_integer; break; | |
1309 | case 'f': thistype = NT_float; break; | |
1310 | case 'p': thistype = NT_poly; break; | |
1311 | case 's': thistype = NT_signed; break; | |
1312 | case 'u': thistype = NT_unsigned; break; | |
477330fc RM |
1313 | case 'd': |
1314 | thistype = NT_float; | |
1315 | thissize = 64; | |
1316 | ptr++; | |
1317 | goto done; | |
dcbf9037 JB |
1318 | default: |
1319 | as_bad (_("unexpected character `%c' in type specifier"), *ptr); | |
1320 | return FAIL; | |
1321 | } | |
1322 | ||
1323 | ptr++; | |
1324 | ||
1325 | /* .f is an abbreviation for .f32. */ | |
1326 | if (thistype == NT_float && !ISDIGIT (*ptr)) | |
1327 | thissize = 32; | |
1328 | else | |
1329 | { | |
1330 | parsesize: | |
1331 | thissize = strtoul (ptr, &ptr, 10); | |
1332 | ||
1333 | if (thissize != 8 && thissize != 16 && thissize != 32 | |
477330fc RM |
1334 | && thissize != 64) |
1335 | { | |
1336 | as_bad (_("bad size %d in type specifier"), thissize); | |
dcbf9037 JB |
1337 | return FAIL; |
1338 | } | |
1339 | } | |
1340 | ||
037e8744 | 1341 | done: |
dcbf9037 | 1342 | if (type) |
477330fc RM |
1343 | { |
1344 | type->el[type->elems].type = thistype; | |
dcbf9037 JB |
1345 | type->el[type->elems].size = thissize; |
1346 | type->elems++; | |
1347 | } | |
1348 | } | |
1349 | ||
1350 | /* Empty/missing type is not a successful parse. */ | |
1351 | if (type->elems == 0) | |
1352 | return FAIL; | |
1353 | ||
1354 | *str = ptr; | |
1355 | ||
1356 | return SUCCESS; | |
1357 | } | |
1358 | ||
1359 | /* Errors may be set multiple times during parsing or bit encoding | |
1360 | (particularly in the Neon bits), but usually the earliest error which is set | |
1361 | will be the most meaningful. Avoid overwriting it with later (cascading) | |
1362 | errors by calling this function. */ | |
1363 | ||
1364 | static void | |
1365 | first_error (const char *err) | |
1366 | { | |
1367 | if (!inst.error) | |
1368 | inst.error = err; | |
1369 | } | |
1370 | ||
1371 | /* Parse a single type, e.g. ".s32", leading period included. */ | |
1372 | static int | |
1373 | parse_neon_operand_type (struct neon_type_el *vectype, char **ccp) | |
1374 | { | |
1375 | char *str = *ccp; | |
1376 | struct neon_type optype; | |
1377 | ||
1378 | if (*str == '.') | |
1379 | { | |
1380 | if (parse_neon_type (&optype, &str) == SUCCESS) | |
477330fc RM |
1381 | { |
1382 | if (optype.elems == 1) | |
1383 | *vectype = optype.el[0]; | |
1384 | else | |
1385 | { | |
1386 | first_error (_("only one type should be specified for operand")); | |
1387 | return FAIL; | |
1388 | } | |
1389 | } | |
dcbf9037 | 1390 | else |
477330fc RM |
1391 | { |
1392 | first_error (_("vector type expected")); | |
1393 | return FAIL; | |
1394 | } | |
dcbf9037 JB |
1395 | } |
1396 | else | |
1397 | return FAIL; | |
5f4273c7 | 1398 | |
dcbf9037 | 1399 | *ccp = str; |
5f4273c7 | 1400 | |
dcbf9037 JB |
1401 | return SUCCESS; |
1402 | } | |
1403 | ||
1404 | /* Special meanings for indices (which have a range of 0-7), which will fit into | |
1405 | a 4-bit integer. */ | |
1406 | ||
1407 | #define NEON_ALL_LANES 15 | |
1408 | #define NEON_INTERLEAVE_LANES 14 | |
1409 | ||
1410 | /* Parse either a register or a scalar, with an optional type. Return the | |
1411 | register number, and optionally fill in the actual type of the register | |
1412 | when multiple alternatives were given (NEON_TYPE_NDQ) in *RTYPE, and | |
1413 | type/index information in *TYPEINFO. */ | |
1414 | ||
1415 | static int | |
1416 | parse_typed_reg_or_scalar (char **ccp, enum arm_reg_type type, | |
477330fc RM |
1417 | enum arm_reg_type *rtype, |
1418 | struct neon_typed_alias *typeinfo) | |
dcbf9037 JB |
1419 | { |
1420 | char *str = *ccp; | |
1421 | struct reg_entry *reg = arm_reg_parse_multi (&str); | |
1422 | struct neon_typed_alias atype; | |
1423 | struct neon_type_el parsetype; | |
1424 | ||
1425 | atype.defined = 0; | |
1426 | atype.index = -1; | |
1427 | atype.eltype.type = NT_invtype; | |
1428 | atype.eltype.size = -1; | |
1429 | ||
1430 | /* Try alternate syntax for some types of register. Note these are mutually | |
1431 | exclusive with the Neon syntax extensions. */ | |
1432 | if (reg == NULL) | |
1433 | { | |
1434 | int altreg = arm_reg_alt_syntax (&str, *ccp, reg, type); | |
1435 | if (altreg != FAIL) | |
477330fc | 1436 | *ccp = str; |
dcbf9037 | 1437 | if (typeinfo) |
477330fc | 1438 | *typeinfo = atype; |
dcbf9037 JB |
1439 | return altreg; |
1440 | } | |
1441 | ||
037e8744 JB |
1442 | /* Undo polymorphism when a set of register types may be accepted. */ |
1443 | if ((type == REG_TYPE_NDQ | |
1444 | && (reg->type == REG_TYPE_NQ || reg->type == REG_TYPE_VFD)) | |
1445 | || (type == REG_TYPE_VFSD | |
477330fc | 1446 | && (reg->type == REG_TYPE_VFS || reg->type == REG_TYPE_VFD)) |
037e8744 | 1447 | || (type == REG_TYPE_NSDQ |
477330fc RM |
1448 | && (reg->type == REG_TYPE_VFS || reg->type == REG_TYPE_VFD |
1449 | || reg->type == REG_TYPE_NQ)) | |
f512f76f NC |
1450 | || (type == REG_TYPE_MMXWC |
1451 | && (reg->type == REG_TYPE_MMXWCG))) | |
21d799b5 | 1452 | type = (enum arm_reg_type) reg->type; |
dcbf9037 JB |
1453 | |
1454 | if (type != reg->type) | |
1455 | return FAIL; | |
1456 | ||
1457 | if (reg->neon) | |
1458 | atype = *reg->neon; | |
5f4273c7 | 1459 | |
dcbf9037 JB |
1460 | if (parse_neon_operand_type (&parsetype, &str) == SUCCESS) |
1461 | { | |
1462 | if ((atype.defined & NTA_HASTYPE) != 0) | |
477330fc RM |
1463 | { |
1464 | first_error (_("can't redefine type for operand")); | |
1465 | return FAIL; | |
1466 | } | |
dcbf9037 JB |
1467 | atype.defined |= NTA_HASTYPE; |
1468 | atype.eltype = parsetype; | |
1469 | } | |
5f4273c7 | 1470 | |
dcbf9037 JB |
1471 | if (skip_past_char (&str, '[') == SUCCESS) |
1472 | { | |
1473 | if (type != REG_TYPE_VFD) | |
477330fc RM |
1474 | { |
1475 | first_error (_("only D registers may be indexed")); | |
1476 | return FAIL; | |
1477 | } | |
5f4273c7 | 1478 | |
dcbf9037 | 1479 | if ((atype.defined & NTA_HASINDEX) != 0) |
477330fc RM |
1480 | { |
1481 | first_error (_("can't change index for operand")); | |
1482 | return FAIL; | |
1483 | } | |
dcbf9037 JB |
1484 | |
1485 | atype.defined |= NTA_HASINDEX; | |
1486 | ||
1487 | if (skip_past_char (&str, ']') == SUCCESS) | |
477330fc | 1488 | atype.index = NEON_ALL_LANES; |
dcbf9037 | 1489 | else |
477330fc RM |
1490 | { |
1491 | expressionS exp; | |
dcbf9037 | 1492 | |
477330fc | 1493 | my_get_expression (&exp, &str, GE_NO_PREFIX); |
dcbf9037 | 1494 | |
477330fc RM |
1495 | if (exp.X_op != O_constant) |
1496 | { | |
1497 | first_error (_("constant expression required")); | |
1498 | return FAIL; | |
1499 | } | |
dcbf9037 | 1500 | |
477330fc RM |
1501 | if (skip_past_char (&str, ']') == FAIL) |
1502 | return FAIL; | |
dcbf9037 | 1503 | |
477330fc RM |
1504 | atype.index = exp.X_add_number; |
1505 | } | |
dcbf9037 | 1506 | } |
5f4273c7 | 1507 | |
dcbf9037 JB |
1508 | if (typeinfo) |
1509 | *typeinfo = atype; | |
5f4273c7 | 1510 | |
dcbf9037 JB |
1511 | if (rtype) |
1512 | *rtype = type; | |
5f4273c7 | 1513 | |
dcbf9037 | 1514 | *ccp = str; |
5f4273c7 | 1515 | |
dcbf9037 JB |
1516 | return reg->number; |
1517 | } | |
1518 | ||
1519 | /* Like arm_reg_parse, but allow allow the following extra features: | |
1520 | - If RTYPE is non-zero, return the (possibly restricted) type of the | |
1521 | register (e.g. Neon double or quad reg when either has been requested). | |
1522 | - If this is a Neon vector type with additional type information, fill | |
1523 | in the struct pointed to by VECTYPE (if non-NULL). | |
5f4273c7 | 1524 | This function will fault on encountering a scalar. */ |
dcbf9037 JB |
1525 | |
1526 | static int | |
1527 | arm_typed_reg_parse (char **ccp, enum arm_reg_type type, | |
477330fc | 1528 | enum arm_reg_type *rtype, struct neon_type_el *vectype) |
dcbf9037 JB |
1529 | { |
1530 | struct neon_typed_alias atype; | |
1531 | char *str = *ccp; | |
1532 | int reg = parse_typed_reg_or_scalar (&str, type, rtype, &atype); | |
1533 | ||
1534 | if (reg == FAIL) | |
1535 | return FAIL; | |
1536 | ||
0855e32b NS |
1537 | /* Do not allow regname(... to parse as a register. */ |
1538 | if (*str == '(') | |
1539 | return FAIL; | |
1540 | ||
dcbf9037 JB |
1541 | /* Do not allow a scalar (reg+index) to parse as a register. */ |
1542 | if ((atype.defined & NTA_HASINDEX) != 0) | |
1543 | { | |
1544 | first_error (_("register operand expected, but got scalar")); | |
1545 | return FAIL; | |
1546 | } | |
1547 | ||
1548 | if (vectype) | |
1549 | *vectype = atype.eltype; | |
1550 | ||
1551 | *ccp = str; | |
1552 | ||
1553 | return reg; | |
1554 | } | |
1555 | ||
1556 | #define NEON_SCALAR_REG(X) ((X) >> 4) | |
1557 | #define NEON_SCALAR_INDEX(X) ((X) & 15) | |
1558 | ||
5287ad62 JB |
1559 | /* Parse a Neon scalar. Most of the time when we're parsing a scalar, we don't |
1560 | have enough information to be able to do a good job bounds-checking. So, we | |
1561 | just do easy checks here, and do further checks later. */ | |
1562 | ||
1563 | static int | |
dcbf9037 | 1564 | parse_scalar (char **ccp, int elsize, struct neon_type_el *type) |
5287ad62 | 1565 | { |
dcbf9037 | 1566 | int reg; |
5287ad62 | 1567 | char *str = *ccp; |
dcbf9037 | 1568 | struct neon_typed_alias atype; |
5f4273c7 | 1569 | |
dcbf9037 | 1570 | reg = parse_typed_reg_or_scalar (&str, REG_TYPE_VFD, NULL, &atype); |
5f4273c7 | 1571 | |
dcbf9037 | 1572 | if (reg == FAIL || (atype.defined & NTA_HASINDEX) == 0) |
5287ad62 | 1573 | return FAIL; |
5f4273c7 | 1574 | |
dcbf9037 | 1575 | if (atype.index == NEON_ALL_LANES) |
5287ad62 | 1576 | { |
dcbf9037 | 1577 | first_error (_("scalar must have an index")); |
5287ad62 JB |
1578 | return FAIL; |
1579 | } | |
dcbf9037 | 1580 | else if (atype.index >= 64 / elsize) |
5287ad62 | 1581 | { |
dcbf9037 | 1582 | first_error (_("scalar index out of range")); |
5287ad62 JB |
1583 | return FAIL; |
1584 | } | |
5f4273c7 | 1585 | |
dcbf9037 JB |
1586 | if (type) |
1587 | *type = atype.eltype; | |
5f4273c7 | 1588 | |
5287ad62 | 1589 | *ccp = str; |
5f4273c7 | 1590 | |
dcbf9037 | 1591 | return reg * 16 + atype.index; |
5287ad62 JB |
1592 | } |
1593 | ||
c19d1205 | 1594 | /* Parse an ARM register list. Returns the bitmask, or FAIL. */ |
e07e6e58 | 1595 | |
c19d1205 ZW |
1596 | static long |
1597 | parse_reg_list (char ** strp) | |
1598 | { | |
1599 | char * str = * strp; | |
1600 | long range = 0; | |
1601 | int another_range; | |
a737bd4d | 1602 | |
c19d1205 ZW |
1603 | /* We come back here if we get ranges concatenated by '+' or '|'. */ |
1604 | do | |
6057a28f | 1605 | { |
477330fc RM |
1606 | skip_whitespace (str); |
1607 | ||
c19d1205 | 1608 | another_range = 0; |
a737bd4d | 1609 | |
c19d1205 ZW |
1610 | if (*str == '{') |
1611 | { | |
1612 | int in_range = 0; | |
1613 | int cur_reg = -1; | |
a737bd4d | 1614 | |
c19d1205 ZW |
1615 | str++; |
1616 | do | |
1617 | { | |
1618 | int reg; | |
6057a28f | 1619 | |
dcbf9037 | 1620 | if ((reg = arm_reg_parse (&str, REG_TYPE_RN)) == FAIL) |
c19d1205 | 1621 | { |
dcbf9037 | 1622 | first_error (_(reg_expected_msgs[REG_TYPE_RN])); |
c19d1205 ZW |
1623 | return FAIL; |
1624 | } | |
a737bd4d | 1625 | |
c19d1205 ZW |
1626 | if (in_range) |
1627 | { | |
1628 | int i; | |
a737bd4d | 1629 | |
c19d1205 ZW |
1630 | if (reg <= cur_reg) |
1631 | { | |
dcbf9037 | 1632 | first_error (_("bad range in register list")); |
c19d1205 ZW |
1633 | return FAIL; |
1634 | } | |
40a18ebd | 1635 | |
c19d1205 ZW |
1636 | for (i = cur_reg + 1; i < reg; i++) |
1637 | { | |
1638 | if (range & (1 << i)) | |
1639 | as_tsktsk | |
1640 | (_("Warning: duplicated register (r%d) in register list"), | |
1641 | i); | |
1642 | else | |
1643 | range |= 1 << i; | |
1644 | } | |
1645 | in_range = 0; | |
1646 | } | |
a737bd4d | 1647 | |
c19d1205 ZW |
1648 | if (range & (1 << reg)) |
1649 | as_tsktsk (_("Warning: duplicated register (r%d) in register list"), | |
1650 | reg); | |
1651 | else if (reg <= cur_reg) | |
1652 | as_tsktsk (_("Warning: register range not in ascending order")); | |
a737bd4d | 1653 | |
c19d1205 ZW |
1654 | range |= 1 << reg; |
1655 | cur_reg = reg; | |
1656 | } | |
1657 | while (skip_past_comma (&str) != FAIL | |
1658 | || (in_range = 1, *str++ == '-')); | |
1659 | str--; | |
a737bd4d | 1660 | |
d996d970 | 1661 | if (skip_past_char (&str, '}') == FAIL) |
c19d1205 | 1662 | { |
dcbf9037 | 1663 | first_error (_("missing `}'")); |
c19d1205 ZW |
1664 | return FAIL; |
1665 | } | |
1666 | } | |
1667 | else | |
1668 | { | |
91d6fa6a | 1669 | expressionS exp; |
40a18ebd | 1670 | |
91d6fa6a | 1671 | if (my_get_expression (&exp, &str, GE_NO_PREFIX)) |
c19d1205 | 1672 | return FAIL; |
40a18ebd | 1673 | |
91d6fa6a | 1674 | if (exp.X_op == O_constant) |
c19d1205 | 1675 | { |
91d6fa6a NC |
1676 | if (exp.X_add_number |
1677 | != (exp.X_add_number & 0x0000ffff)) | |
c19d1205 ZW |
1678 | { |
1679 | inst.error = _("invalid register mask"); | |
1680 | return FAIL; | |
1681 | } | |
a737bd4d | 1682 | |
91d6fa6a | 1683 | if ((range & exp.X_add_number) != 0) |
c19d1205 | 1684 | { |
91d6fa6a | 1685 | int regno = range & exp.X_add_number; |
a737bd4d | 1686 | |
c19d1205 ZW |
1687 | regno &= -regno; |
1688 | regno = (1 << regno) - 1; | |
1689 | as_tsktsk | |
1690 | (_("Warning: duplicated register (r%d) in register list"), | |
1691 | regno); | |
1692 | } | |
a737bd4d | 1693 | |
91d6fa6a | 1694 | range |= exp.X_add_number; |
c19d1205 ZW |
1695 | } |
1696 | else | |
1697 | { | |
1698 | if (inst.reloc.type != 0) | |
1699 | { | |
1700 | inst.error = _("expression too complex"); | |
1701 | return FAIL; | |
1702 | } | |
a737bd4d | 1703 | |
91d6fa6a | 1704 | memcpy (&inst.reloc.exp, &exp, sizeof (expressionS)); |
c19d1205 ZW |
1705 | inst.reloc.type = BFD_RELOC_ARM_MULTI; |
1706 | inst.reloc.pc_rel = 0; | |
1707 | } | |
1708 | } | |
a737bd4d | 1709 | |
c19d1205 ZW |
1710 | if (*str == '|' || *str == '+') |
1711 | { | |
1712 | str++; | |
1713 | another_range = 1; | |
1714 | } | |
a737bd4d | 1715 | } |
c19d1205 | 1716 | while (another_range); |
a737bd4d | 1717 | |
c19d1205 ZW |
1718 | *strp = str; |
1719 | return range; | |
a737bd4d NC |
1720 | } |
1721 | ||
5287ad62 JB |
1722 | /* Types of registers in a list. */ |
1723 | ||
1724 | enum reg_list_els | |
1725 | { | |
1726 | REGLIST_VFP_S, | |
1727 | REGLIST_VFP_D, | |
1728 | REGLIST_NEON_D | |
1729 | }; | |
1730 | ||
c19d1205 ZW |
1731 | /* Parse a VFP register list. If the string is invalid return FAIL. |
1732 | Otherwise return the number of registers, and set PBASE to the first | |
5287ad62 JB |
1733 | register. Parses registers of type ETYPE. |
1734 | If REGLIST_NEON_D is used, several syntax enhancements are enabled: | |
1735 | - Q registers can be used to specify pairs of D registers | |
1736 | - { } can be omitted from around a singleton register list | |
477330fc RM |
1737 | FIXME: This is not implemented, as it would require backtracking in |
1738 | some cases, e.g.: | |
1739 | vtbl.8 d3,d4,d5 | |
1740 | This could be done (the meaning isn't really ambiguous), but doesn't | |
1741 | fit in well with the current parsing framework. | |
dcbf9037 JB |
1742 | - 32 D registers may be used (also true for VFPv3). |
1743 | FIXME: Types are ignored in these register lists, which is probably a | |
1744 | bug. */ | |
6057a28f | 1745 | |
c19d1205 | 1746 | static int |
037e8744 | 1747 | parse_vfp_reg_list (char **ccp, unsigned int *pbase, enum reg_list_els etype) |
6057a28f | 1748 | { |
037e8744 | 1749 | char *str = *ccp; |
c19d1205 ZW |
1750 | int base_reg; |
1751 | int new_base; | |
21d799b5 | 1752 | enum arm_reg_type regtype = (enum arm_reg_type) 0; |
5287ad62 | 1753 | int max_regs = 0; |
c19d1205 ZW |
1754 | int count = 0; |
1755 | int warned = 0; | |
1756 | unsigned long mask = 0; | |
a737bd4d | 1757 | int i; |
6057a28f | 1758 | |
477330fc | 1759 | if (skip_past_char (&str, '{') == FAIL) |
5287ad62 JB |
1760 | { |
1761 | inst.error = _("expecting {"); | |
1762 | return FAIL; | |
1763 | } | |
6057a28f | 1764 | |
5287ad62 | 1765 | switch (etype) |
c19d1205 | 1766 | { |
5287ad62 | 1767 | case REGLIST_VFP_S: |
c19d1205 ZW |
1768 | regtype = REG_TYPE_VFS; |
1769 | max_regs = 32; | |
5287ad62 | 1770 | break; |
5f4273c7 | 1771 | |
5287ad62 JB |
1772 | case REGLIST_VFP_D: |
1773 | regtype = REG_TYPE_VFD; | |
b7fc2769 | 1774 | break; |
5f4273c7 | 1775 | |
b7fc2769 JB |
1776 | case REGLIST_NEON_D: |
1777 | regtype = REG_TYPE_NDQ; | |
1778 | break; | |
1779 | } | |
1780 | ||
1781 | if (etype != REGLIST_VFP_S) | |
1782 | { | |
b1cc4aeb PB |
1783 | /* VFPv3 allows 32 D registers, except for the VFPv3-D16 variant. */ |
1784 | if (ARM_CPU_HAS_FEATURE (cpu_variant, fpu_vfp_ext_d32)) | |
477330fc RM |
1785 | { |
1786 | max_regs = 32; | |
1787 | if (thumb_mode) | |
1788 | ARM_MERGE_FEATURE_SETS (thumb_arch_used, thumb_arch_used, | |
1789 | fpu_vfp_ext_d32); | |
1790 | else | |
1791 | ARM_MERGE_FEATURE_SETS (arm_arch_used, arm_arch_used, | |
1792 | fpu_vfp_ext_d32); | |
1793 | } | |
5287ad62 | 1794 | else |
477330fc | 1795 | max_regs = 16; |
c19d1205 | 1796 | } |
6057a28f | 1797 | |
c19d1205 | 1798 | base_reg = max_regs; |
a737bd4d | 1799 | |
c19d1205 ZW |
1800 | do |
1801 | { | |
5287ad62 | 1802 | int setmask = 1, addregs = 1; |
dcbf9037 | 1803 | |
037e8744 | 1804 | new_base = arm_typed_reg_parse (&str, regtype, ®type, NULL); |
dcbf9037 | 1805 | |
c19d1205 | 1806 | if (new_base == FAIL) |
a737bd4d | 1807 | { |
dcbf9037 | 1808 | first_error (_(reg_expected_msgs[regtype])); |
c19d1205 ZW |
1809 | return FAIL; |
1810 | } | |
5f4273c7 | 1811 | |
b7fc2769 | 1812 | if (new_base >= max_regs) |
477330fc RM |
1813 | { |
1814 | first_error (_("register out of range in list")); | |
1815 | return FAIL; | |
1816 | } | |
5f4273c7 | 1817 | |
5287ad62 JB |
1818 | /* Note: a value of 2 * n is returned for the register Q<n>. */ |
1819 | if (regtype == REG_TYPE_NQ) | |
477330fc RM |
1820 | { |
1821 | setmask = 3; | |
1822 | addregs = 2; | |
1823 | } | |
5287ad62 | 1824 | |
c19d1205 ZW |
1825 | if (new_base < base_reg) |
1826 | base_reg = new_base; | |
a737bd4d | 1827 | |
5287ad62 | 1828 | if (mask & (setmask << new_base)) |
c19d1205 | 1829 | { |
dcbf9037 | 1830 | first_error (_("invalid register list")); |
c19d1205 | 1831 | return FAIL; |
a737bd4d | 1832 | } |
a737bd4d | 1833 | |
c19d1205 ZW |
1834 | if ((mask >> new_base) != 0 && ! warned) |
1835 | { | |
1836 | as_tsktsk (_("register list not in ascending order")); | |
1837 | warned = 1; | |
1838 | } | |
0bbf2aa4 | 1839 | |
5287ad62 JB |
1840 | mask |= setmask << new_base; |
1841 | count += addregs; | |
0bbf2aa4 | 1842 | |
037e8744 | 1843 | if (*str == '-') /* We have the start of a range expression */ |
c19d1205 ZW |
1844 | { |
1845 | int high_range; | |
0bbf2aa4 | 1846 | |
037e8744 | 1847 | str++; |
0bbf2aa4 | 1848 | |
037e8744 | 1849 | if ((high_range = arm_typed_reg_parse (&str, regtype, NULL, NULL)) |
477330fc | 1850 | == FAIL) |
c19d1205 ZW |
1851 | { |
1852 | inst.error = gettext (reg_expected_msgs[regtype]); | |
1853 | return FAIL; | |
1854 | } | |
0bbf2aa4 | 1855 | |
477330fc RM |
1856 | if (high_range >= max_regs) |
1857 | { | |
1858 | first_error (_("register out of range in list")); | |
1859 | return FAIL; | |
1860 | } | |
b7fc2769 | 1861 | |
477330fc RM |
1862 | if (regtype == REG_TYPE_NQ) |
1863 | high_range = high_range + 1; | |
5287ad62 | 1864 | |
c19d1205 ZW |
1865 | if (high_range <= new_base) |
1866 | { | |
1867 | inst.error = _("register range not in ascending order"); | |
1868 | return FAIL; | |
1869 | } | |
0bbf2aa4 | 1870 | |
5287ad62 | 1871 | for (new_base += addregs; new_base <= high_range; new_base += addregs) |
0bbf2aa4 | 1872 | { |
5287ad62 | 1873 | if (mask & (setmask << new_base)) |
0bbf2aa4 | 1874 | { |
c19d1205 ZW |
1875 | inst.error = _("invalid register list"); |
1876 | return FAIL; | |
0bbf2aa4 | 1877 | } |
c19d1205 | 1878 | |
5287ad62 JB |
1879 | mask |= setmask << new_base; |
1880 | count += addregs; | |
0bbf2aa4 | 1881 | } |
0bbf2aa4 | 1882 | } |
0bbf2aa4 | 1883 | } |
037e8744 | 1884 | while (skip_past_comma (&str) != FAIL); |
0bbf2aa4 | 1885 | |
037e8744 | 1886 | str++; |
0bbf2aa4 | 1887 | |
c19d1205 ZW |
1888 | /* Sanity check -- should have raised a parse error above. */ |
1889 | if (count == 0 || count > max_regs) | |
1890 | abort (); | |
1891 | ||
1892 | *pbase = base_reg; | |
1893 | ||
1894 | /* Final test -- the registers must be consecutive. */ | |
1895 | mask >>= base_reg; | |
1896 | for (i = 0; i < count; i++) | |
1897 | { | |
1898 | if ((mask & (1u << i)) == 0) | |
1899 | { | |
1900 | inst.error = _("non-contiguous register range"); | |
1901 | return FAIL; | |
1902 | } | |
1903 | } | |
1904 | ||
037e8744 JB |
1905 | *ccp = str; |
1906 | ||
c19d1205 | 1907 | return count; |
b99bd4ef NC |
1908 | } |
1909 | ||
dcbf9037 JB |
1910 | /* True if two alias types are the same. */ |
1911 | ||
c921be7d | 1912 | static bfd_boolean |
dcbf9037 JB |
1913 | neon_alias_types_same (struct neon_typed_alias *a, struct neon_typed_alias *b) |
1914 | { | |
1915 | if (!a && !b) | |
c921be7d | 1916 | return TRUE; |
5f4273c7 | 1917 | |
dcbf9037 | 1918 | if (!a || !b) |
c921be7d | 1919 | return FALSE; |
dcbf9037 JB |
1920 | |
1921 | if (a->defined != b->defined) | |
c921be7d | 1922 | return FALSE; |
5f4273c7 | 1923 | |
dcbf9037 JB |
1924 | if ((a->defined & NTA_HASTYPE) != 0 |
1925 | && (a->eltype.type != b->eltype.type | |
477330fc | 1926 | || a->eltype.size != b->eltype.size)) |
c921be7d | 1927 | return FALSE; |
dcbf9037 JB |
1928 | |
1929 | if ((a->defined & NTA_HASINDEX) != 0 | |
1930 | && (a->index != b->index)) | |
c921be7d | 1931 | return FALSE; |
5f4273c7 | 1932 | |
c921be7d | 1933 | return TRUE; |
dcbf9037 JB |
1934 | } |
1935 | ||
5287ad62 JB |
1936 | /* Parse element/structure lists for Neon VLD<n> and VST<n> instructions. |
1937 | The base register is put in *PBASE. | |
dcbf9037 | 1938 | The lane (or one of the NEON_*_LANES constants) is placed in bits [3:0] of |
5287ad62 JB |
1939 | the return value. |
1940 | The register stride (minus one) is put in bit 4 of the return value. | |
dcbf9037 JB |
1941 | Bits [6:5] encode the list length (minus one). |
1942 | The type of the list elements is put in *ELTYPE, if non-NULL. */ | |
5287ad62 | 1943 | |
5287ad62 | 1944 | #define NEON_LANE(X) ((X) & 0xf) |
dcbf9037 | 1945 | #define NEON_REG_STRIDE(X) ((((X) >> 4) & 1) + 1) |
5287ad62 JB |
1946 | #define NEON_REGLIST_LENGTH(X) ((((X) >> 5) & 3) + 1) |
1947 | ||
1948 | static int | |
dcbf9037 | 1949 | parse_neon_el_struct_list (char **str, unsigned *pbase, |
477330fc | 1950 | struct neon_type_el *eltype) |
5287ad62 JB |
1951 | { |
1952 | char *ptr = *str; | |
1953 | int base_reg = -1; | |
1954 | int reg_incr = -1; | |
1955 | int count = 0; | |
1956 | int lane = -1; | |
1957 | int leading_brace = 0; | |
1958 | enum arm_reg_type rtype = REG_TYPE_NDQ; | |
20203fb9 NC |
1959 | const char *const incr_error = _("register stride must be 1 or 2"); |
1960 | const char *const type_error = _("mismatched element/structure types in list"); | |
dcbf9037 | 1961 | struct neon_typed_alias firsttype; |
5f4273c7 | 1962 | |
5287ad62 JB |
1963 | if (skip_past_char (&ptr, '{') == SUCCESS) |
1964 | leading_brace = 1; | |
5f4273c7 | 1965 | |
5287ad62 JB |
1966 | do |
1967 | { | |
dcbf9037 JB |
1968 | struct neon_typed_alias atype; |
1969 | int getreg = parse_typed_reg_or_scalar (&ptr, rtype, &rtype, &atype); | |
1970 | ||
5287ad62 | 1971 | if (getreg == FAIL) |
477330fc RM |
1972 | { |
1973 | first_error (_(reg_expected_msgs[rtype])); | |
1974 | return FAIL; | |
1975 | } | |
5f4273c7 | 1976 | |
5287ad62 | 1977 | if (base_reg == -1) |
477330fc RM |
1978 | { |
1979 | base_reg = getreg; | |
1980 | if (rtype == REG_TYPE_NQ) | |
1981 | { | |
1982 | reg_incr = 1; | |
1983 | } | |
1984 | firsttype = atype; | |
1985 | } | |
5287ad62 | 1986 | else if (reg_incr == -1) |
477330fc RM |
1987 | { |
1988 | reg_incr = getreg - base_reg; | |
1989 | if (reg_incr < 1 || reg_incr > 2) | |
1990 | { | |
1991 | first_error (_(incr_error)); | |
1992 | return FAIL; | |
1993 | } | |
1994 | } | |
5287ad62 | 1995 | else if (getreg != base_reg + reg_incr * count) |
477330fc RM |
1996 | { |
1997 | first_error (_(incr_error)); | |
1998 | return FAIL; | |
1999 | } | |
dcbf9037 | 2000 | |
c921be7d | 2001 | if (! neon_alias_types_same (&atype, &firsttype)) |
477330fc RM |
2002 | { |
2003 | first_error (_(type_error)); | |
2004 | return FAIL; | |
2005 | } | |
5f4273c7 | 2006 | |
5287ad62 | 2007 | /* Handle Dn-Dm or Qn-Qm syntax. Can only be used with non-indexed list |
477330fc | 2008 | modes. */ |
5287ad62 | 2009 | if (ptr[0] == '-') |
477330fc RM |
2010 | { |
2011 | struct neon_typed_alias htype; | |
2012 | int hireg, dregs = (rtype == REG_TYPE_NQ) ? 2 : 1; | |
2013 | if (lane == -1) | |
2014 | lane = NEON_INTERLEAVE_LANES; | |
2015 | else if (lane != NEON_INTERLEAVE_LANES) | |
2016 | { | |
2017 | first_error (_(type_error)); | |
2018 | return FAIL; | |
2019 | } | |
2020 | if (reg_incr == -1) | |
2021 | reg_incr = 1; | |
2022 | else if (reg_incr != 1) | |
2023 | { | |
2024 | first_error (_("don't use Rn-Rm syntax with non-unit stride")); | |
2025 | return FAIL; | |
2026 | } | |
2027 | ptr++; | |
2028 | hireg = parse_typed_reg_or_scalar (&ptr, rtype, NULL, &htype); | |
2029 | if (hireg == FAIL) | |
2030 | { | |
2031 | first_error (_(reg_expected_msgs[rtype])); | |
2032 | return FAIL; | |
2033 | } | |
2034 | if (! neon_alias_types_same (&htype, &firsttype)) | |
2035 | { | |
2036 | first_error (_(type_error)); | |
2037 | return FAIL; | |
2038 | } | |
2039 | count += hireg + dregs - getreg; | |
2040 | continue; | |
2041 | } | |
5f4273c7 | 2042 | |
5287ad62 JB |
2043 | /* If we're using Q registers, we can't use [] or [n] syntax. */ |
2044 | if (rtype == REG_TYPE_NQ) | |
477330fc RM |
2045 | { |
2046 | count += 2; | |
2047 | continue; | |
2048 | } | |
5f4273c7 | 2049 | |
dcbf9037 | 2050 | if ((atype.defined & NTA_HASINDEX) != 0) |
477330fc RM |
2051 | { |
2052 | if (lane == -1) | |
2053 | lane = atype.index; | |
2054 | else if (lane != atype.index) | |
2055 | { | |
2056 | first_error (_(type_error)); | |
2057 | return FAIL; | |
2058 | } | |
2059 | } | |
5287ad62 | 2060 | else if (lane == -1) |
477330fc | 2061 | lane = NEON_INTERLEAVE_LANES; |
5287ad62 | 2062 | else if (lane != NEON_INTERLEAVE_LANES) |
477330fc RM |
2063 | { |
2064 | first_error (_(type_error)); | |
2065 | return FAIL; | |
2066 | } | |
5287ad62 JB |
2067 | count++; |
2068 | } | |
2069 | while ((count != 1 || leading_brace) && skip_past_comma (&ptr) != FAIL); | |
5f4273c7 | 2070 | |
5287ad62 JB |
2071 | /* No lane set by [x]. We must be interleaving structures. */ |
2072 | if (lane == -1) | |
2073 | lane = NEON_INTERLEAVE_LANES; | |
5f4273c7 | 2074 | |
5287ad62 JB |
2075 | /* Sanity check. */ |
2076 | if (lane == -1 || base_reg == -1 || count < 1 || count > 4 | |
2077 | || (count > 1 && reg_incr == -1)) | |
2078 | { | |
dcbf9037 | 2079 | first_error (_("error parsing element/structure list")); |
5287ad62 JB |
2080 | return FAIL; |
2081 | } | |
2082 | ||
2083 | if ((count > 1 || leading_brace) && skip_past_char (&ptr, '}') == FAIL) | |
2084 | { | |
dcbf9037 | 2085 | first_error (_("expected }")); |
5287ad62 JB |
2086 | return FAIL; |
2087 | } | |
5f4273c7 | 2088 | |
5287ad62 JB |
2089 | if (reg_incr == -1) |
2090 | reg_incr = 1; | |
2091 | ||
dcbf9037 JB |
2092 | if (eltype) |
2093 | *eltype = firsttype.eltype; | |
2094 | ||
5287ad62 JB |
2095 | *pbase = base_reg; |
2096 | *str = ptr; | |
5f4273c7 | 2097 | |
5287ad62 JB |
2098 | return lane | ((reg_incr - 1) << 4) | ((count - 1) << 5); |
2099 | } | |
2100 | ||
c19d1205 ZW |
2101 | /* Parse an explicit relocation suffix on an expression. This is |
2102 | either nothing, or a word in parentheses. Note that if !OBJ_ELF, | |
2103 | arm_reloc_hsh contains no entries, so this function can only | |
2104 | succeed if there is no () after the word. Returns -1 on error, | |
2105 | BFD_RELOC_UNUSED if there wasn't any suffix. */ | |
3da1d841 | 2106 | |
c19d1205 ZW |
2107 | static int |
2108 | parse_reloc (char **str) | |
b99bd4ef | 2109 | { |
c19d1205 ZW |
2110 | struct reloc_entry *r; |
2111 | char *p, *q; | |
b99bd4ef | 2112 | |
c19d1205 ZW |
2113 | if (**str != '(') |
2114 | return BFD_RELOC_UNUSED; | |
b99bd4ef | 2115 | |
c19d1205 ZW |
2116 | p = *str + 1; |
2117 | q = p; | |
2118 | ||
2119 | while (*q && *q != ')' && *q != ',') | |
2120 | q++; | |
2121 | if (*q != ')') | |
2122 | return -1; | |
2123 | ||
21d799b5 NC |
2124 | if ((r = (struct reloc_entry *) |
2125 | hash_find_n (arm_reloc_hsh, p, q - p)) == NULL) | |
c19d1205 ZW |
2126 | return -1; |
2127 | ||
2128 | *str = q + 1; | |
2129 | return r->reloc; | |
b99bd4ef NC |
2130 | } |
2131 | ||
c19d1205 ZW |
2132 | /* Directives: register aliases. */ |
2133 | ||
dcbf9037 | 2134 | static struct reg_entry * |
90ec0d68 | 2135 | insert_reg_alias (char *str, unsigned number, int type) |
b99bd4ef | 2136 | { |
d3ce72d0 | 2137 | struct reg_entry *new_reg; |
c19d1205 | 2138 | const char *name; |
b99bd4ef | 2139 | |
d3ce72d0 | 2140 | if ((new_reg = (struct reg_entry *) hash_find (arm_reg_hsh, str)) != 0) |
c19d1205 | 2141 | { |
d3ce72d0 | 2142 | if (new_reg->builtin) |
c19d1205 | 2143 | as_warn (_("ignoring attempt to redefine built-in register '%s'"), str); |
b99bd4ef | 2144 | |
c19d1205 ZW |
2145 | /* Only warn about a redefinition if it's not defined as the |
2146 | same register. */ | |
d3ce72d0 | 2147 | else if (new_reg->number != number || new_reg->type != type) |
c19d1205 | 2148 | as_warn (_("ignoring redefinition of register alias '%s'"), str); |
69b97547 | 2149 | |
d929913e | 2150 | return NULL; |
c19d1205 | 2151 | } |
b99bd4ef | 2152 | |
c19d1205 | 2153 | name = xstrdup (str); |
d3ce72d0 | 2154 | new_reg = (struct reg_entry *) xmalloc (sizeof (struct reg_entry)); |
b99bd4ef | 2155 | |
d3ce72d0 NC |
2156 | new_reg->name = name; |
2157 | new_reg->number = number; | |
2158 | new_reg->type = type; | |
2159 | new_reg->builtin = FALSE; | |
2160 | new_reg->neon = NULL; | |
b99bd4ef | 2161 | |
d3ce72d0 | 2162 | if (hash_insert (arm_reg_hsh, name, (void *) new_reg)) |
c19d1205 | 2163 | abort (); |
5f4273c7 | 2164 | |
d3ce72d0 | 2165 | return new_reg; |
dcbf9037 JB |
2166 | } |
2167 | ||
2168 | static void | |
2169 | insert_neon_reg_alias (char *str, int number, int type, | |
477330fc | 2170 | struct neon_typed_alias *atype) |
dcbf9037 JB |
2171 | { |
2172 | struct reg_entry *reg = insert_reg_alias (str, number, type); | |
5f4273c7 | 2173 | |
dcbf9037 JB |
2174 | if (!reg) |
2175 | { | |
2176 | first_error (_("attempt to redefine typed alias")); | |
2177 | return; | |
2178 | } | |
5f4273c7 | 2179 | |
dcbf9037 JB |
2180 | if (atype) |
2181 | { | |
21d799b5 | 2182 | reg->neon = (struct neon_typed_alias *) |
477330fc | 2183 | xmalloc (sizeof (struct neon_typed_alias)); |
dcbf9037 JB |
2184 | *reg->neon = *atype; |
2185 | } | |
c19d1205 | 2186 | } |
b99bd4ef | 2187 | |
c19d1205 | 2188 | /* Look for the .req directive. This is of the form: |
b99bd4ef | 2189 | |
c19d1205 | 2190 | new_register_name .req existing_register_name |
b99bd4ef | 2191 | |
c19d1205 | 2192 | If we find one, or if it looks sufficiently like one that we want to |
d929913e | 2193 | handle any error here, return TRUE. Otherwise return FALSE. */ |
b99bd4ef | 2194 | |
d929913e | 2195 | static bfd_boolean |
c19d1205 ZW |
2196 | create_register_alias (char * newname, char *p) |
2197 | { | |
2198 | struct reg_entry *old; | |
2199 | char *oldname, *nbuf; | |
2200 | size_t nlen; | |
b99bd4ef | 2201 | |
c19d1205 ZW |
2202 | /* The input scrubber ensures that whitespace after the mnemonic is |
2203 | collapsed to single spaces. */ | |
2204 | oldname = p; | |
2205 | if (strncmp (oldname, " .req ", 6) != 0) | |
d929913e | 2206 | return FALSE; |
b99bd4ef | 2207 | |
c19d1205 ZW |
2208 | oldname += 6; |
2209 | if (*oldname == '\0') | |
d929913e | 2210 | return FALSE; |
b99bd4ef | 2211 | |
21d799b5 | 2212 | old = (struct reg_entry *) hash_find (arm_reg_hsh, oldname); |
c19d1205 | 2213 | if (!old) |
b99bd4ef | 2214 | { |
c19d1205 | 2215 | as_warn (_("unknown register '%s' -- .req ignored"), oldname); |
d929913e | 2216 | return TRUE; |
b99bd4ef NC |
2217 | } |
2218 | ||
c19d1205 ZW |
2219 | /* If TC_CASE_SENSITIVE is defined, then newname already points to |
2220 | the desired alias name, and p points to its end. If not, then | |
2221 | the desired alias name is in the global original_case_string. */ | |
2222 | #ifdef TC_CASE_SENSITIVE | |
2223 | nlen = p - newname; | |
2224 | #else | |
2225 | newname = original_case_string; | |
2226 | nlen = strlen (newname); | |
2227 | #endif | |
b99bd4ef | 2228 | |
21d799b5 | 2229 | nbuf = (char *) alloca (nlen + 1); |
c19d1205 ZW |
2230 | memcpy (nbuf, newname, nlen); |
2231 | nbuf[nlen] = '\0'; | |
b99bd4ef | 2232 | |
c19d1205 ZW |
2233 | /* Create aliases under the new name as stated; an all-lowercase |
2234 | version of the new name; and an all-uppercase version of the new | |
2235 | name. */ | |
d929913e NC |
2236 | if (insert_reg_alias (nbuf, old->number, old->type) != NULL) |
2237 | { | |
2238 | for (p = nbuf; *p; p++) | |
2239 | *p = TOUPPER (*p); | |
c19d1205 | 2240 | |
d929913e NC |
2241 | if (strncmp (nbuf, newname, nlen)) |
2242 | { | |
2243 | /* If this attempt to create an additional alias fails, do not bother | |
2244 | trying to create the all-lower case alias. We will fail and issue | |
2245 | a second, duplicate error message. This situation arises when the | |
2246 | programmer does something like: | |
2247 | foo .req r0 | |
2248 | Foo .req r1 | |
2249 | The second .req creates the "Foo" alias but then fails to create | |
5f4273c7 | 2250 | the artificial FOO alias because it has already been created by the |
d929913e NC |
2251 | first .req. */ |
2252 | if (insert_reg_alias (nbuf, old->number, old->type) == NULL) | |
2253 | return TRUE; | |
2254 | } | |
c19d1205 | 2255 | |
d929913e NC |
2256 | for (p = nbuf; *p; p++) |
2257 | *p = TOLOWER (*p); | |
c19d1205 | 2258 | |
d929913e NC |
2259 | if (strncmp (nbuf, newname, nlen)) |
2260 | insert_reg_alias (nbuf, old->number, old->type); | |
2261 | } | |
c19d1205 | 2262 | |
d929913e | 2263 | return TRUE; |
b99bd4ef NC |
2264 | } |
2265 | ||
dcbf9037 JB |
2266 | /* Create a Neon typed/indexed register alias using directives, e.g.: |
2267 | X .dn d5.s32[1] | |
2268 | Y .qn 6.s16 | |
2269 | Z .dn d7 | |
2270 | T .dn Z[0] | |
2271 | These typed registers can be used instead of the types specified after the | |
2272 | Neon mnemonic, so long as all operands given have types. Types can also be | |
2273 | specified directly, e.g.: | |
5f4273c7 | 2274 | vadd d0.s32, d1.s32, d2.s32 */ |
dcbf9037 | 2275 | |
c921be7d | 2276 | static bfd_boolean |
dcbf9037 JB |
2277 | create_neon_reg_alias (char *newname, char *p) |
2278 | { | |
2279 | enum arm_reg_type basetype; | |
2280 | struct reg_entry *basereg; | |
2281 | struct reg_entry mybasereg; | |
2282 | struct neon_type ntype; | |
2283 | struct neon_typed_alias typeinfo; | |
12d6b0b7 | 2284 | char *namebuf, *nameend ATTRIBUTE_UNUSED; |
dcbf9037 | 2285 | int namelen; |
5f4273c7 | 2286 | |
dcbf9037 JB |
2287 | typeinfo.defined = 0; |
2288 | typeinfo.eltype.type = NT_invtype; | |
2289 | typeinfo.eltype.size = -1; | |
2290 | typeinfo.index = -1; | |
5f4273c7 | 2291 | |
dcbf9037 | 2292 | nameend = p; |
5f4273c7 | 2293 | |
dcbf9037 JB |
2294 | if (strncmp (p, " .dn ", 5) == 0) |
2295 | basetype = REG_TYPE_VFD; | |
2296 | else if (strncmp (p, " .qn ", 5) == 0) | |
2297 | basetype = REG_TYPE_NQ; | |
2298 | else | |
c921be7d | 2299 | return FALSE; |
5f4273c7 | 2300 | |
dcbf9037 | 2301 | p += 5; |
5f4273c7 | 2302 | |
dcbf9037 | 2303 | if (*p == '\0') |
c921be7d | 2304 | return FALSE; |
5f4273c7 | 2305 | |
dcbf9037 JB |
2306 | basereg = arm_reg_parse_multi (&p); |
2307 | ||
2308 | if (basereg && basereg->type != basetype) | |
2309 | { | |
2310 | as_bad (_("bad type for register")); | |
c921be7d | 2311 | return FALSE; |
dcbf9037 JB |
2312 | } |
2313 | ||
2314 | if (basereg == NULL) | |
2315 | { | |
2316 | expressionS exp; | |
2317 | /* Try parsing as an integer. */ | |
2318 | my_get_expression (&exp, &p, GE_NO_PREFIX); | |
2319 | if (exp.X_op != O_constant) | |
477330fc RM |
2320 | { |
2321 | as_bad (_("expression must be constant")); | |
2322 | return FALSE; | |
2323 | } | |
dcbf9037 JB |
2324 | basereg = &mybasereg; |
2325 | basereg->number = (basetype == REG_TYPE_NQ) ? exp.X_add_number * 2 | |
477330fc | 2326 | : exp.X_add_number; |
dcbf9037 JB |
2327 | basereg->neon = 0; |
2328 | } | |
2329 | ||
2330 | if (basereg->neon) | |
2331 | typeinfo = *basereg->neon; | |
2332 | ||
2333 | if (parse_neon_type (&ntype, &p) == SUCCESS) | |
2334 | { | |
2335 | /* We got a type. */ | |
2336 | if (typeinfo.defined & NTA_HASTYPE) | |
477330fc RM |
2337 | { |
2338 | as_bad (_("can't redefine the type of a register alias")); | |
2339 | return FALSE; | |
2340 | } | |
5f4273c7 | 2341 | |
dcbf9037 JB |
2342 | typeinfo.defined |= NTA_HASTYPE; |
2343 | if (ntype.elems != 1) | |
477330fc RM |
2344 | { |
2345 | as_bad (_("you must specify a single type only")); | |
2346 | return FALSE; | |
2347 | } | |
dcbf9037 JB |
2348 | typeinfo.eltype = ntype.el[0]; |
2349 | } | |
5f4273c7 | 2350 | |
dcbf9037 JB |
2351 | if (skip_past_char (&p, '[') == SUCCESS) |
2352 | { | |
2353 | expressionS exp; | |
2354 | /* We got a scalar index. */ | |
5f4273c7 | 2355 | |
dcbf9037 | 2356 | if (typeinfo.defined & NTA_HASINDEX) |
477330fc RM |
2357 | { |
2358 | as_bad (_("can't redefine the index of a scalar alias")); | |
2359 | return FALSE; | |
2360 | } | |
5f4273c7 | 2361 | |
dcbf9037 | 2362 | my_get_expression (&exp, &p, GE_NO_PREFIX); |
5f4273c7 | 2363 | |
dcbf9037 | 2364 | if (exp.X_op != O_constant) |
477330fc RM |
2365 | { |
2366 | as_bad (_("scalar index must be constant")); | |
2367 | return FALSE; | |
2368 | } | |
5f4273c7 | 2369 | |
dcbf9037 JB |
2370 | typeinfo.defined |= NTA_HASINDEX; |
2371 | typeinfo.index = exp.X_add_number; | |
5f4273c7 | 2372 | |
dcbf9037 | 2373 | if (skip_past_char (&p, ']') == FAIL) |
477330fc RM |
2374 | { |
2375 | as_bad (_("expecting ]")); | |
2376 | return FALSE; | |
2377 | } | |
dcbf9037 JB |
2378 | } |
2379 | ||
15735687 NS |
2380 | /* If TC_CASE_SENSITIVE is defined, then newname already points to |
2381 | the desired alias name, and p points to its end. If not, then | |
2382 | the desired alias name is in the global original_case_string. */ | |
2383 | #ifdef TC_CASE_SENSITIVE | |
dcbf9037 | 2384 | namelen = nameend - newname; |
15735687 NS |
2385 | #else |
2386 | newname = original_case_string; | |
2387 | namelen = strlen (newname); | |
2388 | #endif | |
2389 | ||
21d799b5 | 2390 | namebuf = (char *) alloca (namelen + 1); |
dcbf9037 JB |
2391 | strncpy (namebuf, newname, namelen); |
2392 | namebuf[namelen] = '\0'; | |
5f4273c7 | 2393 | |
dcbf9037 | 2394 | insert_neon_reg_alias (namebuf, basereg->number, basetype, |
477330fc | 2395 | typeinfo.defined != 0 ? &typeinfo : NULL); |
5f4273c7 | 2396 | |
dcbf9037 JB |
2397 | /* Insert name in all uppercase. */ |
2398 | for (p = namebuf; *p; p++) | |
2399 | *p = TOUPPER (*p); | |
5f4273c7 | 2400 | |
dcbf9037 JB |
2401 | if (strncmp (namebuf, newname, namelen)) |
2402 | insert_neon_reg_alias (namebuf, basereg->number, basetype, | |
477330fc | 2403 | typeinfo.defined != 0 ? &typeinfo : NULL); |
5f4273c7 | 2404 | |
dcbf9037 JB |
2405 | /* Insert name in all lowercase. */ |
2406 | for (p = namebuf; *p; p++) | |
2407 | *p = TOLOWER (*p); | |
5f4273c7 | 2408 | |
dcbf9037 JB |
2409 | if (strncmp (namebuf, newname, namelen)) |
2410 | insert_neon_reg_alias (namebuf, basereg->number, basetype, | |
477330fc | 2411 | typeinfo.defined != 0 ? &typeinfo : NULL); |
5f4273c7 | 2412 | |
c921be7d | 2413 | return TRUE; |
dcbf9037 JB |
2414 | } |
2415 | ||
c19d1205 ZW |
2416 | /* Should never be called, as .req goes between the alias and the |
2417 | register name, not at the beginning of the line. */ | |
c921be7d | 2418 | |
b99bd4ef | 2419 | static void |
c19d1205 | 2420 | s_req (int a ATTRIBUTE_UNUSED) |
b99bd4ef | 2421 | { |
c19d1205 ZW |
2422 | as_bad (_("invalid syntax for .req directive")); |
2423 | } | |
b99bd4ef | 2424 | |
dcbf9037 JB |
2425 | static void |
2426 | s_dn (int a ATTRIBUTE_UNUSED) | |
2427 | { | |
2428 | as_bad (_("invalid syntax for .dn directive")); | |
2429 | } | |
2430 | ||
2431 | static void | |
2432 | s_qn (int a ATTRIBUTE_UNUSED) | |
2433 | { | |
2434 | as_bad (_("invalid syntax for .qn directive")); | |
2435 | } | |
2436 | ||
c19d1205 ZW |
2437 | /* The .unreq directive deletes an alias which was previously defined |
2438 | by .req. For example: | |
b99bd4ef | 2439 | |
c19d1205 ZW |
2440 | my_alias .req r11 |
2441 | .unreq my_alias */ | |
b99bd4ef NC |
2442 | |
2443 | static void | |
c19d1205 | 2444 | s_unreq (int a ATTRIBUTE_UNUSED) |
b99bd4ef | 2445 | { |
c19d1205 ZW |
2446 | char * name; |
2447 | char saved_char; | |
b99bd4ef | 2448 | |
c19d1205 ZW |
2449 | name = input_line_pointer; |
2450 | ||
2451 | while (*input_line_pointer != 0 | |
2452 | && *input_line_pointer != ' ' | |
2453 | && *input_line_pointer != '\n') | |
2454 | ++input_line_pointer; | |
2455 | ||
2456 | saved_char = *input_line_pointer; | |
2457 | *input_line_pointer = 0; | |
2458 | ||
2459 | if (!*name) | |
2460 | as_bad (_("invalid syntax for .unreq directive")); | |
2461 | else | |
2462 | { | |
21d799b5 | 2463 | struct reg_entry *reg = (struct reg_entry *) hash_find (arm_reg_hsh, |
477330fc | 2464 | name); |
c19d1205 ZW |
2465 | |
2466 | if (!reg) | |
2467 | as_bad (_("unknown register alias '%s'"), name); | |
2468 | else if (reg->builtin) | |
a1727c1a | 2469 | as_warn (_("ignoring attempt to use .unreq on fixed register name: '%s'"), |
c19d1205 ZW |
2470 | name); |
2471 | else | |
2472 | { | |
d929913e NC |
2473 | char * p; |
2474 | char * nbuf; | |
2475 | ||
db0bc284 | 2476 | hash_delete (arm_reg_hsh, name, FALSE); |
c19d1205 | 2477 | free ((char *) reg->name); |
477330fc RM |
2478 | if (reg->neon) |
2479 | free (reg->neon); | |
c19d1205 | 2480 | free (reg); |
d929913e NC |
2481 | |
2482 | /* Also locate the all upper case and all lower case versions. | |
2483 | Do not complain if we cannot find one or the other as it | |
2484 | was probably deleted above. */ | |
5f4273c7 | 2485 | |
d929913e NC |
2486 | nbuf = strdup (name); |
2487 | for (p = nbuf; *p; p++) | |
2488 | *p = TOUPPER (*p); | |
21d799b5 | 2489 | reg = (struct reg_entry *) hash_find (arm_reg_hsh, nbuf); |
d929913e NC |
2490 | if (reg) |
2491 | { | |
db0bc284 | 2492 | hash_delete (arm_reg_hsh, nbuf, FALSE); |
d929913e NC |
2493 | free ((char *) reg->name); |
2494 | if (reg->neon) | |
2495 | free (reg->neon); | |
2496 | free (reg); | |
2497 | } | |
2498 | ||
2499 | for (p = nbuf; *p; p++) | |
2500 | *p = TOLOWER (*p); | |
21d799b5 | 2501 | reg = (struct reg_entry *) hash_find (arm_reg_hsh, nbuf); |
d929913e NC |
2502 | if (reg) |
2503 | { | |
db0bc284 | 2504 | hash_delete (arm_reg_hsh, nbuf, FALSE); |
d929913e NC |
2505 | free ((char *) reg->name); |
2506 | if (reg->neon) | |
2507 | free (reg->neon); | |
2508 | free (reg); | |
2509 | } | |
2510 | ||
2511 | free (nbuf); | |
c19d1205 ZW |
2512 | } |
2513 | } | |
b99bd4ef | 2514 | |
c19d1205 | 2515 | *input_line_pointer = saved_char; |
b99bd4ef NC |
2516 | demand_empty_rest_of_line (); |
2517 | } | |
2518 | ||
c19d1205 ZW |
2519 | /* Directives: Instruction set selection. */ |
2520 | ||
2521 | #ifdef OBJ_ELF | |
2522 | /* This code is to handle mapping symbols as defined in the ARM ELF spec. | |
2523 | (See "Mapping symbols", section 4.5.5, ARM AAELF version 1.0). | |
2524 | Note that previously, $a and $t has type STT_FUNC (BSF_OBJECT flag), | |
2525 | and $d has type STT_OBJECT (BSF_OBJECT flag). Now all three are untyped. */ | |
2526 | ||
cd000bff DJ |
2527 | /* Create a new mapping symbol for the transition to STATE. */ |
2528 | ||
2529 | static void | |
2530 | make_mapping_symbol (enum mstate state, valueT value, fragS *frag) | |
b99bd4ef | 2531 | { |
a737bd4d | 2532 | symbolS * symbolP; |
c19d1205 ZW |
2533 | const char * symname; |
2534 | int type; | |
b99bd4ef | 2535 | |
c19d1205 | 2536 | switch (state) |
b99bd4ef | 2537 | { |
c19d1205 ZW |
2538 | case MAP_DATA: |
2539 | symname = "$d"; | |
2540 | type = BSF_NO_FLAGS; | |
2541 | break; | |
2542 | case MAP_ARM: | |
2543 | symname = "$a"; | |
2544 | type = BSF_NO_FLAGS; | |
2545 | break; | |
2546 | case MAP_THUMB: | |
2547 | symname = "$t"; | |
2548 | type = BSF_NO_FLAGS; | |
2549 | break; | |
c19d1205 ZW |
2550 | default: |
2551 | abort (); | |
2552 | } | |
2553 | ||
cd000bff | 2554 | symbolP = symbol_new (symname, now_seg, value, frag); |
c19d1205 ZW |
2555 | symbol_get_bfdsym (symbolP)->flags |= type | BSF_LOCAL; |
2556 | ||
2557 | switch (state) | |
2558 | { | |
2559 | case MAP_ARM: | |
2560 | THUMB_SET_FUNC (symbolP, 0); | |
2561 | ARM_SET_THUMB (symbolP, 0); | |
2562 | ARM_SET_INTERWORK (symbolP, support_interwork); | |
2563 | break; | |
2564 | ||
2565 | case MAP_THUMB: | |
2566 | THUMB_SET_FUNC (symbolP, 1); | |
2567 | ARM_SET_THUMB (symbolP, 1); | |
2568 | ARM_SET_INTERWORK (symbolP, support_interwork); | |
2569 | break; | |
2570 | ||
2571 | case MAP_DATA: | |
2572 | default: | |
cd000bff DJ |
2573 | break; |
2574 | } | |
2575 | ||
2576 | /* Save the mapping symbols for future reference. Also check that | |
2577 | we do not place two mapping symbols at the same offset within a | |
2578 | frag. We'll handle overlap between frags in | |
2de7820f JZ |
2579 | check_mapping_symbols. |
2580 | ||
2581 | If .fill or other data filling directive generates zero sized data, | |
2582 | the mapping symbol for the following code will have the same value | |
2583 | as the one generated for the data filling directive. In this case, | |
2584 | we replace the old symbol with the new one at the same address. */ | |
cd000bff DJ |
2585 | if (value == 0) |
2586 | { | |
2de7820f JZ |
2587 | if (frag->tc_frag_data.first_map != NULL) |
2588 | { | |
2589 | know (S_GET_VALUE (frag->tc_frag_data.first_map) == 0); | |
2590 | symbol_remove (frag->tc_frag_data.first_map, &symbol_rootP, &symbol_lastP); | |
2591 | } | |
cd000bff DJ |
2592 | frag->tc_frag_data.first_map = symbolP; |
2593 | } | |
2594 | if (frag->tc_frag_data.last_map != NULL) | |
0f020cef JZ |
2595 | { |
2596 | know (S_GET_VALUE (frag->tc_frag_data.last_map) <= S_GET_VALUE (symbolP)); | |
0f020cef JZ |
2597 | if (S_GET_VALUE (frag->tc_frag_data.last_map) == S_GET_VALUE (symbolP)) |
2598 | symbol_remove (frag->tc_frag_data.last_map, &symbol_rootP, &symbol_lastP); | |
2599 | } | |
cd000bff DJ |
2600 | frag->tc_frag_data.last_map = symbolP; |
2601 | } | |
2602 | ||
2603 | /* We must sometimes convert a region marked as code to data during | |
2604 | code alignment, if an odd number of bytes have to be padded. The | |
2605 | code mapping symbol is pushed to an aligned address. */ | |
2606 | ||
2607 | static void | |
2608 | insert_data_mapping_symbol (enum mstate state, | |
2609 | valueT value, fragS *frag, offsetT bytes) | |
2610 | { | |
2611 | /* If there was already a mapping symbol, remove it. */ | |
2612 | if (frag->tc_frag_data.last_map != NULL | |
2613 | && S_GET_VALUE (frag->tc_frag_data.last_map) == frag->fr_address + value) | |
2614 | { | |
2615 | symbolS *symp = frag->tc_frag_data.last_map; | |
2616 | ||
2617 | if (value == 0) | |
2618 | { | |
2619 | know (frag->tc_frag_data.first_map == symp); | |
2620 | frag->tc_frag_data.first_map = NULL; | |
2621 | } | |
2622 | frag->tc_frag_data.last_map = NULL; | |
2623 | symbol_remove (symp, &symbol_rootP, &symbol_lastP); | |
c19d1205 | 2624 | } |
cd000bff DJ |
2625 | |
2626 | make_mapping_symbol (MAP_DATA, value, frag); | |
2627 | make_mapping_symbol (state, value + bytes, frag); | |
2628 | } | |
2629 | ||
2630 | static void mapping_state_2 (enum mstate state, int max_chars); | |
2631 | ||
2632 | /* Set the mapping state to STATE. Only call this when about to | |
2633 | emit some STATE bytes to the file. */ | |
2634 | ||
4e9aaefb | 2635 | #define TRANSITION(from, to) (mapstate == (from) && state == (to)) |
cd000bff DJ |
2636 | void |
2637 | mapping_state (enum mstate state) | |
2638 | { | |
940b5ce0 DJ |
2639 | enum mstate mapstate = seg_info (now_seg)->tc_segment_info_data.mapstate; |
2640 | ||
cd000bff DJ |
2641 | if (mapstate == state) |
2642 | /* The mapping symbol has already been emitted. | |
2643 | There is nothing else to do. */ | |
2644 | return; | |
49c62a33 NC |
2645 | |
2646 | if (state == MAP_ARM || state == MAP_THUMB) | |
2647 | /* PR gas/12931 | |
2648 | All ARM instructions require 4-byte alignment. | |
2649 | (Almost) all Thumb instructions require 2-byte alignment. | |
2650 | ||
2651 | When emitting instructions into any section, mark the section | |
2652 | appropriately. | |
2653 | ||
2654 | Some Thumb instructions are alignment-sensitive modulo 4 bytes, | |
2655 | but themselves require 2-byte alignment; this applies to some | |
2656 | PC- relative forms. However, these cases will invovle implicit | |
2657 | literal pool generation or an explicit .align >=2, both of | |
2658 | which will cause the section to me marked with sufficient | |
2659 | alignment. Thus, we don't handle those cases here. */ | |
2660 | record_alignment (now_seg, state == MAP_ARM ? 2 : 1); | |
2661 | ||
2662 | if (TRANSITION (MAP_UNDEFINED, MAP_DATA)) | |
4e9aaefb | 2663 | /* This case will be evaluated later. */ |
cd000bff | 2664 | return; |
cd000bff DJ |
2665 | |
2666 | mapping_state_2 (state, 0); | |
cd000bff DJ |
2667 | } |
2668 | ||
2669 | /* Same as mapping_state, but MAX_CHARS bytes have already been | |
2670 | allocated. Put the mapping symbol that far back. */ | |
2671 | ||
2672 | static void | |
2673 | mapping_state_2 (enum mstate state, int max_chars) | |
2674 | { | |
940b5ce0 DJ |
2675 | enum mstate mapstate = seg_info (now_seg)->tc_segment_info_data.mapstate; |
2676 | ||
2677 | if (!SEG_NORMAL (now_seg)) | |
2678 | return; | |
2679 | ||
cd000bff DJ |
2680 | if (mapstate == state) |
2681 | /* The mapping symbol has already been emitted. | |
2682 | There is nothing else to do. */ | |
2683 | return; | |
2684 | ||
4e9aaefb SA |
2685 | if (TRANSITION (MAP_UNDEFINED, MAP_ARM) |
2686 | || TRANSITION (MAP_UNDEFINED, MAP_THUMB)) | |
2687 | { | |
2688 | struct frag * const frag_first = seg_info (now_seg)->frchainP->frch_root; | |
2689 | const int add_symbol = (frag_now != frag_first) || (frag_now_fix () > 0); | |
2690 | ||
2691 | if (add_symbol) | |
2692 | make_mapping_symbol (MAP_DATA, (valueT) 0, frag_first); | |
2693 | } | |
2694 | ||
cd000bff DJ |
2695 | seg_info (now_seg)->tc_segment_info_data.mapstate = state; |
2696 | make_mapping_symbol (state, (valueT) frag_now_fix () - max_chars, frag_now); | |
c19d1205 | 2697 | } |
4e9aaefb | 2698 | #undef TRANSITION |
c19d1205 | 2699 | #else |
d3106081 NS |
2700 | #define mapping_state(x) ((void)0) |
2701 | #define mapping_state_2(x, y) ((void)0) | |
c19d1205 ZW |
2702 | #endif |
2703 | ||
2704 | /* Find the real, Thumb encoded start of a Thumb function. */ | |
2705 | ||
4343666d | 2706 | #ifdef OBJ_COFF |
c19d1205 ZW |
2707 | static symbolS * |
2708 | find_real_start (symbolS * symbolP) | |
2709 | { | |
2710 | char * real_start; | |
2711 | const char * name = S_GET_NAME (symbolP); | |
2712 | symbolS * new_target; | |
2713 | ||
2714 | /* This definition must agree with the one in gcc/config/arm/thumb.c. */ | |
2715 | #define STUB_NAME ".real_start_of" | |
2716 | ||
2717 | if (name == NULL) | |
2718 | abort (); | |
2719 | ||
37f6032b ZW |
2720 | /* The compiler may generate BL instructions to local labels because |
2721 | it needs to perform a branch to a far away location. These labels | |
2722 | do not have a corresponding ".real_start_of" label. We check | |
2723 | both for S_IS_LOCAL and for a leading dot, to give a way to bypass | |
2724 | the ".real_start_of" convention for nonlocal branches. */ | |
2725 | if (S_IS_LOCAL (symbolP) || name[0] == '.') | |
c19d1205 ZW |
2726 | return symbolP; |
2727 | ||
37f6032b | 2728 | real_start = ACONCAT ((STUB_NAME, name, NULL)); |
c19d1205 ZW |
2729 | new_target = symbol_find (real_start); |
2730 | ||
2731 | if (new_target == NULL) | |
2732 | { | |
bd3ba5d1 | 2733 | as_warn (_("Failed to find real start of function: %s\n"), name); |
c19d1205 ZW |
2734 | new_target = symbolP; |
2735 | } | |
2736 | ||
c19d1205 ZW |
2737 | return new_target; |
2738 | } | |
4343666d | 2739 | #endif |
c19d1205 ZW |
2740 | |
2741 | static void | |
2742 | opcode_select (int width) | |
2743 | { | |
2744 | switch (width) | |
2745 | { | |
2746 | case 16: | |
2747 | if (! thumb_mode) | |
2748 | { | |
e74cfd16 | 2749 | if (!ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v4t)) |
c19d1205 ZW |
2750 | as_bad (_("selected processor does not support THUMB opcodes")); |
2751 | ||
2752 | thumb_mode = 1; | |
2753 | /* No need to force the alignment, since we will have been | |
2754 | coming from ARM mode, which is word-aligned. */ | |
2755 | record_alignment (now_seg, 1); | |
2756 | } | |
c19d1205 ZW |
2757 | break; |
2758 | ||
2759 | case 32: | |
2760 | if (thumb_mode) | |
2761 | { | |
e74cfd16 | 2762 | if (!ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v1)) |
c19d1205 ZW |
2763 | as_bad (_("selected processor does not support ARM opcodes")); |
2764 | ||
2765 | thumb_mode = 0; | |
2766 | ||
2767 | if (!need_pass_2) | |
2768 | frag_align (2, 0, 0); | |
2769 | ||
2770 | record_alignment (now_seg, 1); | |
2771 | } | |
c19d1205 ZW |
2772 | break; |
2773 | ||
2774 | default: | |
2775 | as_bad (_("invalid instruction size selected (%d)"), width); | |
2776 | } | |
2777 | } | |
2778 | ||
2779 | static void | |
2780 | s_arm (int ignore ATTRIBUTE_UNUSED) | |
2781 | { | |
2782 | opcode_select (32); | |
2783 | demand_empty_rest_of_line (); | |
2784 | } | |
2785 | ||
2786 | static void | |
2787 | s_thumb (int ignore ATTRIBUTE_UNUSED) | |
2788 | { | |
2789 | opcode_select (16); | |
2790 | demand_empty_rest_of_line (); | |
2791 | } | |
2792 | ||
2793 | static void | |
2794 | s_code (int unused ATTRIBUTE_UNUSED) | |
2795 | { | |
2796 | int temp; | |
2797 | ||
2798 | temp = get_absolute_expression (); | |
2799 | switch (temp) | |
2800 | { | |
2801 | case 16: | |
2802 | case 32: | |
2803 | opcode_select (temp); | |
2804 | break; | |
2805 | ||
2806 | default: | |
2807 | as_bad (_("invalid operand to .code directive (%d) (expecting 16 or 32)"), temp); | |
2808 | } | |
2809 | } | |
2810 | ||
2811 | static void | |
2812 | s_force_thumb (int ignore ATTRIBUTE_UNUSED) | |
2813 | { | |
2814 | /* If we are not already in thumb mode go into it, EVEN if | |
2815 | the target processor does not support thumb instructions. | |
2816 | This is used by gcc/config/arm/lib1funcs.asm for example | |
2817 | to compile interworking support functions even if the | |
2818 | target processor should not support interworking. */ | |
2819 | if (! thumb_mode) | |
2820 | { | |
2821 | thumb_mode = 2; | |
2822 | record_alignment (now_seg, 1); | |
2823 | } | |
2824 | ||
2825 | demand_empty_rest_of_line (); | |
2826 | } | |
2827 | ||
2828 | static void | |
2829 | s_thumb_func (int ignore ATTRIBUTE_UNUSED) | |
2830 | { | |
2831 | s_thumb (0); | |
2832 | ||
2833 | /* The following label is the name/address of the start of a Thumb function. | |
2834 | We need to know this for the interworking support. */ | |
2835 | label_is_thumb_function_name = TRUE; | |
2836 | } | |
2837 | ||
2838 | /* Perform a .set directive, but also mark the alias as | |
2839 | being a thumb function. */ | |
2840 | ||
2841 | static void | |
2842 | s_thumb_set (int equiv) | |
2843 | { | |
2844 | /* XXX the following is a duplicate of the code for s_set() in read.c | |
2845 | We cannot just call that code as we need to get at the symbol that | |
2846 | is created. */ | |
2847 | char * name; | |
2848 | char delim; | |
2849 | char * end_name; | |
2850 | symbolS * symbolP; | |
2851 | ||
2852 | /* Especial apologies for the random logic: | |
2853 | This just grew, and could be parsed much more simply! | |
2854 | Dean - in haste. */ | |
2855 | name = input_line_pointer; | |
2856 | delim = get_symbol_end (); | |
2857 | end_name = input_line_pointer; | |
2858 | *end_name = delim; | |
2859 | ||
2860 | if (*input_line_pointer != ',') | |
2861 | { | |
2862 | *end_name = 0; | |
2863 | as_bad (_("expected comma after name \"%s\""), name); | |
b99bd4ef NC |
2864 | *end_name = delim; |
2865 | ignore_rest_of_line (); | |
2866 | return; | |
2867 | } | |
2868 | ||
2869 | input_line_pointer++; | |
2870 | *end_name = 0; | |
2871 | ||
2872 | if (name[0] == '.' && name[1] == '\0') | |
2873 | { | |
2874 | /* XXX - this should not happen to .thumb_set. */ | |
2875 | abort (); | |
2876 | } | |
2877 | ||
2878 | if ((symbolP = symbol_find (name)) == NULL | |
2879 | && (symbolP = md_undefined_symbol (name)) == NULL) | |
2880 | { | |
2881 | #ifndef NO_LISTING | |
2882 | /* When doing symbol listings, play games with dummy fragments living | |
2883 | outside the normal fragment chain to record the file and line info | |
c19d1205 | 2884 | for this symbol. */ |
b99bd4ef NC |
2885 | if (listing & LISTING_SYMBOLS) |
2886 | { | |
2887 | extern struct list_info_struct * listing_tail; | |
21d799b5 | 2888 | fragS * dummy_frag = (fragS * ) xmalloc (sizeof (fragS)); |
b99bd4ef NC |
2889 | |
2890 | memset (dummy_frag, 0, sizeof (fragS)); | |
2891 | dummy_frag->fr_type = rs_fill; | |
2892 | dummy_frag->line = listing_tail; | |
2893 | symbolP = symbol_new (name, undefined_section, 0, dummy_frag); | |
2894 | dummy_frag->fr_symbol = symbolP; | |
2895 | } | |
2896 | else | |
2897 | #endif | |
2898 | symbolP = symbol_new (name, undefined_section, 0, &zero_address_frag); | |
2899 | ||
2900 | #ifdef OBJ_COFF | |
2901 | /* "set" symbols are local unless otherwise specified. */ | |
2902 | SF_SET_LOCAL (symbolP); | |
2903 | #endif /* OBJ_COFF */ | |
2904 | } /* Make a new symbol. */ | |
2905 | ||
2906 | symbol_table_insert (symbolP); | |
2907 | ||
2908 | * end_name = delim; | |
2909 | ||
2910 | if (equiv | |
2911 | && S_IS_DEFINED (symbolP) | |
2912 | && S_GET_SEGMENT (symbolP) != reg_section) | |
2913 | as_bad (_("symbol `%s' already defined"), S_GET_NAME (symbolP)); | |
2914 | ||
2915 | pseudo_set (symbolP); | |
2916 | ||
2917 | demand_empty_rest_of_line (); | |
2918 | ||
c19d1205 | 2919 | /* XXX Now we come to the Thumb specific bit of code. */ |
b99bd4ef NC |
2920 | |
2921 | THUMB_SET_FUNC (symbolP, 1); | |
2922 | ARM_SET_THUMB (symbolP, 1); | |
2923 | #if defined OBJ_ELF || defined OBJ_COFF | |
2924 | ARM_SET_INTERWORK (symbolP, support_interwork); | |
2925 | #endif | |
2926 | } | |
2927 | ||
c19d1205 | 2928 | /* Directives: Mode selection. */ |
b99bd4ef | 2929 | |
c19d1205 ZW |
2930 | /* .syntax [unified|divided] - choose the new unified syntax |
2931 | (same for Arm and Thumb encoding, modulo slight differences in what | |
2932 | can be represented) or the old divergent syntax for each mode. */ | |
b99bd4ef | 2933 | static void |
c19d1205 | 2934 | s_syntax (int unused ATTRIBUTE_UNUSED) |
b99bd4ef | 2935 | { |
c19d1205 ZW |
2936 | char *name, delim; |
2937 | ||
2938 | name = input_line_pointer; | |
2939 | delim = get_symbol_end (); | |
2940 | ||
2941 | if (!strcasecmp (name, "unified")) | |
2942 | unified_syntax = TRUE; | |
2943 | else if (!strcasecmp (name, "divided")) | |
2944 | unified_syntax = FALSE; | |
2945 | else | |
2946 | { | |
2947 | as_bad (_("unrecognized syntax mode \"%s\""), name); | |
2948 | return; | |
2949 | } | |
2950 | *input_line_pointer = delim; | |
b99bd4ef NC |
2951 | demand_empty_rest_of_line (); |
2952 | } | |
2953 | ||
c19d1205 ZW |
2954 | /* Directives: sectioning and alignment. */ |
2955 | ||
2956 | /* Same as s_align_ptwo but align 0 => align 2. */ | |
2957 | ||
b99bd4ef | 2958 | static void |
c19d1205 | 2959 | s_align (int unused ATTRIBUTE_UNUSED) |
b99bd4ef | 2960 | { |
a737bd4d | 2961 | int temp; |
dce323d1 | 2962 | bfd_boolean fill_p; |
c19d1205 ZW |
2963 | long temp_fill; |
2964 | long max_alignment = 15; | |
b99bd4ef NC |
2965 | |
2966 | temp = get_absolute_expression (); | |
c19d1205 ZW |
2967 | if (temp > max_alignment) |
2968 | as_bad (_("alignment too large: %d assumed"), temp = max_alignment); | |
2969 | else if (temp < 0) | |
b99bd4ef | 2970 | { |
c19d1205 ZW |
2971 | as_bad (_("alignment negative. 0 assumed.")); |
2972 | temp = 0; | |
2973 | } | |
b99bd4ef | 2974 | |
c19d1205 ZW |
2975 | if (*input_line_pointer == ',') |
2976 | { | |
2977 | input_line_pointer++; | |
2978 | temp_fill = get_absolute_expression (); | |
dce323d1 | 2979 | fill_p = TRUE; |
b99bd4ef | 2980 | } |
c19d1205 | 2981 | else |
dce323d1 PB |
2982 | { |
2983 | fill_p = FALSE; | |
2984 | temp_fill = 0; | |
2985 | } | |
b99bd4ef | 2986 | |
c19d1205 ZW |
2987 | if (!temp) |
2988 | temp = 2; | |
b99bd4ef | 2989 | |
c19d1205 ZW |
2990 | /* Only make a frag if we HAVE to. */ |
2991 | if (temp && !need_pass_2) | |
dce323d1 PB |
2992 | { |
2993 | if (!fill_p && subseg_text_p (now_seg)) | |
2994 | frag_align_code (temp, 0); | |
2995 | else | |
2996 | frag_align (temp, (int) temp_fill, 0); | |
2997 | } | |
c19d1205 ZW |
2998 | demand_empty_rest_of_line (); |
2999 | ||
3000 | record_alignment (now_seg, temp); | |
b99bd4ef NC |
3001 | } |
3002 | ||
c19d1205 ZW |
3003 | static void |
3004 | s_bss (int ignore ATTRIBUTE_UNUSED) | |
b99bd4ef | 3005 | { |
c19d1205 ZW |
3006 | /* We don't support putting frags in the BSS segment, we fake it by |
3007 | marking in_bss, then looking at s_skip for clues. */ | |
3008 | subseg_set (bss_section, 0); | |
3009 | demand_empty_rest_of_line (); | |
cd000bff DJ |
3010 | |
3011 | #ifdef md_elf_section_change_hook | |
3012 | md_elf_section_change_hook (); | |
3013 | #endif | |
c19d1205 | 3014 | } |
b99bd4ef | 3015 | |
c19d1205 ZW |
3016 | static void |
3017 | s_even (int ignore ATTRIBUTE_UNUSED) | |
3018 | { | |
3019 | /* Never make frag if expect extra pass. */ | |
3020 | if (!need_pass_2) | |
3021 | frag_align (1, 0, 0); | |
b99bd4ef | 3022 | |
c19d1205 | 3023 | record_alignment (now_seg, 1); |
b99bd4ef | 3024 | |
c19d1205 | 3025 | demand_empty_rest_of_line (); |
b99bd4ef NC |
3026 | } |
3027 | ||
2e6976a8 DG |
3028 | /* Directives: CodeComposer Studio. */ |
3029 | ||
3030 | /* .ref (for CodeComposer Studio syntax only). */ | |
3031 | static void | |
3032 | s_ccs_ref (int unused ATTRIBUTE_UNUSED) | |
3033 | { | |
3034 | if (codecomposer_syntax) | |
3035 | ignore_rest_of_line (); | |
3036 | else | |
3037 | as_bad (_(".ref pseudo-op only available with -mccs flag.")); | |
3038 | } | |
3039 | ||
3040 | /* If name is not NULL, then it is used for marking the beginning of a | |
3041 | function, wherease if it is NULL then it means the function end. */ | |
3042 | static void | |
3043 | asmfunc_debug (const char * name) | |
3044 | { | |
3045 | static const char * last_name = NULL; | |
3046 | ||
3047 | if (name != NULL) | |
3048 | { | |
3049 | gas_assert (last_name == NULL); | |
3050 | last_name = name; | |
3051 | ||
3052 | if (debug_type == DEBUG_STABS) | |
3053 | stabs_generate_asm_func (name, name); | |
3054 | } | |
3055 | else | |
3056 | { | |
3057 | gas_assert (last_name != NULL); | |
3058 | ||
3059 | if (debug_type == DEBUG_STABS) | |
3060 | stabs_generate_asm_endfunc (last_name, last_name); | |
3061 | ||
3062 | last_name = NULL; | |
3063 | } | |
3064 | } | |
3065 | ||
3066 | static void | |
3067 | s_ccs_asmfunc (int unused ATTRIBUTE_UNUSED) | |
3068 | { | |
3069 | if (codecomposer_syntax) | |
3070 | { | |
3071 | switch (asmfunc_state) | |
3072 | { | |
3073 | case OUTSIDE_ASMFUNC: | |
3074 | asmfunc_state = WAITING_ASMFUNC_NAME; | |
3075 | break; | |
3076 | ||
3077 | case WAITING_ASMFUNC_NAME: | |
3078 | as_bad (_(".asmfunc repeated.")); | |
3079 | break; | |
3080 | ||
3081 | case WAITING_ENDASMFUNC: | |
3082 | as_bad (_(".asmfunc without function.")); | |
3083 | break; | |
3084 | } | |
3085 | demand_empty_rest_of_line (); | |
3086 | } | |
3087 | else | |
3088 | as_bad (_(".asmfunc pseudo-op only available with -mccs flag.")); | |
3089 | } | |
3090 | ||
3091 | static void | |
3092 | s_ccs_endasmfunc (int unused ATTRIBUTE_UNUSED) | |
3093 | { | |
3094 | if (codecomposer_syntax) | |
3095 | { | |
3096 | switch (asmfunc_state) | |
3097 | { | |
3098 | case OUTSIDE_ASMFUNC: | |
3099 | as_bad (_(".endasmfunc without a .asmfunc.")); | |
3100 | break; | |
3101 | ||
3102 | case WAITING_ASMFUNC_NAME: | |
3103 | as_bad (_(".endasmfunc without function.")); | |
3104 | break; | |
3105 | ||
3106 | case WAITING_ENDASMFUNC: | |
3107 | asmfunc_state = OUTSIDE_ASMFUNC; | |
3108 | asmfunc_debug (NULL); | |
3109 | break; | |
3110 | } | |
3111 | demand_empty_rest_of_line (); | |
3112 | } | |
3113 | else | |
3114 | as_bad (_(".endasmfunc pseudo-op only available with -mccs flag.")); | |
3115 | } | |
3116 | ||
3117 | static void | |
3118 | s_ccs_def (int name) | |
3119 | { | |
3120 | if (codecomposer_syntax) | |
3121 | s_globl (name); | |
3122 | else | |
3123 | as_bad (_(".def pseudo-op only available with -mccs flag.")); | |
3124 | } | |
3125 | ||
c19d1205 | 3126 | /* Directives: Literal pools. */ |
a737bd4d | 3127 | |
c19d1205 ZW |
3128 | static literal_pool * |
3129 | find_literal_pool (void) | |
a737bd4d | 3130 | { |
c19d1205 | 3131 | literal_pool * pool; |
a737bd4d | 3132 | |
c19d1205 | 3133 | for (pool = list_of_pools; pool != NULL; pool = pool->next) |
a737bd4d | 3134 | { |
c19d1205 ZW |
3135 | if (pool->section == now_seg |
3136 | && pool->sub_section == now_subseg) | |
3137 | break; | |
a737bd4d NC |
3138 | } |
3139 | ||
c19d1205 | 3140 | return pool; |
a737bd4d NC |
3141 | } |
3142 | ||
c19d1205 ZW |
3143 | static literal_pool * |
3144 | find_or_make_literal_pool (void) | |
a737bd4d | 3145 | { |
c19d1205 ZW |
3146 | /* Next literal pool ID number. */ |
3147 | static unsigned int latest_pool_num = 1; | |
3148 | literal_pool * pool; | |
a737bd4d | 3149 | |
c19d1205 | 3150 | pool = find_literal_pool (); |
a737bd4d | 3151 | |
c19d1205 | 3152 | if (pool == NULL) |
a737bd4d | 3153 | { |
c19d1205 | 3154 | /* Create a new pool. */ |
21d799b5 | 3155 | pool = (literal_pool *) xmalloc (sizeof (* pool)); |
c19d1205 ZW |
3156 | if (! pool) |
3157 | return NULL; | |
a737bd4d | 3158 | |
c19d1205 ZW |
3159 | pool->next_free_entry = 0; |
3160 | pool->section = now_seg; | |
3161 | pool->sub_section = now_subseg; | |
3162 | pool->next = list_of_pools; | |
3163 | pool->symbol = NULL; | |
8335d6aa | 3164 | pool->alignment = 2; |
c19d1205 ZW |
3165 | |
3166 | /* Add it to the list. */ | |
3167 | list_of_pools = pool; | |
a737bd4d | 3168 | } |
a737bd4d | 3169 | |
c19d1205 ZW |
3170 | /* New pools, and emptied pools, will have a NULL symbol. */ |
3171 | if (pool->symbol == NULL) | |
a737bd4d | 3172 | { |
c19d1205 ZW |
3173 | pool->symbol = symbol_create (FAKE_LABEL_NAME, undefined_section, |
3174 | (valueT) 0, &zero_address_frag); | |
3175 | pool->id = latest_pool_num ++; | |
a737bd4d NC |
3176 | } |
3177 | ||
c19d1205 ZW |
3178 | /* Done. */ |
3179 | return pool; | |
a737bd4d NC |
3180 | } |
3181 | ||
c19d1205 | 3182 | /* Add the literal in the global 'inst' |
5f4273c7 | 3183 | structure to the relevant literal pool. */ |
b99bd4ef NC |
3184 | |
3185 | static int | |
8335d6aa | 3186 | add_to_lit_pool (unsigned int nbytes) |
b99bd4ef | 3187 | { |
8335d6aa JW |
3188 | #define PADDING_SLOT 0x1 |
3189 | #define LIT_ENTRY_SIZE_MASK 0xFF | |
c19d1205 | 3190 | literal_pool * pool; |
8335d6aa JW |
3191 | unsigned int entry, pool_size = 0; |
3192 | bfd_boolean padding_slot_p = FALSE; | |
e56c722b | 3193 | unsigned imm1 = 0; |
8335d6aa JW |
3194 | unsigned imm2 = 0; |
3195 | ||
3196 | if (nbytes == 8) | |
3197 | { | |
3198 | imm1 = inst.operands[1].imm; | |
3199 | imm2 = (inst.operands[1].regisimm ? inst.operands[1].reg | |
3200 | : inst.reloc.exp.X_unsigned ? 0 | |
2569ceb0 | 3201 | : ((bfd_int64_t) inst.operands[1].imm) >> 32); |
8335d6aa JW |
3202 | if (target_big_endian) |
3203 | { | |
3204 | imm1 = imm2; | |
3205 | imm2 = inst.operands[1].imm; | |
3206 | } | |
3207 | } | |
b99bd4ef | 3208 | |
c19d1205 ZW |
3209 | pool = find_or_make_literal_pool (); |
3210 | ||
3211 | /* Check if this literal value is already in the pool. */ | |
3212 | for (entry = 0; entry < pool->next_free_entry; entry ++) | |
b99bd4ef | 3213 | { |
8335d6aa JW |
3214 | if (nbytes == 4) |
3215 | { | |
3216 | if ((pool->literals[entry].X_op == inst.reloc.exp.X_op) | |
3217 | && (inst.reloc.exp.X_op == O_constant) | |
3218 | && (pool->literals[entry].X_add_number | |
3219 | == inst.reloc.exp.X_add_number) | |
3220 | && (pool->literals[entry].X_md == nbytes) | |
3221 | && (pool->literals[entry].X_unsigned | |
3222 | == inst.reloc.exp.X_unsigned)) | |
3223 | break; | |
3224 | ||
3225 | if ((pool->literals[entry].X_op == inst.reloc.exp.X_op) | |
3226 | && (inst.reloc.exp.X_op == O_symbol) | |
3227 | && (pool->literals[entry].X_add_number | |
3228 | == inst.reloc.exp.X_add_number) | |
3229 | && (pool->literals[entry].X_add_symbol | |
3230 | == inst.reloc.exp.X_add_symbol) | |
3231 | && (pool->literals[entry].X_op_symbol | |
3232 | == inst.reloc.exp.X_op_symbol) | |
3233 | && (pool->literals[entry].X_md == nbytes)) | |
3234 | break; | |
3235 | } | |
3236 | else if ((nbytes == 8) | |
3237 | && !(pool_size & 0x7) | |
3238 | && ((entry + 1) != pool->next_free_entry) | |
3239 | && (pool->literals[entry].X_op == O_constant) | |
19f2f6a9 | 3240 | && (pool->literals[entry].X_add_number == (offsetT) imm1) |
8335d6aa JW |
3241 | && (pool->literals[entry].X_unsigned |
3242 | == inst.reloc.exp.X_unsigned) | |
3243 | && (pool->literals[entry + 1].X_op == O_constant) | |
19f2f6a9 | 3244 | && (pool->literals[entry + 1].X_add_number == (offsetT) imm2) |
8335d6aa JW |
3245 | && (pool->literals[entry + 1].X_unsigned |
3246 | == inst.reloc.exp.X_unsigned)) | |
c19d1205 ZW |
3247 | break; |
3248 | ||
8335d6aa JW |
3249 | padding_slot_p = ((pool->literals[entry].X_md >> 8) == PADDING_SLOT); |
3250 | if (padding_slot_p && (nbytes == 4)) | |
c19d1205 | 3251 | break; |
8335d6aa JW |
3252 | |
3253 | pool_size += 4; | |
b99bd4ef NC |
3254 | } |
3255 | ||
c19d1205 ZW |
3256 | /* Do we need to create a new entry? */ |
3257 | if (entry == pool->next_free_entry) | |
3258 | { | |
3259 | if (entry >= MAX_LITERAL_POOL_SIZE) | |
3260 | { | |
3261 | inst.error = _("literal pool overflow"); | |
3262 | return FAIL; | |
3263 | } | |
3264 | ||
8335d6aa JW |
3265 | if (nbytes == 8) |
3266 | { | |
3267 | /* For 8-byte entries, we align to an 8-byte boundary, | |
3268 | and split it into two 4-byte entries, because on 32-bit | |
3269 | host, 8-byte constants are treated as big num, thus | |
3270 | saved in "generic_bignum" which will be overwritten | |
3271 | by later assignments. | |
3272 | ||
3273 | We also need to make sure there is enough space for | |
3274 | the split. | |
3275 | ||
3276 | We also check to make sure the literal operand is a | |
3277 | constant number. */ | |
19f2f6a9 JW |
3278 | if (!(inst.reloc.exp.X_op == O_constant |
3279 | || inst.reloc.exp.X_op == O_big)) | |
8335d6aa JW |
3280 | { |
3281 | inst.error = _("invalid type for literal pool"); | |
3282 | return FAIL; | |
3283 | } | |
3284 | else if (pool_size & 0x7) | |
3285 | { | |
3286 | if ((entry + 2) >= MAX_LITERAL_POOL_SIZE) | |
3287 | { | |
3288 | inst.error = _("literal pool overflow"); | |
3289 | return FAIL; | |
3290 | } | |
3291 | ||
3292 | pool->literals[entry] = inst.reloc.exp; | |
3293 | pool->literals[entry].X_add_number = 0; | |
3294 | pool->literals[entry++].X_md = (PADDING_SLOT << 8) | 4; | |
3295 | pool->next_free_entry += 1; | |
3296 | pool_size += 4; | |
3297 | } | |
3298 | else if ((entry + 1) >= MAX_LITERAL_POOL_SIZE) | |
3299 | { | |
3300 | inst.error = _("literal pool overflow"); | |
3301 | return FAIL; | |
3302 | } | |
3303 | ||
3304 | pool->literals[entry] = inst.reloc.exp; | |
3305 | pool->literals[entry].X_op = O_constant; | |
3306 | pool->literals[entry].X_add_number = imm1; | |
3307 | pool->literals[entry].X_unsigned = inst.reloc.exp.X_unsigned; | |
3308 | pool->literals[entry++].X_md = 4; | |
3309 | pool->literals[entry] = inst.reloc.exp; | |
3310 | pool->literals[entry].X_op = O_constant; | |
3311 | pool->literals[entry].X_add_number = imm2; | |
3312 | pool->literals[entry].X_unsigned = inst.reloc.exp.X_unsigned; | |
3313 | pool->literals[entry].X_md = 4; | |
3314 | pool->alignment = 3; | |
3315 | pool->next_free_entry += 1; | |
3316 | } | |
3317 | else | |
3318 | { | |
3319 | pool->literals[entry] = inst.reloc.exp; | |
3320 | pool->literals[entry].X_md = 4; | |
3321 | } | |
3322 | ||
a8040cf2 NC |
3323 | #ifdef OBJ_ELF |
3324 | /* PR ld/12974: Record the location of the first source line to reference | |
3325 | this entry in the literal pool. If it turns out during linking that the | |
3326 | symbol does not exist we will be able to give an accurate line number for | |
3327 | the (first use of the) missing reference. */ | |
3328 | if (debug_type == DEBUG_DWARF2) | |
3329 | dwarf2_where (pool->locs + entry); | |
3330 | #endif | |
c19d1205 ZW |
3331 | pool->next_free_entry += 1; |
3332 | } | |
8335d6aa JW |
3333 | else if (padding_slot_p) |
3334 | { | |
3335 | pool->literals[entry] = inst.reloc.exp; | |
3336 | pool->literals[entry].X_md = nbytes; | |
3337 | } | |
b99bd4ef | 3338 | |
c19d1205 | 3339 | inst.reloc.exp.X_op = O_symbol; |
8335d6aa | 3340 | inst.reloc.exp.X_add_number = pool_size; |
c19d1205 | 3341 | inst.reloc.exp.X_add_symbol = pool->symbol; |
b99bd4ef | 3342 | |
c19d1205 | 3343 | return SUCCESS; |
b99bd4ef NC |
3344 | } |
3345 | ||
2e6976a8 DG |
3346 | bfd_boolean |
3347 | tc_start_label_without_colon (char unused1 ATTRIBUTE_UNUSED, const char * rest) | |
3348 | { | |
3349 | bfd_boolean ret = TRUE; | |
3350 | ||
3351 | if (codecomposer_syntax && asmfunc_state == WAITING_ASMFUNC_NAME) | |
3352 | { | |
3353 | const char *label = rest; | |
3354 | ||
3355 | while (!is_end_of_line[(int) label[-1]]) | |
3356 | --label; | |
3357 | ||
3358 | if (*label == '.') | |
3359 | { | |
3360 | as_bad (_("Invalid label '%s'"), label); | |
3361 | ret = FALSE; | |
3362 | } | |
3363 | ||
3364 | asmfunc_debug (label); | |
3365 | ||
3366 | asmfunc_state = WAITING_ENDASMFUNC; | |
3367 | } | |
3368 | ||
3369 | return ret; | |
3370 | } | |
3371 | ||
c19d1205 ZW |
3372 | /* Can't use symbol_new here, so have to create a symbol and then at |
3373 | a later date assign it a value. Thats what these functions do. */ | |
e16bb312 | 3374 | |
c19d1205 ZW |
3375 | static void |
3376 | symbol_locate (symbolS * symbolP, | |
3377 | const char * name, /* It is copied, the caller can modify. */ | |
3378 | segT segment, /* Segment identifier (SEG_<something>). */ | |
3379 | valueT valu, /* Symbol value. */ | |
3380 | fragS * frag) /* Associated fragment. */ | |
3381 | { | |
e57e6ddc | 3382 | size_t name_length; |
c19d1205 | 3383 | char * preserved_copy_of_name; |
e16bb312 | 3384 | |
c19d1205 ZW |
3385 | name_length = strlen (name) + 1; /* +1 for \0. */ |
3386 | obstack_grow (¬es, name, name_length); | |
21d799b5 | 3387 | preserved_copy_of_name = (char *) obstack_finish (¬es); |
e16bb312 | 3388 | |
c19d1205 ZW |
3389 | #ifdef tc_canonicalize_symbol_name |
3390 | preserved_copy_of_name = | |
3391 | tc_canonicalize_symbol_name (preserved_copy_of_name); | |
3392 | #endif | |
b99bd4ef | 3393 | |
c19d1205 | 3394 | S_SET_NAME (symbolP, preserved_copy_of_name); |
b99bd4ef | 3395 | |
c19d1205 ZW |
3396 | S_SET_SEGMENT (symbolP, segment); |
3397 | S_SET_VALUE (symbolP, valu); | |
3398 | symbol_clear_list_pointers (symbolP); | |
b99bd4ef | 3399 | |
c19d1205 | 3400 | symbol_set_frag (symbolP, frag); |
b99bd4ef | 3401 | |
c19d1205 ZW |
3402 | /* Link to end of symbol chain. */ |
3403 | { | |
3404 | extern int symbol_table_frozen; | |
b99bd4ef | 3405 | |
c19d1205 ZW |
3406 | if (symbol_table_frozen) |
3407 | abort (); | |
3408 | } | |
b99bd4ef | 3409 | |
c19d1205 | 3410 | symbol_append (symbolP, symbol_lastP, & symbol_rootP, & symbol_lastP); |
b99bd4ef | 3411 | |
c19d1205 | 3412 | obj_symbol_new_hook (symbolP); |
b99bd4ef | 3413 | |
c19d1205 ZW |
3414 | #ifdef tc_symbol_new_hook |
3415 | tc_symbol_new_hook (symbolP); | |
3416 | #endif | |
3417 | ||
3418 | #ifdef DEBUG_SYMS | |
3419 | verify_symbol_chain (symbol_rootP, symbol_lastP); | |
3420 | #endif /* DEBUG_SYMS */ | |
b99bd4ef NC |
3421 | } |
3422 | ||
c19d1205 ZW |
3423 | static void |
3424 | s_ltorg (int ignored ATTRIBUTE_UNUSED) | |
b99bd4ef | 3425 | { |
c19d1205 ZW |
3426 | unsigned int entry; |
3427 | literal_pool * pool; | |
3428 | char sym_name[20]; | |
b99bd4ef | 3429 | |
c19d1205 ZW |
3430 | pool = find_literal_pool (); |
3431 | if (pool == NULL | |
3432 | || pool->symbol == NULL | |
3433 | || pool->next_free_entry == 0) | |
3434 | return; | |
b99bd4ef | 3435 | |
c19d1205 ZW |
3436 | /* Align pool as you have word accesses. |
3437 | Only make a frag if we have to. */ | |
3438 | if (!need_pass_2) | |
8335d6aa | 3439 | frag_align (pool->alignment, 0, 0); |
b99bd4ef | 3440 | |
c19d1205 | 3441 | record_alignment (now_seg, 2); |
b99bd4ef | 3442 | |
aaca88ef | 3443 | #ifdef OBJ_ELF |
47fc6e36 WN |
3444 | seg_info (now_seg)->tc_segment_info_data.mapstate = MAP_DATA; |
3445 | make_mapping_symbol (MAP_DATA, (valueT) frag_now_fix (), frag_now); | |
aaca88ef | 3446 | #endif |
c19d1205 | 3447 | sprintf (sym_name, "$$lit_\002%x", pool->id); |
b99bd4ef | 3448 | |
c19d1205 ZW |
3449 | symbol_locate (pool->symbol, sym_name, now_seg, |
3450 | (valueT) frag_now_fix (), frag_now); | |
3451 | symbol_table_insert (pool->symbol); | |
b99bd4ef | 3452 | |
c19d1205 | 3453 | ARM_SET_THUMB (pool->symbol, thumb_mode); |
b99bd4ef | 3454 | |
c19d1205 ZW |
3455 | #if defined OBJ_COFF || defined OBJ_ELF |
3456 | ARM_SET_INTERWORK (pool->symbol, support_interwork); | |
3457 | #endif | |
6c43fab6 | 3458 | |
c19d1205 | 3459 | for (entry = 0; entry < pool->next_free_entry; entry ++) |
a8040cf2 NC |
3460 | { |
3461 | #ifdef OBJ_ELF | |
3462 | if (debug_type == DEBUG_DWARF2) | |
3463 | dwarf2_gen_line_info (frag_now_fix (), pool->locs + entry); | |
3464 | #endif | |
3465 | /* First output the expression in the instruction to the pool. */ | |
8335d6aa JW |
3466 | emit_expr (&(pool->literals[entry]), |
3467 | pool->literals[entry].X_md & LIT_ENTRY_SIZE_MASK); | |
a8040cf2 | 3468 | } |
b99bd4ef | 3469 | |
c19d1205 ZW |
3470 | /* Mark the pool as empty. */ |
3471 | pool->next_free_entry = 0; | |
3472 | pool->symbol = NULL; | |
b99bd4ef NC |
3473 | } |
3474 | ||
c19d1205 ZW |
3475 | #ifdef OBJ_ELF |
3476 | /* Forward declarations for functions below, in the MD interface | |
3477 | section. */ | |
3478 | static void fix_new_arm (fragS *, int, short, expressionS *, int, int); | |
3479 | static valueT create_unwind_entry (int); | |
3480 | static void start_unwind_section (const segT, int); | |
3481 | static void add_unwind_opcode (valueT, int); | |
3482 | static void flush_pending_unwind (void); | |
b99bd4ef | 3483 | |
c19d1205 | 3484 | /* Directives: Data. */ |
b99bd4ef | 3485 | |
c19d1205 ZW |
3486 | static void |
3487 | s_arm_elf_cons (int nbytes) | |
3488 | { | |
3489 | expressionS exp; | |
b99bd4ef | 3490 | |
c19d1205 ZW |
3491 | #ifdef md_flush_pending_output |
3492 | md_flush_pending_output (); | |
3493 | #endif | |
b99bd4ef | 3494 | |
c19d1205 | 3495 | if (is_it_end_of_statement ()) |
b99bd4ef | 3496 | { |
c19d1205 ZW |
3497 | demand_empty_rest_of_line (); |
3498 | return; | |
b99bd4ef NC |
3499 | } |
3500 | ||
c19d1205 ZW |
3501 | #ifdef md_cons_align |
3502 | md_cons_align (nbytes); | |
3503 | #endif | |
b99bd4ef | 3504 | |
c19d1205 ZW |
3505 | mapping_state (MAP_DATA); |
3506 | do | |
b99bd4ef | 3507 | { |
c19d1205 ZW |
3508 | int reloc; |
3509 | char *base = input_line_pointer; | |
b99bd4ef | 3510 | |
c19d1205 | 3511 | expression (& exp); |
b99bd4ef | 3512 | |
c19d1205 ZW |
3513 | if (exp.X_op != O_symbol) |
3514 | emit_expr (&exp, (unsigned int) nbytes); | |
3515 | else | |
3516 | { | |
3517 | char *before_reloc = input_line_pointer; | |
3518 | reloc = parse_reloc (&input_line_pointer); | |
3519 | if (reloc == -1) | |
3520 | { | |
3521 | as_bad (_("unrecognized relocation suffix")); | |
3522 | ignore_rest_of_line (); | |
3523 | return; | |
3524 | } | |
3525 | else if (reloc == BFD_RELOC_UNUSED) | |
3526 | emit_expr (&exp, (unsigned int) nbytes); | |
3527 | else | |
3528 | { | |
21d799b5 | 3529 | reloc_howto_type *howto = (reloc_howto_type *) |
477330fc RM |
3530 | bfd_reloc_type_lookup (stdoutput, |
3531 | (bfd_reloc_code_real_type) reloc); | |
c19d1205 | 3532 | int size = bfd_get_reloc_size (howto); |
b99bd4ef | 3533 | |
2fc8bdac ZW |
3534 | if (reloc == BFD_RELOC_ARM_PLT32) |
3535 | { | |
3536 | as_bad (_("(plt) is only valid on branch targets")); | |
3537 | reloc = BFD_RELOC_UNUSED; | |
3538 | size = 0; | |
3539 | } | |
3540 | ||
c19d1205 | 3541 | if (size > nbytes) |
2fc8bdac | 3542 | as_bad (_("%s relocations do not fit in %d bytes"), |
c19d1205 ZW |
3543 | howto->name, nbytes); |
3544 | else | |
3545 | { | |
3546 | /* We've parsed an expression stopping at O_symbol. | |
3547 | But there may be more expression left now that we | |
3548 | have parsed the relocation marker. Parse it again. | |
3549 | XXX Surely there is a cleaner way to do this. */ | |
3550 | char *p = input_line_pointer; | |
3551 | int offset; | |
21d799b5 | 3552 | char *save_buf = (char *) alloca (input_line_pointer - base); |
c19d1205 ZW |
3553 | memcpy (save_buf, base, input_line_pointer - base); |
3554 | memmove (base + (input_line_pointer - before_reloc), | |
3555 | base, before_reloc - base); | |
3556 | ||
3557 | input_line_pointer = base + (input_line_pointer-before_reloc); | |
3558 | expression (&exp); | |
3559 | memcpy (base, save_buf, p - base); | |
3560 | ||
3561 | offset = nbytes - size; | |
4b1a927e AM |
3562 | p = frag_more (nbytes); |
3563 | memset (p, 0, nbytes); | |
c19d1205 | 3564 | fix_new_exp (frag_now, p - frag_now->fr_literal + offset, |
21d799b5 | 3565 | size, &exp, 0, (enum bfd_reloc_code_real) reloc); |
c19d1205 ZW |
3566 | } |
3567 | } | |
3568 | } | |
b99bd4ef | 3569 | } |
c19d1205 | 3570 | while (*input_line_pointer++ == ','); |
b99bd4ef | 3571 | |
c19d1205 ZW |
3572 | /* Put terminator back into stream. */ |
3573 | input_line_pointer --; | |
3574 | demand_empty_rest_of_line (); | |
b99bd4ef NC |
3575 | } |
3576 | ||
c921be7d NC |
3577 | /* Emit an expression containing a 32-bit thumb instruction. |
3578 | Implementation based on put_thumb32_insn. */ | |
3579 | ||
3580 | static void | |
3581 | emit_thumb32_expr (expressionS * exp) | |
3582 | { | |
3583 | expressionS exp_high = *exp; | |
3584 | ||
3585 | exp_high.X_add_number = (unsigned long)exp_high.X_add_number >> 16; | |
3586 | emit_expr (& exp_high, (unsigned int) THUMB_SIZE); | |
3587 | exp->X_add_number &= 0xffff; | |
3588 | emit_expr (exp, (unsigned int) THUMB_SIZE); | |
3589 | } | |
3590 | ||
3591 | /* Guess the instruction size based on the opcode. */ | |
3592 | ||
3593 | static int | |
3594 | thumb_insn_size (int opcode) | |
3595 | { | |
3596 | if ((unsigned int) opcode < 0xe800u) | |
3597 | return 2; | |
3598 | else if ((unsigned int) opcode >= 0xe8000000u) | |
3599 | return 4; | |
3600 | else | |
3601 | return 0; | |
3602 | } | |
3603 | ||
3604 | static bfd_boolean | |
3605 | emit_insn (expressionS *exp, int nbytes) | |
3606 | { | |
3607 | int size = 0; | |
3608 | ||
3609 | if (exp->X_op == O_constant) | |
3610 | { | |
3611 | size = nbytes; | |
3612 | ||
3613 | if (size == 0) | |
3614 | size = thumb_insn_size (exp->X_add_number); | |
3615 | ||
3616 | if (size != 0) | |
3617 | { | |
3618 | if (size == 2 && (unsigned int)exp->X_add_number > 0xffffu) | |
3619 | { | |
3620 | as_bad (_(".inst.n operand too big. "\ | |
3621 | "Use .inst.w instead")); | |
3622 | size = 0; | |
3623 | } | |
3624 | else | |
3625 | { | |
3626 | if (now_it.state == AUTOMATIC_IT_BLOCK) | |
3627 | set_it_insn_type_nonvoid (OUTSIDE_IT_INSN, 0); | |
3628 | else | |
3629 | set_it_insn_type_nonvoid (NEUTRAL_IT_INSN, 0); | |
3630 | ||
3631 | if (thumb_mode && (size > THUMB_SIZE) && !target_big_endian) | |
3632 | emit_thumb32_expr (exp); | |
3633 | else | |
3634 | emit_expr (exp, (unsigned int) size); | |
3635 | ||
3636 | it_fsm_post_encode (); | |
3637 | } | |
3638 | } | |
3639 | else | |
3640 | as_bad (_("cannot determine Thumb instruction size. " \ | |
3641 | "Use .inst.n/.inst.w instead")); | |
3642 | } | |
3643 | else | |
3644 | as_bad (_("constant expression required")); | |
3645 | ||
3646 | return (size != 0); | |
3647 | } | |
3648 | ||
3649 | /* Like s_arm_elf_cons but do not use md_cons_align and | |
3650 | set the mapping state to MAP_ARM/MAP_THUMB. */ | |
3651 | ||
3652 | static void | |
3653 | s_arm_elf_inst (int nbytes) | |
3654 | { | |
3655 | if (is_it_end_of_statement ()) | |
3656 | { | |
3657 | demand_empty_rest_of_line (); | |
3658 | return; | |
3659 | } | |
3660 | ||
3661 | /* Calling mapping_state () here will not change ARM/THUMB, | |
3662 | but will ensure not to be in DATA state. */ | |
3663 | ||
3664 | if (thumb_mode) | |
3665 | mapping_state (MAP_THUMB); | |
3666 | else | |
3667 | { | |
3668 | if (nbytes != 0) | |
3669 | { | |
3670 | as_bad (_("width suffixes are invalid in ARM mode")); | |
3671 | ignore_rest_of_line (); | |
3672 | return; | |
3673 | } | |
3674 | ||
3675 | nbytes = 4; | |
3676 | ||
3677 | mapping_state (MAP_ARM); | |
3678 | } | |
3679 | ||
3680 | do | |
3681 | { | |
3682 | expressionS exp; | |
3683 | ||
3684 | expression (& exp); | |
3685 | ||
3686 | if (! emit_insn (& exp, nbytes)) | |
3687 | { | |
3688 | ignore_rest_of_line (); | |
3689 | return; | |
3690 | } | |
3691 | } | |
3692 | while (*input_line_pointer++ == ','); | |
3693 | ||
3694 | /* Put terminator back into stream. */ | |
3695 | input_line_pointer --; | |
3696 | demand_empty_rest_of_line (); | |
3697 | } | |
b99bd4ef | 3698 | |
c19d1205 | 3699 | /* Parse a .rel31 directive. */ |
b99bd4ef | 3700 | |
c19d1205 ZW |
3701 | static void |
3702 | s_arm_rel31 (int ignored ATTRIBUTE_UNUSED) | |
3703 | { | |
3704 | expressionS exp; | |
3705 | char *p; | |
3706 | valueT highbit; | |
b99bd4ef | 3707 | |
c19d1205 ZW |
3708 | highbit = 0; |
3709 | if (*input_line_pointer == '1') | |
3710 | highbit = 0x80000000; | |
3711 | else if (*input_line_pointer != '0') | |
3712 | as_bad (_("expected 0 or 1")); | |
b99bd4ef | 3713 | |
c19d1205 ZW |
3714 | input_line_pointer++; |
3715 | if (*input_line_pointer != ',') | |
3716 | as_bad (_("missing comma")); | |
3717 | input_line_pointer++; | |
b99bd4ef | 3718 | |
c19d1205 ZW |
3719 | #ifdef md_flush_pending_output |
3720 | md_flush_pending_output (); | |
3721 | #endif | |
b99bd4ef | 3722 | |
c19d1205 ZW |
3723 | #ifdef md_cons_align |
3724 | md_cons_align (4); | |
3725 | #endif | |
b99bd4ef | 3726 | |
c19d1205 | 3727 | mapping_state (MAP_DATA); |
b99bd4ef | 3728 | |
c19d1205 | 3729 | expression (&exp); |
b99bd4ef | 3730 | |
c19d1205 ZW |
3731 | p = frag_more (4); |
3732 | md_number_to_chars (p, highbit, 4); | |
3733 | fix_new_arm (frag_now, p - frag_now->fr_literal, 4, &exp, 1, | |
3734 | BFD_RELOC_ARM_PREL31); | |
b99bd4ef | 3735 | |
c19d1205 | 3736 | demand_empty_rest_of_line (); |
b99bd4ef NC |
3737 | } |
3738 | ||
c19d1205 | 3739 | /* Directives: AEABI stack-unwind tables. */ |
b99bd4ef | 3740 | |
c19d1205 | 3741 | /* Parse an unwind_fnstart directive. Simply records the current location. */ |
b99bd4ef | 3742 | |
c19d1205 ZW |
3743 | static void |
3744 | s_arm_unwind_fnstart (int ignored ATTRIBUTE_UNUSED) | |
3745 | { | |
3746 | demand_empty_rest_of_line (); | |
921e5f0a PB |
3747 | if (unwind.proc_start) |
3748 | { | |
c921be7d | 3749 | as_bad (_("duplicate .fnstart directive")); |
921e5f0a PB |
3750 | return; |
3751 | } | |
3752 | ||
c19d1205 ZW |
3753 | /* Mark the start of the function. */ |
3754 | unwind.proc_start = expr_build_dot (); | |
b99bd4ef | 3755 | |
c19d1205 ZW |
3756 | /* Reset the rest of the unwind info. */ |
3757 | unwind.opcode_count = 0; | |
3758 | unwind.table_entry = NULL; | |
3759 | unwind.personality_routine = NULL; | |
3760 | unwind.personality_index = -1; | |
3761 | unwind.frame_size = 0; | |
3762 | unwind.fp_offset = 0; | |
fdfde340 | 3763 | unwind.fp_reg = REG_SP; |
c19d1205 ZW |
3764 | unwind.fp_used = 0; |
3765 | unwind.sp_restored = 0; | |
3766 | } | |
b99bd4ef | 3767 | |
b99bd4ef | 3768 | |
c19d1205 ZW |
3769 | /* Parse a handlerdata directive. Creates the exception handling table entry |
3770 | for the function. */ | |
b99bd4ef | 3771 | |
c19d1205 ZW |
3772 | static void |
3773 | s_arm_unwind_handlerdata (int ignored ATTRIBUTE_UNUSED) | |
3774 | { | |
3775 | demand_empty_rest_of_line (); | |
921e5f0a | 3776 | if (!unwind.proc_start) |
c921be7d | 3777 | as_bad (MISSING_FNSTART); |
921e5f0a | 3778 | |
c19d1205 | 3779 | if (unwind.table_entry) |
6decc662 | 3780 | as_bad (_("duplicate .handlerdata directive")); |
f02232aa | 3781 | |
c19d1205 ZW |
3782 | create_unwind_entry (1); |
3783 | } | |
a737bd4d | 3784 | |
c19d1205 | 3785 | /* Parse an unwind_fnend directive. Generates the index table entry. */ |
b99bd4ef | 3786 | |
c19d1205 ZW |
3787 | static void |
3788 | s_arm_unwind_fnend (int ignored ATTRIBUTE_UNUSED) | |
3789 | { | |
3790 | long where; | |
3791 | char *ptr; | |
3792 | valueT val; | |
940b5ce0 | 3793 | unsigned int marked_pr_dependency; |
f02232aa | 3794 | |
c19d1205 | 3795 | demand_empty_rest_of_line (); |
f02232aa | 3796 | |
921e5f0a PB |
3797 | if (!unwind.proc_start) |
3798 | { | |
c921be7d | 3799 | as_bad (_(".fnend directive without .fnstart")); |
921e5f0a PB |
3800 | return; |
3801 | } | |
3802 | ||
c19d1205 ZW |
3803 | /* Add eh table entry. */ |
3804 | if (unwind.table_entry == NULL) | |
3805 | val = create_unwind_entry (0); | |
3806 | else | |
3807 | val = 0; | |
f02232aa | 3808 | |
c19d1205 ZW |
3809 | /* Add index table entry. This is two words. */ |
3810 | start_unwind_section (unwind.saved_seg, 1); | |
3811 | frag_align (2, 0, 0); | |
3812 | record_alignment (now_seg, 2); | |
b99bd4ef | 3813 | |
c19d1205 | 3814 | ptr = frag_more (8); |
5011093d | 3815 | memset (ptr, 0, 8); |
c19d1205 | 3816 | where = frag_now_fix () - 8; |
f02232aa | 3817 | |
c19d1205 ZW |
3818 | /* Self relative offset of the function start. */ |
3819 | fix_new (frag_now, where, 4, unwind.proc_start, 0, 1, | |
3820 | BFD_RELOC_ARM_PREL31); | |
f02232aa | 3821 | |
c19d1205 ZW |
3822 | /* Indicate dependency on EHABI-defined personality routines to the |
3823 | linker, if it hasn't been done already. */ | |
940b5ce0 DJ |
3824 | marked_pr_dependency |
3825 | = seg_info (now_seg)->tc_segment_info_data.marked_pr_dependency; | |
c19d1205 ZW |
3826 | if (unwind.personality_index >= 0 && unwind.personality_index < 3 |
3827 | && !(marked_pr_dependency & (1 << unwind.personality_index))) | |
3828 | { | |
5f4273c7 NC |
3829 | static const char *const name[] = |
3830 | { | |
3831 | "__aeabi_unwind_cpp_pr0", | |
3832 | "__aeabi_unwind_cpp_pr1", | |
3833 | "__aeabi_unwind_cpp_pr2" | |
3834 | }; | |
c19d1205 ZW |
3835 | symbolS *pr = symbol_find_or_make (name[unwind.personality_index]); |
3836 | fix_new (frag_now, where, 0, pr, 0, 1, BFD_RELOC_NONE); | |
c19d1205 | 3837 | seg_info (now_seg)->tc_segment_info_data.marked_pr_dependency |
940b5ce0 | 3838 | |= 1 << unwind.personality_index; |
c19d1205 | 3839 | } |
f02232aa | 3840 | |
c19d1205 ZW |
3841 | if (val) |
3842 | /* Inline exception table entry. */ | |
3843 | md_number_to_chars (ptr + 4, val, 4); | |
3844 | else | |
3845 | /* Self relative offset of the table entry. */ | |
3846 | fix_new (frag_now, where + 4, 4, unwind.table_entry, 0, 1, | |
3847 | BFD_RELOC_ARM_PREL31); | |
f02232aa | 3848 | |
c19d1205 ZW |
3849 | /* Restore the original section. */ |
3850 | subseg_set (unwind.saved_seg, unwind.saved_subseg); | |
921e5f0a PB |
3851 | |
3852 | unwind.proc_start = NULL; | |
c19d1205 | 3853 | } |
f02232aa | 3854 | |
f02232aa | 3855 | |
c19d1205 | 3856 | /* Parse an unwind_cantunwind directive. */ |
b99bd4ef | 3857 | |
c19d1205 ZW |
3858 | static void |
3859 | s_arm_unwind_cantunwind (int ignored ATTRIBUTE_UNUSED) | |
3860 | { | |
3861 | demand_empty_rest_of_line (); | |
921e5f0a | 3862 | if (!unwind.proc_start) |
c921be7d | 3863 | as_bad (MISSING_FNSTART); |
921e5f0a | 3864 | |
c19d1205 ZW |
3865 | if (unwind.personality_routine || unwind.personality_index != -1) |
3866 | as_bad (_("personality routine specified for cantunwind frame")); | |
b99bd4ef | 3867 | |
c19d1205 ZW |
3868 | unwind.personality_index = -2; |
3869 | } | |
b99bd4ef | 3870 | |
b99bd4ef | 3871 | |
c19d1205 | 3872 | /* Parse a personalityindex directive. */ |
b99bd4ef | 3873 | |
c19d1205 ZW |
3874 | static void |
3875 | s_arm_unwind_personalityindex (int ignored ATTRIBUTE_UNUSED) | |
3876 | { | |
3877 | expressionS exp; | |
b99bd4ef | 3878 | |
921e5f0a | 3879 | if (!unwind.proc_start) |
c921be7d | 3880 | as_bad (MISSING_FNSTART); |
921e5f0a | 3881 | |
c19d1205 ZW |
3882 | if (unwind.personality_routine || unwind.personality_index != -1) |
3883 | as_bad (_("duplicate .personalityindex directive")); | |
b99bd4ef | 3884 | |
c19d1205 | 3885 | expression (&exp); |
b99bd4ef | 3886 | |
c19d1205 ZW |
3887 | if (exp.X_op != O_constant |
3888 | || exp.X_add_number < 0 || exp.X_add_number > 15) | |
b99bd4ef | 3889 | { |
c19d1205 ZW |
3890 | as_bad (_("bad personality routine number")); |
3891 | ignore_rest_of_line (); | |
3892 | return; | |
b99bd4ef NC |
3893 | } |
3894 | ||
c19d1205 | 3895 | unwind.personality_index = exp.X_add_number; |
b99bd4ef | 3896 | |
c19d1205 ZW |
3897 | demand_empty_rest_of_line (); |
3898 | } | |
e16bb312 | 3899 | |
e16bb312 | 3900 | |
c19d1205 | 3901 | /* Parse a personality directive. */ |
e16bb312 | 3902 | |
c19d1205 ZW |
3903 | static void |
3904 | s_arm_unwind_personality (int ignored ATTRIBUTE_UNUSED) | |
3905 | { | |
3906 | char *name, *p, c; | |
a737bd4d | 3907 | |
921e5f0a | 3908 | if (!unwind.proc_start) |
c921be7d | 3909 | as_bad (MISSING_FNSTART); |
921e5f0a | 3910 | |
c19d1205 ZW |
3911 | if (unwind.personality_routine || unwind.personality_index != -1) |
3912 | as_bad (_("duplicate .personality directive")); | |
a737bd4d | 3913 | |
c19d1205 ZW |
3914 | name = input_line_pointer; |
3915 | c = get_symbol_end (); | |
3916 | p = input_line_pointer; | |
3917 | unwind.personality_routine = symbol_find_or_make (name); | |
3918 | *p = c; | |
3919 | demand_empty_rest_of_line (); | |
3920 | } | |
e16bb312 | 3921 | |
e16bb312 | 3922 | |
c19d1205 | 3923 | /* Parse a directive saving core registers. */ |
e16bb312 | 3924 | |
c19d1205 ZW |
3925 | static void |
3926 | s_arm_unwind_save_core (void) | |
e16bb312 | 3927 | { |
c19d1205 ZW |
3928 | valueT op; |
3929 | long range; | |
3930 | int n; | |
e16bb312 | 3931 | |
c19d1205 ZW |
3932 | range = parse_reg_list (&input_line_pointer); |
3933 | if (range == FAIL) | |
e16bb312 | 3934 | { |
c19d1205 ZW |
3935 | as_bad (_("expected register list")); |
3936 | ignore_rest_of_line (); | |
3937 | return; | |
3938 | } | |
e16bb312 | 3939 | |
c19d1205 | 3940 | demand_empty_rest_of_line (); |
e16bb312 | 3941 | |
c19d1205 ZW |
3942 | /* Turn .unwind_movsp ip followed by .unwind_save {..., ip, ...} |
3943 | into .unwind_save {..., sp...}. We aren't bothered about the value of | |
3944 | ip because it is clobbered by calls. */ | |
3945 | if (unwind.sp_restored && unwind.fp_reg == 12 | |
3946 | && (range & 0x3000) == 0x1000) | |
3947 | { | |
3948 | unwind.opcode_count--; | |
3949 | unwind.sp_restored = 0; | |
3950 | range = (range | 0x2000) & ~0x1000; | |
3951 | unwind.pending_offset = 0; | |
3952 | } | |
e16bb312 | 3953 | |
01ae4198 DJ |
3954 | /* Pop r4-r15. */ |
3955 | if (range & 0xfff0) | |
c19d1205 | 3956 | { |
01ae4198 DJ |
3957 | /* See if we can use the short opcodes. These pop a block of up to 8 |
3958 | registers starting with r4, plus maybe r14. */ | |
3959 | for (n = 0; n < 8; n++) | |
3960 | { | |
3961 | /* Break at the first non-saved register. */ | |
3962 | if ((range & (1 << (n + 4))) == 0) | |
3963 | break; | |
3964 | } | |
3965 | /* See if there are any other bits set. */ | |
3966 | if (n == 0 || (range & (0xfff0 << n) & 0xbff0) != 0) | |
3967 | { | |
3968 | /* Use the long form. */ | |
3969 | op = 0x8000 | ((range >> 4) & 0xfff); | |
3970 | add_unwind_opcode (op, 2); | |
3971 | } | |
0dd132b6 | 3972 | else |
01ae4198 DJ |
3973 | { |
3974 | /* Use the short form. */ | |
3975 | if (range & 0x4000) | |
3976 | op = 0xa8; /* Pop r14. */ | |
3977 | else | |
3978 | op = 0xa0; /* Do not pop r14. */ | |
3979 | op |= (n - 1); | |
3980 | add_unwind_opcode (op, 1); | |
3981 | } | |
c19d1205 | 3982 | } |
0dd132b6 | 3983 | |
c19d1205 ZW |
3984 | /* Pop r0-r3. */ |
3985 | if (range & 0xf) | |
3986 | { | |
3987 | op = 0xb100 | (range & 0xf); | |
3988 | add_unwind_opcode (op, 2); | |
0dd132b6 NC |
3989 | } |
3990 | ||
c19d1205 ZW |
3991 | /* Record the number of bytes pushed. */ |
3992 | for (n = 0; n < 16; n++) | |
3993 | { | |
3994 | if (range & (1 << n)) | |
3995 | unwind.frame_size += 4; | |
3996 | } | |
0dd132b6 NC |
3997 | } |
3998 | ||
c19d1205 ZW |
3999 | |
4000 | /* Parse a directive saving FPA registers. */ | |
b99bd4ef NC |
4001 | |
4002 | static void | |
c19d1205 | 4003 | s_arm_unwind_save_fpa (int reg) |
b99bd4ef | 4004 | { |
c19d1205 ZW |
4005 | expressionS exp; |
4006 | int num_regs; | |
4007 | valueT op; | |
b99bd4ef | 4008 | |
c19d1205 ZW |
4009 | /* Get Number of registers to transfer. */ |
4010 | if (skip_past_comma (&input_line_pointer) != FAIL) | |
4011 | expression (&exp); | |
4012 | else | |
4013 | exp.X_op = O_illegal; | |
b99bd4ef | 4014 | |
c19d1205 | 4015 | if (exp.X_op != O_constant) |
b99bd4ef | 4016 | { |
c19d1205 ZW |
4017 | as_bad (_("expected , <constant>")); |
4018 | ignore_rest_of_line (); | |
b99bd4ef NC |
4019 | return; |
4020 | } | |
4021 | ||
c19d1205 ZW |
4022 | num_regs = exp.X_add_number; |
4023 | ||
4024 | if (num_regs < 1 || num_regs > 4) | |
b99bd4ef | 4025 | { |
c19d1205 ZW |
4026 | as_bad (_("number of registers must be in the range [1:4]")); |
4027 | ignore_rest_of_line (); | |
b99bd4ef NC |
4028 | return; |
4029 | } | |
4030 | ||
c19d1205 | 4031 | demand_empty_rest_of_line (); |
b99bd4ef | 4032 | |
c19d1205 ZW |
4033 | if (reg == 4) |
4034 | { | |
4035 | /* Short form. */ | |
4036 | op = 0xb4 | (num_regs - 1); | |
4037 | add_unwind_opcode (op, 1); | |
4038 | } | |
b99bd4ef NC |
4039 | else |
4040 | { | |
c19d1205 ZW |
4041 | /* Long form. */ |
4042 | op = 0xc800 | (reg << 4) | (num_regs - 1); | |
4043 | add_unwind_opcode (op, 2); | |
b99bd4ef | 4044 | } |
c19d1205 | 4045 | unwind.frame_size += num_regs * 12; |
b99bd4ef NC |
4046 | } |
4047 | ||
c19d1205 | 4048 | |
fa073d69 MS |
4049 | /* Parse a directive saving VFP registers for ARMv6 and above. */ |
4050 | ||
4051 | static void | |
4052 | s_arm_unwind_save_vfp_armv6 (void) | |
4053 | { | |
4054 | int count; | |
4055 | unsigned int start; | |
4056 | valueT op; | |
4057 | int num_vfpv3_regs = 0; | |
4058 | int num_regs_below_16; | |
4059 | ||
4060 | count = parse_vfp_reg_list (&input_line_pointer, &start, REGLIST_VFP_D); | |
4061 | if (count == FAIL) | |
4062 | { | |
4063 | as_bad (_("expected register list")); | |
4064 | ignore_rest_of_line (); | |
4065 | return; | |
4066 | } | |
4067 | ||
4068 | demand_empty_rest_of_line (); | |
4069 | ||
4070 | /* We always generate FSTMD/FLDMD-style unwinding opcodes (rather | |
4071 | than FSTMX/FLDMX-style ones). */ | |
4072 | ||
4073 | /* Generate opcode for (VFPv3) registers numbered in the range 16 .. 31. */ | |
4074 | if (start >= 16) | |
4075 | num_vfpv3_regs = count; | |
4076 | else if (start + count > 16) | |
4077 | num_vfpv3_regs = start + count - 16; | |
4078 | ||
4079 | if (num_vfpv3_regs > 0) | |
4080 | { | |
4081 | int start_offset = start > 16 ? start - 16 : 0; | |
4082 | op = 0xc800 | (start_offset << 4) | (num_vfpv3_regs - 1); | |
4083 | add_unwind_opcode (op, 2); | |
4084 | } | |
4085 | ||
4086 | /* Generate opcode for registers numbered in the range 0 .. 15. */ | |
4087 | num_regs_below_16 = num_vfpv3_regs > 0 ? 16 - (int) start : count; | |
9c2799c2 | 4088 | gas_assert (num_regs_below_16 + num_vfpv3_regs == count); |
fa073d69 MS |
4089 | if (num_regs_below_16 > 0) |
4090 | { | |
4091 | op = 0xc900 | (start << 4) | (num_regs_below_16 - 1); | |
4092 | add_unwind_opcode (op, 2); | |
4093 | } | |
4094 | ||
4095 | unwind.frame_size += count * 8; | |
4096 | } | |
4097 | ||
4098 | ||
4099 | /* Parse a directive saving VFP registers for pre-ARMv6. */ | |
b99bd4ef NC |
4100 | |
4101 | static void | |
c19d1205 | 4102 | s_arm_unwind_save_vfp (void) |
b99bd4ef | 4103 | { |
c19d1205 | 4104 | int count; |
ca3f61f7 | 4105 | unsigned int reg; |
c19d1205 | 4106 | valueT op; |
b99bd4ef | 4107 | |
5287ad62 | 4108 | count = parse_vfp_reg_list (&input_line_pointer, ®, REGLIST_VFP_D); |
c19d1205 | 4109 | if (count == FAIL) |
b99bd4ef | 4110 | { |
c19d1205 ZW |
4111 | as_bad (_("expected register list")); |
4112 | ignore_rest_of_line (); | |
b99bd4ef NC |
4113 | return; |
4114 | } | |
4115 | ||
c19d1205 | 4116 | demand_empty_rest_of_line (); |
b99bd4ef | 4117 | |
c19d1205 | 4118 | if (reg == 8) |
b99bd4ef | 4119 | { |
c19d1205 ZW |
4120 | /* Short form. */ |
4121 | op = 0xb8 | (count - 1); | |
4122 | add_unwind_opcode (op, 1); | |
b99bd4ef | 4123 | } |
c19d1205 | 4124 | else |
b99bd4ef | 4125 | { |
c19d1205 ZW |
4126 | /* Long form. */ |
4127 | op = 0xb300 | (reg << 4) | (count - 1); | |
4128 | add_unwind_opcode (op, 2); | |
b99bd4ef | 4129 | } |
c19d1205 ZW |
4130 | unwind.frame_size += count * 8 + 4; |
4131 | } | |
b99bd4ef | 4132 | |
b99bd4ef | 4133 | |
c19d1205 ZW |
4134 | /* Parse a directive saving iWMMXt data registers. */ |
4135 | ||
4136 | static void | |
4137 | s_arm_unwind_save_mmxwr (void) | |
4138 | { | |
4139 | int reg; | |
4140 | int hi_reg; | |
4141 | int i; | |
4142 | unsigned mask = 0; | |
4143 | valueT op; | |
b99bd4ef | 4144 | |
c19d1205 ZW |
4145 | if (*input_line_pointer == '{') |
4146 | input_line_pointer++; | |
b99bd4ef | 4147 | |
c19d1205 | 4148 | do |
b99bd4ef | 4149 | { |
dcbf9037 | 4150 | reg = arm_reg_parse (&input_line_pointer, REG_TYPE_MMXWR); |
b99bd4ef | 4151 | |
c19d1205 | 4152 | if (reg == FAIL) |
b99bd4ef | 4153 | { |
9b7132d3 | 4154 | as_bad ("%s", _(reg_expected_msgs[REG_TYPE_MMXWR])); |
c19d1205 | 4155 | goto error; |
b99bd4ef NC |
4156 | } |
4157 | ||
c19d1205 ZW |
4158 | if (mask >> reg) |
4159 | as_tsktsk (_("register list not in ascending order")); | |
4160 | mask |= 1 << reg; | |
b99bd4ef | 4161 | |
c19d1205 ZW |
4162 | if (*input_line_pointer == '-') |
4163 | { | |
4164 | input_line_pointer++; | |
dcbf9037 | 4165 | hi_reg = arm_reg_parse (&input_line_pointer, REG_TYPE_MMXWR); |
c19d1205 ZW |
4166 | if (hi_reg == FAIL) |
4167 | { | |
9b7132d3 | 4168 | as_bad ("%s", _(reg_expected_msgs[REG_TYPE_MMXWR])); |
c19d1205 ZW |
4169 | goto error; |
4170 | } | |
4171 | else if (reg >= hi_reg) | |
4172 | { | |
4173 | as_bad (_("bad register range")); | |
4174 | goto error; | |
4175 | } | |
4176 | for (; reg < hi_reg; reg++) | |
4177 | mask |= 1 << reg; | |
4178 | } | |
4179 | } | |
4180 | while (skip_past_comma (&input_line_pointer) != FAIL); | |
b99bd4ef | 4181 | |
d996d970 | 4182 | skip_past_char (&input_line_pointer, '}'); |
b99bd4ef | 4183 | |
c19d1205 | 4184 | demand_empty_rest_of_line (); |
b99bd4ef | 4185 | |
708587a4 | 4186 | /* Generate any deferred opcodes because we're going to be looking at |
c19d1205 ZW |
4187 | the list. */ |
4188 | flush_pending_unwind (); | |
b99bd4ef | 4189 | |
c19d1205 | 4190 | for (i = 0; i < 16; i++) |
b99bd4ef | 4191 | { |
c19d1205 ZW |
4192 | if (mask & (1 << i)) |
4193 | unwind.frame_size += 8; | |
b99bd4ef NC |
4194 | } |
4195 | ||
c19d1205 ZW |
4196 | /* Attempt to combine with a previous opcode. We do this because gcc |
4197 | likes to output separate unwind directives for a single block of | |
4198 | registers. */ | |
4199 | if (unwind.opcode_count > 0) | |
b99bd4ef | 4200 | { |
c19d1205 ZW |
4201 | i = unwind.opcodes[unwind.opcode_count - 1]; |
4202 | if ((i & 0xf8) == 0xc0) | |
4203 | { | |
4204 | i &= 7; | |
4205 | /* Only merge if the blocks are contiguous. */ | |
4206 | if (i < 6) | |
4207 | { | |
4208 | if ((mask & 0xfe00) == (1 << 9)) | |
4209 | { | |
4210 | mask |= ((1 << (i + 11)) - 1) & 0xfc00; | |
4211 | unwind.opcode_count--; | |
4212 | } | |
4213 | } | |
4214 | else if (i == 6 && unwind.opcode_count >= 2) | |
4215 | { | |
4216 | i = unwind.opcodes[unwind.opcode_count - 2]; | |
4217 | reg = i >> 4; | |
4218 | i &= 0xf; | |
b99bd4ef | 4219 | |
c19d1205 ZW |
4220 | op = 0xffff << (reg - 1); |
4221 | if (reg > 0 | |
87a1fd79 | 4222 | && ((mask & op) == (1u << (reg - 1)))) |
c19d1205 ZW |
4223 | { |
4224 | op = (1 << (reg + i + 1)) - 1; | |
4225 | op &= ~((1 << reg) - 1); | |
4226 | mask |= op; | |
4227 | unwind.opcode_count -= 2; | |
4228 | } | |
4229 | } | |
4230 | } | |
b99bd4ef NC |
4231 | } |
4232 | ||
c19d1205 ZW |
4233 | hi_reg = 15; |
4234 | /* We want to generate opcodes in the order the registers have been | |
4235 | saved, ie. descending order. */ | |
4236 | for (reg = 15; reg >= -1; reg--) | |
b99bd4ef | 4237 | { |
c19d1205 ZW |
4238 | /* Save registers in blocks. */ |
4239 | if (reg < 0 | |
4240 | || !(mask & (1 << reg))) | |
4241 | { | |
4242 | /* We found an unsaved reg. Generate opcodes to save the | |
5f4273c7 | 4243 | preceding block. */ |
c19d1205 ZW |
4244 | if (reg != hi_reg) |
4245 | { | |
4246 | if (reg == 9) | |
4247 | { | |
4248 | /* Short form. */ | |
4249 | op = 0xc0 | (hi_reg - 10); | |
4250 | add_unwind_opcode (op, 1); | |
4251 | } | |
4252 | else | |
4253 | { | |
4254 | /* Long form. */ | |
4255 | op = 0xc600 | ((reg + 1) << 4) | ((hi_reg - reg) - 1); | |
4256 | add_unwind_opcode (op, 2); | |
4257 | } | |
4258 | } | |
4259 | hi_reg = reg - 1; | |
4260 | } | |
b99bd4ef NC |
4261 | } |
4262 | ||
c19d1205 ZW |
4263 | return; |
4264 | error: | |
4265 | ignore_rest_of_line (); | |
b99bd4ef NC |
4266 | } |
4267 | ||
4268 | static void | |
c19d1205 | 4269 | s_arm_unwind_save_mmxwcg (void) |
b99bd4ef | 4270 | { |
c19d1205 ZW |
4271 | int reg; |
4272 | int hi_reg; | |
4273 | unsigned mask = 0; | |
4274 | valueT op; | |
b99bd4ef | 4275 | |
c19d1205 ZW |
4276 | if (*input_line_pointer == '{') |
4277 | input_line_pointer++; | |
b99bd4ef | 4278 | |
477330fc RM |
4279 | skip_whitespace (input_line_pointer); |
4280 | ||
c19d1205 | 4281 | do |
b99bd4ef | 4282 | { |
dcbf9037 | 4283 | reg = arm_reg_parse (&input_line_pointer, REG_TYPE_MMXWCG); |
b99bd4ef | 4284 | |
c19d1205 ZW |
4285 | if (reg == FAIL) |
4286 | { | |
9b7132d3 | 4287 | as_bad ("%s", _(reg_expected_msgs[REG_TYPE_MMXWCG])); |
c19d1205 ZW |
4288 | goto error; |
4289 | } | |
b99bd4ef | 4290 | |
c19d1205 ZW |
4291 | reg -= 8; |
4292 | if (mask >> reg) | |
4293 | as_tsktsk (_("register list not in ascending order")); | |
4294 | mask |= 1 << reg; | |
b99bd4ef | 4295 | |
c19d1205 ZW |
4296 | if (*input_line_pointer == '-') |
4297 | { | |
4298 | input_line_pointer++; | |
dcbf9037 | 4299 | hi_reg = arm_reg_parse (&input_line_pointer, REG_TYPE_MMXWCG); |
c19d1205 ZW |
4300 | if (hi_reg == FAIL) |
4301 | { | |
9b7132d3 | 4302 | as_bad ("%s", _(reg_expected_msgs[REG_TYPE_MMXWCG])); |
c19d1205 ZW |
4303 | goto error; |
4304 | } | |
4305 | else if (reg >= hi_reg) | |
4306 | { | |
4307 | as_bad (_("bad register range")); | |
4308 | goto error; | |
4309 | } | |
4310 | for (; reg < hi_reg; reg++) | |
4311 | mask |= 1 << reg; | |
4312 | } | |
b99bd4ef | 4313 | } |
c19d1205 | 4314 | while (skip_past_comma (&input_line_pointer) != FAIL); |
b99bd4ef | 4315 | |
d996d970 | 4316 | skip_past_char (&input_line_pointer, '}'); |
b99bd4ef | 4317 | |
c19d1205 ZW |
4318 | demand_empty_rest_of_line (); |
4319 | ||
708587a4 | 4320 | /* Generate any deferred opcodes because we're going to be looking at |
c19d1205 ZW |
4321 | the list. */ |
4322 | flush_pending_unwind (); | |
b99bd4ef | 4323 | |
c19d1205 | 4324 | for (reg = 0; reg < 16; reg++) |
b99bd4ef | 4325 | { |
c19d1205 ZW |
4326 | if (mask & (1 << reg)) |
4327 | unwind.frame_size += 4; | |
b99bd4ef | 4328 | } |
c19d1205 ZW |
4329 | op = 0xc700 | mask; |
4330 | add_unwind_opcode (op, 2); | |
4331 | return; | |
4332 | error: | |
4333 | ignore_rest_of_line (); | |
b99bd4ef NC |
4334 | } |
4335 | ||
c19d1205 | 4336 | |
fa073d69 MS |
4337 | /* Parse an unwind_save directive. |
4338 | If the argument is non-zero, this is a .vsave directive. */ | |
c19d1205 | 4339 | |
b99bd4ef | 4340 | static void |
fa073d69 | 4341 | s_arm_unwind_save (int arch_v6) |
b99bd4ef | 4342 | { |
c19d1205 ZW |
4343 | char *peek; |
4344 | struct reg_entry *reg; | |
4345 | bfd_boolean had_brace = FALSE; | |
b99bd4ef | 4346 | |
921e5f0a | 4347 | if (!unwind.proc_start) |
c921be7d | 4348 | as_bad (MISSING_FNSTART); |
921e5f0a | 4349 | |
c19d1205 ZW |
4350 | /* Figure out what sort of save we have. */ |
4351 | peek = input_line_pointer; | |
b99bd4ef | 4352 | |
c19d1205 | 4353 | if (*peek == '{') |
b99bd4ef | 4354 | { |
c19d1205 ZW |
4355 | had_brace = TRUE; |
4356 | peek++; | |
b99bd4ef NC |
4357 | } |
4358 | ||
c19d1205 | 4359 | reg = arm_reg_parse_multi (&peek); |
b99bd4ef | 4360 | |
c19d1205 | 4361 | if (!reg) |
b99bd4ef | 4362 | { |
c19d1205 ZW |
4363 | as_bad (_("register expected")); |
4364 | ignore_rest_of_line (); | |
b99bd4ef NC |
4365 | return; |
4366 | } | |
4367 | ||
c19d1205 | 4368 | switch (reg->type) |
b99bd4ef | 4369 | { |
c19d1205 ZW |
4370 | case REG_TYPE_FN: |
4371 | if (had_brace) | |
4372 | { | |
4373 | as_bad (_("FPA .unwind_save does not take a register list")); | |
4374 | ignore_rest_of_line (); | |
4375 | return; | |
4376 | } | |
93ac2687 | 4377 | input_line_pointer = peek; |
c19d1205 | 4378 | s_arm_unwind_save_fpa (reg->number); |
b99bd4ef | 4379 | return; |
c19d1205 | 4380 | |
1f5afe1c NC |
4381 | case REG_TYPE_RN: |
4382 | s_arm_unwind_save_core (); | |
4383 | return; | |
4384 | ||
fa073d69 MS |
4385 | case REG_TYPE_VFD: |
4386 | if (arch_v6) | |
477330fc | 4387 | s_arm_unwind_save_vfp_armv6 (); |
fa073d69 | 4388 | else |
477330fc | 4389 | s_arm_unwind_save_vfp (); |
fa073d69 | 4390 | return; |
1f5afe1c NC |
4391 | |
4392 | case REG_TYPE_MMXWR: | |
4393 | s_arm_unwind_save_mmxwr (); | |
4394 | return; | |
4395 | ||
4396 | case REG_TYPE_MMXWCG: | |
4397 | s_arm_unwind_save_mmxwcg (); | |
4398 | return; | |
c19d1205 ZW |
4399 | |
4400 | default: | |
4401 | as_bad (_(".unwind_save does not support this kind of register")); | |
4402 | ignore_rest_of_line (); | |
b99bd4ef | 4403 | } |
c19d1205 | 4404 | } |
b99bd4ef | 4405 | |
b99bd4ef | 4406 | |
c19d1205 ZW |
4407 | /* Parse an unwind_movsp directive. */ |
4408 | ||
4409 | static void | |
4410 | s_arm_unwind_movsp (int ignored ATTRIBUTE_UNUSED) | |
4411 | { | |
4412 | int reg; | |
4413 | valueT op; | |
4fa3602b | 4414 | int offset; |
c19d1205 | 4415 | |
921e5f0a | 4416 | if (!unwind.proc_start) |
c921be7d | 4417 | as_bad (MISSING_FNSTART); |
921e5f0a | 4418 | |
dcbf9037 | 4419 | reg = arm_reg_parse (&input_line_pointer, REG_TYPE_RN); |
c19d1205 | 4420 | if (reg == FAIL) |
b99bd4ef | 4421 | { |
9b7132d3 | 4422 | as_bad ("%s", _(reg_expected_msgs[REG_TYPE_RN])); |
c19d1205 | 4423 | ignore_rest_of_line (); |
b99bd4ef NC |
4424 | return; |
4425 | } | |
4fa3602b PB |
4426 | |
4427 | /* Optional constant. */ | |
4428 | if (skip_past_comma (&input_line_pointer) != FAIL) | |
4429 | { | |
4430 | if (immediate_for_directive (&offset) == FAIL) | |
4431 | return; | |
4432 | } | |
4433 | else | |
4434 | offset = 0; | |
4435 | ||
c19d1205 | 4436 | demand_empty_rest_of_line (); |
b99bd4ef | 4437 | |
c19d1205 | 4438 | if (reg == REG_SP || reg == REG_PC) |
b99bd4ef | 4439 | { |
c19d1205 | 4440 | as_bad (_("SP and PC not permitted in .unwind_movsp directive")); |
b99bd4ef NC |
4441 | return; |
4442 | } | |
4443 | ||
c19d1205 ZW |
4444 | if (unwind.fp_reg != REG_SP) |
4445 | as_bad (_("unexpected .unwind_movsp directive")); | |
b99bd4ef | 4446 | |
c19d1205 ZW |
4447 | /* Generate opcode to restore the value. */ |
4448 | op = 0x90 | reg; | |
4449 | add_unwind_opcode (op, 1); | |
4450 | ||
4451 | /* Record the information for later. */ | |
4452 | unwind.fp_reg = reg; | |
4fa3602b | 4453 | unwind.fp_offset = unwind.frame_size - offset; |
c19d1205 | 4454 | unwind.sp_restored = 1; |
b05fe5cf ZW |
4455 | } |
4456 | ||
c19d1205 ZW |
4457 | /* Parse an unwind_pad directive. */ |
4458 | ||
b05fe5cf | 4459 | static void |
c19d1205 | 4460 | s_arm_unwind_pad (int ignored ATTRIBUTE_UNUSED) |
b05fe5cf | 4461 | { |
c19d1205 | 4462 | int offset; |
b05fe5cf | 4463 | |
921e5f0a | 4464 | if (!unwind.proc_start) |
c921be7d | 4465 | as_bad (MISSING_FNSTART); |
921e5f0a | 4466 | |
c19d1205 ZW |
4467 | if (immediate_for_directive (&offset) == FAIL) |
4468 | return; | |
b99bd4ef | 4469 | |
c19d1205 ZW |
4470 | if (offset & 3) |
4471 | { | |
4472 | as_bad (_("stack increment must be multiple of 4")); | |
4473 | ignore_rest_of_line (); | |
4474 | return; | |
4475 | } | |
b99bd4ef | 4476 | |
c19d1205 ZW |
4477 | /* Don't generate any opcodes, just record the details for later. */ |
4478 | unwind.frame_size += offset; | |
4479 | unwind.pending_offset += offset; | |
4480 | ||
4481 | demand_empty_rest_of_line (); | |
4482 | } | |
4483 | ||
4484 | /* Parse an unwind_setfp directive. */ | |
4485 | ||
4486 | static void | |
4487 | s_arm_unwind_setfp (int ignored ATTRIBUTE_UNUSED) | |
b99bd4ef | 4488 | { |
c19d1205 ZW |
4489 | int sp_reg; |
4490 | int fp_reg; | |
4491 | int offset; | |
4492 | ||
921e5f0a | 4493 | if (!unwind.proc_start) |
c921be7d | 4494 | as_bad (MISSING_FNSTART); |
921e5f0a | 4495 | |
dcbf9037 | 4496 | fp_reg = arm_reg_parse (&input_line_pointer, REG_TYPE_RN); |
c19d1205 ZW |
4497 | if (skip_past_comma (&input_line_pointer) == FAIL) |
4498 | sp_reg = FAIL; | |
4499 | else | |
dcbf9037 | 4500 | sp_reg = arm_reg_parse (&input_line_pointer, REG_TYPE_RN); |
b99bd4ef | 4501 | |
c19d1205 ZW |
4502 | if (fp_reg == FAIL || sp_reg == FAIL) |
4503 | { | |
4504 | as_bad (_("expected <reg>, <reg>")); | |
4505 | ignore_rest_of_line (); | |
4506 | return; | |
4507 | } | |
b99bd4ef | 4508 | |
c19d1205 ZW |
4509 | /* Optional constant. */ |
4510 | if (skip_past_comma (&input_line_pointer) != FAIL) | |
4511 | { | |
4512 | if (immediate_for_directive (&offset) == FAIL) | |
4513 | return; | |
4514 | } | |
4515 | else | |
4516 | offset = 0; | |
a737bd4d | 4517 | |
c19d1205 | 4518 | demand_empty_rest_of_line (); |
a737bd4d | 4519 | |
fdfde340 | 4520 | if (sp_reg != REG_SP && sp_reg != unwind.fp_reg) |
a737bd4d | 4521 | { |
c19d1205 ZW |
4522 | as_bad (_("register must be either sp or set by a previous" |
4523 | "unwind_movsp directive")); | |
4524 | return; | |
a737bd4d NC |
4525 | } |
4526 | ||
c19d1205 ZW |
4527 | /* Don't generate any opcodes, just record the information for later. */ |
4528 | unwind.fp_reg = fp_reg; | |
4529 | unwind.fp_used = 1; | |
fdfde340 | 4530 | if (sp_reg == REG_SP) |
c19d1205 ZW |
4531 | unwind.fp_offset = unwind.frame_size - offset; |
4532 | else | |
4533 | unwind.fp_offset -= offset; | |
a737bd4d NC |
4534 | } |
4535 | ||
c19d1205 ZW |
4536 | /* Parse an unwind_raw directive. */ |
4537 | ||
4538 | static void | |
4539 | s_arm_unwind_raw (int ignored ATTRIBUTE_UNUSED) | |
a737bd4d | 4540 | { |
c19d1205 | 4541 | expressionS exp; |
708587a4 | 4542 | /* This is an arbitrary limit. */ |
c19d1205 ZW |
4543 | unsigned char op[16]; |
4544 | int count; | |
a737bd4d | 4545 | |
921e5f0a | 4546 | if (!unwind.proc_start) |
c921be7d | 4547 | as_bad (MISSING_FNSTART); |
921e5f0a | 4548 | |
c19d1205 ZW |
4549 | expression (&exp); |
4550 | if (exp.X_op == O_constant | |
4551 | && skip_past_comma (&input_line_pointer) != FAIL) | |
a737bd4d | 4552 | { |
c19d1205 ZW |
4553 | unwind.frame_size += exp.X_add_number; |
4554 | expression (&exp); | |
4555 | } | |
4556 | else | |
4557 | exp.X_op = O_illegal; | |
a737bd4d | 4558 | |
c19d1205 ZW |
4559 | if (exp.X_op != O_constant) |
4560 | { | |
4561 | as_bad (_("expected <offset>, <opcode>")); | |
4562 | ignore_rest_of_line (); | |
4563 | return; | |
4564 | } | |
a737bd4d | 4565 | |
c19d1205 | 4566 | count = 0; |
a737bd4d | 4567 | |
c19d1205 ZW |
4568 | /* Parse the opcode. */ |
4569 | for (;;) | |
4570 | { | |
4571 | if (count >= 16) | |
4572 | { | |
4573 | as_bad (_("unwind opcode too long")); | |
4574 | ignore_rest_of_line (); | |
a737bd4d | 4575 | } |
c19d1205 | 4576 | if (exp.X_op != O_constant || exp.X_add_number & ~0xff) |
a737bd4d | 4577 | { |
c19d1205 ZW |
4578 | as_bad (_("invalid unwind opcode")); |
4579 | ignore_rest_of_line (); | |
4580 | return; | |
a737bd4d | 4581 | } |
c19d1205 | 4582 | op[count++] = exp.X_add_number; |
a737bd4d | 4583 | |
c19d1205 ZW |
4584 | /* Parse the next byte. */ |
4585 | if (skip_past_comma (&input_line_pointer) == FAIL) | |
4586 | break; | |
a737bd4d | 4587 | |
c19d1205 ZW |
4588 | expression (&exp); |
4589 | } | |
b99bd4ef | 4590 | |
c19d1205 ZW |
4591 | /* Add the opcode bytes in reverse order. */ |
4592 | while (count--) | |
4593 | add_unwind_opcode (op[count], 1); | |
b99bd4ef | 4594 | |
c19d1205 | 4595 | demand_empty_rest_of_line (); |
b99bd4ef | 4596 | } |
ee065d83 PB |
4597 | |
4598 | ||
4599 | /* Parse a .eabi_attribute directive. */ | |
4600 | ||
4601 | static void | |
4602 | s_arm_eabi_attribute (int ignored ATTRIBUTE_UNUSED) | |
4603 | { | |
0420f52b | 4604 | int tag = obj_elf_vendor_attribute (OBJ_ATTR_PROC); |
ee3c0378 AS |
4605 | |
4606 | if (tag < NUM_KNOWN_OBJ_ATTRIBUTES) | |
4607 | attributes_set_explicitly[tag] = 1; | |
ee065d83 PB |
4608 | } |
4609 | ||
0855e32b NS |
4610 | /* Emit a tls fix for the symbol. */ |
4611 | ||
4612 | static void | |
4613 | s_arm_tls_descseq (int ignored ATTRIBUTE_UNUSED) | |
4614 | { | |
4615 | char *p; | |
4616 | expressionS exp; | |
4617 | #ifdef md_flush_pending_output | |
4618 | md_flush_pending_output (); | |
4619 | #endif | |
4620 | ||
4621 | #ifdef md_cons_align | |
4622 | md_cons_align (4); | |
4623 | #endif | |
4624 | ||
4625 | /* Since we're just labelling the code, there's no need to define a | |
4626 | mapping symbol. */ | |
4627 | expression (&exp); | |
4628 | p = obstack_next_free (&frchain_now->frch_obstack); | |
4629 | fix_new_arm (frag_now, p - frag_now->fr_literal, 4, &exp, 0, | |
4630 | thumb_mode ? BFD_RELOC_ARM_THM_TLS_DESCSEQ | |
4631 | : BFD_RELOC_ARM_TLS_DESCSEQ); | |
4632 | } | |
cdf9ccec | 4633 | #endif /* OBJ_ELF */ |
0855e32b | 4634 | |
ee065d83 | 4635 | static void s_arm_arch (int); |
7a1d4c38 | 4636 | static void s_arm_object_arch (int); |
ee065d83 PB |
4637 | static void s_arm_cpu (int); |
4638 | static void s_arm_fpu (int); | |
69133863 | 4639 | static void s_arm_arch_extension (int); |
b99bd4ef | 4640 | |
f0927246 NC |
4641 | #ifdef TE_PE |
4642 | ||
4643 | static void | |
5f4273c7 | 4644 | pe_directive_secrel (int dummy ATTRIBUTE_UNUSED) |
f0927246 NC |
4645 | { |
4646 | expressionS exp; | |
4647 | ||
4648 | do | |
4649 | { | |
4650 | expression (&exp); | |
4651 | if (exp.X_op == O_symbol) | |
4652 | exp.X_op = O_secrel; | |
4653 | ||
4654 | emit_expr (&exp, 4); | |
4655 | } | |
4656 | while (*input_line_pointer++ == ','); | |
4657 | ||
4658 | input_line_pointer--; | |
4659 | demand_empty_rest_of_line (); | |
4660 | } | |
4661 | #endif /* TE_PE */ | |
4662 | ||
c19d1205 ZW |
4663 | /* This table describes all the machine specific pseudo-ops the assembler |
4664 | has to support. The fields are: | |
4665 | pseudo-op name without dot | |
4666 | function to call to execute this pseudo-op | |
4667 | Integer arg to pass to the function. */ | |
b99bd4ef | 4668 | |
c19d1205 | 4669 | const pseudo_typeS md_pseudo_table[] = |
b99bd4ef | 4670 | { |
c19d1205 ZW |
4671 | /* Never called because '.req' does not start a line. */ |
4672 | { "req", s_req, 0 }, | |
dcbf9037 JB |
4673 | /* Following two are likewise never called. */ |
4674 | { "dn", s_dn, 0 }, | |
4675 | { "qn", s_qn, 0 }, | |
c19d1205 ZW |
4676 | { "unreq", s_unreq, 0 }, |
4677 | { "bss", s_bss, 0 }, | |
4678 | { "align", s_align, 0 }, | |
4679 | { "arm", s_arm, 0 }, | |
4680 | { "thumb", s_thumb, 0 }, | |
4681 | { "code", s_code, 0 }, | |
4682 | { "force_thumb", s_force_thumb, 0 }, | |
4683 | { "thumb_func", s_thumb_func, 0 }, | |
4684 | { "thumb_set", s_thumb_set, 0 }, | |
4685 | { "even", s_even, 0 }, | |
4686 | { "ltorg", s_ltorg, 0 }, | |
4687 | { "pool", s_ltorg, 0 }, | |
4688 | { "syntax", s_syntax, 0 }, | |
8463be01 PB |
4689 | { "cpu", s_arm_cpu, 0 }, |
4690 | { "arch", s_arm_arch, 0 }, | |
7a1d4c38 | 4691 | { "object_arch", s_arm_object_arch, 0 }, |
8463be01 | 4692 | { "fpu", s_arm_fpu, 0 }, |
69133863 | 4693 | { "arch_extension", s_arm_arch_extension, 0 }, |
c19d1205 | 4694 | #ifdef OBJ_ELF |
c921be7d NC |
4695 | { "word", s_arm_elf_cons, 4 }, |
4696 | { "long", s_arm_elf_cons, 4 }, | |
4697 | { "inst.n", s_arm_elf_inst, 2 }, | |
4698 | { "inst.w", s_arm_elf_inst, 4 }, | |
4699 | { "inst", s_arm_elf_inst, 0 }, | |
4700 | { "rel31", s_arm_rel31, 0 }, | |
c19d1205 ZW |
4701 | { "fnstart", s_arm_unwind_fnstart, 0 }, |
4702 | { "fnend", s_arm_unwind_fnend, 0 }, | |
4703 | { "cantunwind", s_arm_unwind_cantunwind, 0 }, | |
4704 | { "personality", s_arm_unwind_personality, 0 }, | |
4705 | { "personalityindex", s_arm_unwind_personalityindex, 0 }, | |
4706 | { "handlerdata", s_arm_unwind_handlerdata, 0 }, | |
4707 | { "save", s_arm_unwind_save, 0 }, | |
fa073d69 | 4708 | { "vsave", s_arm_unwind_save, 1 }, |
c19d1205 ZW |
4709 | { "movsp", s_arm_unwind_movsp, 0 }, |
4710 | { "pad", s_arm_unwind_pad, 0 }, | |
4711 | { "setfp", s_arm_unwind_setfp, 0 }, | |
4712 | { "unwind_raw", s_arm_unwind_raw, 0 }, | |
ee065d83 | 4713 | { "eabi_attribute", s_arm_eabi_attribute, 0 }, |
0855e32b | 4714 | { "tlsdescseq", s_arm_tls_descseq, 0 }, |
c19d1205 ZW |
4715 | #else |
4716 | { "word", cons, 4}, | |
f0927246 NC |
4717 | |
4718 | /* These are used for dwarf. */ | |
4719 | {"2byte", cons, 2}, | |
4720 | {"4byte", cons, 4}, | |
4721 | {"8byte", cons, 8}, | |
4722 | /* These are used for dwarf2. */ | |
4723 | { "file", (void (*) (int)) dwarf2_directive_file, 0 }, | |
4724 | { "loc", dwarf2_directive_loc, 0 }, | |
4725 | { "loc_mark_labels", dwarf2_directive_loc_mark_labels, 0 }, | |
c19d1205 ZW |
4726 | #endif |
4727 | { "extend", float_cons, 'x' }, | |
4728 | { "ldouble", float_cons, 'x' }, | |
4729 | { "packed", float_cons, 'p' }, | |
f0927246 NC |
4730 | #ifdef TE_PE |
4731 | {"secrel32", pe_directive_secrel, 0}, | |
4732 | #endif | |
2e6976a8 DG |
4733 | |
4734 | /* These are for compatibility with CodeComposer Studio. */ | |
4735 | {"ref", s_ccs_ref, 0}, | |
4736 | {"def", s_ccs_def, 0}, | |
4737 | {"asmfunc", s_ccs_asmfunc, 0}, | |
4738 | {"endasmfunc", s_ccs_endasmfunc, 0}, | |
4739 | ||
c19d1205 ZW |
4740 | { 0, 0, 0 } |
4741 | }; | |
4742 | \f | |
4743 | /* Parser functions used exclusively in instruction operands. */ | |
b99bd4ef | 4744 | |
c19d1205 ZW |
4745 | /* Generic immediate-value read function for use in insn parsing. |
4746 | STR points to the beginning of the immediate (the leading #); | |
4747 | VAL receives the value; if the value is outside [MIN, MAX] | |
4748 | issue an error. PREFIX_OPT is true if the immediate prefix is | |
4749 | optional. */ | |
b99bd4ef | 4750 | |
c19d1205 ZW |
4751 | static int |
4752 | parse_immediate (char **str, int *val, int min, int max, | |
4753 | bfd_boolean prefix_opt) | |
4754 | { | |
4755 | expressionS exp; | |
4756 | my_get_expression (&exp, str, prefix_opt ? GE_OPT_PREFIX : GE_IMM_PREFIX); | |
4757 | if (exp.X_op != O_constant) | |
b99bd4ef | 4758 | { |
c19d1205 ZW |
4759 | inst.error = _("constant expression required"); |
4760 | return FAIL; | |
4761 | } | |
b99bd4ef | 4762 | |
c19d1205 ZW |
4763 | if (exp.X_add_number < min || exp.X_add_number > max) |
4764 | { | |
4765 | inst.error = _("immediate value out of range"); | |
4766 | return FAIL; | |
4767 | } | |
b99bd4ef | 4768 | |
c19d1205 ZW |
4769 | *val = exp.X_add_number; |
4770 | return SUCCESS; | |
4771 | } | |
b99bd4ef | 4772 | |
5287ad62 | 4773 | /* Less-generic immediate-value read function with the possibility of loading a |
036dc3f7 | 4774 | big (64-bit) immediate, as required by Neon VMOV, VMVN and logic immediate |
5287ad62 JB |
4775 | instructions. Puts the result directly in inst.operands[i]. */ |
4776 | ||
4777 | static int | |
8335d6aa JW |
4778 | parse_big_immediate (char **str, int i, expressionS *in_exp, |
4779 | bfd_boolean allow_symbol_p) | |
5287ad62 JB |
4780 | { |
4781 | expressionS exp; | |
8335d6aa | 4782 | expressionS *exp_p = in_exp ? in_exp : &exp; |
5287ad62 JB |
4783 | char *ptr = *str; |
4784 | ||
8335d6aa | 4785 | my_get_expression (exp_p, &ptr, GE_OPT_PREFIX_BIG); |
5287ad62 | 4786 | |
8335d6aa | 4787 | if (exp_p->X_op == O_constant) |
036dc3f7 | 4788 | { |
8335d6aa | 4789 | inst.operands[i].imm = exp_p->X_add_number & 0xffffffff; |
036dc3f7 PB |
4790 | /* If we're on a 64-bit host, then a 64-bit number can be returned using |
4791 | O_constant. We have to be careful not to break compilation for | |
4792 | 32-bit X_add_number, though. */ | |
8335d6aa | 4793 | if ((exp_p->X_add_number & ~(offsetT)(0xffffffffU)) != 0) |
036dc3f7 | 4794 | { |
8335d6aa JW |
4795 | /* X >> 32 is illegal if sizeof (exp_p->X_add_number) == 4. */ |
4796 | inst.operands[i].reg = (((exp_p->X_add_number >> 16) >> 16) | |
4797 | & 0xffffffff); | |
036dc3f7 PB |
4798 | inst.operands[i].regisimm = 1; |
4799 | } | |
4800 | } | |
8335d6aa JW |
4801 | else if (exp_p->X_op == O_big |
4802 | && LITTLENUM_NUMBER_OF_BITS * exp_p->X_add_number > 32) | |
5287ad62 JB |
4803 | { |
4804 | unsigned parts = 32 / LITTLENUM_NUMBER_OF_BITS, j, idx = 0; | |
95b75c01 | 4805 | |
5287ad62 | 4806 | /* Bignums have their least significant bits in |
477330fc RM |
4807 | generic_bignum[0]. Make sure we put 32 bits in imm and |
4808 | 32 bits in reg, in a (hopefully) portable way. */ | |
9c2799c2 | 4809 | gas_assert (parts != 0); |
95b75c01 NC |
4810 | |
4811 | /* Make sure that the number is not too big. | |
4812 | PR 11972: Bignums can now be sign-extended to the | |
4813 | size of a .octa so check that the out of range bits | |
4814 | are all zero or all one. */ | |
8335d6aa | 4815 | if (LITTLENUM_NUMBER_OF_BITS * exp_p->X_add_number > 64) |
95b75c01 NC |
4816 | { |
4817 | LITTLENUM_TYPE m = -1; | |
4818 | ||
4819 | if (generic_bignum[parts * 2] != 0 | |
4820 | && generic_bignum[parts * 2] != m) | |
4821 | return FAIL; | |
4822 | ||
8335d6aa | 4823 | for (j = parts * 2 + 1; j < (unsigned) exp_p->X_add_number; j++) |
95b75c01 NC |
4824 | if (generic_bignum[j] != generic_bignum[j-1]) |
4825 | return FAIL; | |
4826 | } | |
4827 | ||
5287ad62 JB |
4828 | inst.operands[i].imm = 0; |
4829 | for (j = 0; j < parts; j++, idx++) | |
477330fc RM |
4830 | inst.operands[i].imm |= generic_bignum[idx] |
4831 | << (LITTLENUM_NUMBER_OF_BITS * j); | |
5287ad62 JB |
4832 | inst.operands[i].reg = 0; |
4833 | for (j = 0; j < parts; j++, idx++) | |
477330fc RM |
4834 | inst.operands[i].reg |= generic_bignum[idx] |
4835 | << (LITTLENUM_NUMBER_OF_BITS * j); | |
5287ad62 JB |
4836 | inst.operands[i].regisimm = 1; |
4837 | } | |
8335d6aa | 4838 | else if (!(exp_p->X_op == O_symbol && allow_symbol_p)) |
5287ad62 | 4839 | return FAIL; |
5f4273c7 | 4840 | |
5287ad62 JB |
4841 | *str = ptr; |
4842 | ||
4843 | return SUCCESS; | |
4844 | } | |
4845 | ||
c19d1205 ZW |
4846 | /* Returns the pseudo-register number of an FPA immediate constant, |
4847 | or FAIL if there isn't a valid constant here. */ | |
b99bd4ef | 4848 | |
c19d1205 ZW |
4849 | static int |
4850 | parse_fpa_immediate (char ** str) | |
4851 | { | |
4852 | LITTLENUM_TYPE words[MAX_LITTLENUMS]; | |
4853 | char * save_in; | |
4854 | expressionS exp; | |
4855 | int i; | |
4856 | int j; | |
b99bd4ef | 4857 | |
c19d1205 ZW |
4858 | /* First try and match exact strings, this is to guarantee |
4859 | that some formats will work even for cross assembly. */ | |
b99bd4ef | 4860 | |
c19d1205 ZW |
4861 | for (i = 0; fp_const[i]; i++) |
4862 | { | |
4863 | if (strncmp (*str, fp_const[i], strlen (fp_const[i])) == 0) | |
b99bd4ef | 4864 | { |
c19d1205 | 4865 | char *start = *str; |
b99bd4ef | 4866 | |
c19d1205 ZW |
4867 | *str += strlen (fp_const[i]); |
4868 | if (is_end_of_line[(unsigned char) **str]) | |
4869 | return i + 8; | |
4870 | *str = start; | |
4871 | } | |
4872 | } | |
b99bd4ef | 4873 | |
c19d1205 ZW |
4874 | /* Just because we didn't get a match doesn't mean that the constant |
4875 | isn't valid, just that it is in a format that we don't | |
4876 | automatically recognize. Try parsing it with the standard | |
4877 | expression routines. */ | |
b99bd4ef | 4878 | |
c19d1205 | 4879 | memset (words, 0, MAX_LITTLENUMS * sizeof (LITTLENUM_TYPE)); |
b99bd4ef | 4880 | |
c19d1205 ZW |
4881 | /* Look for a raw floating point number. */ |
4882 | if ((save_in = atof_ieee (*str, 'x', words)) != NULL | |
4883 | && is_end_of_line[(unsigned char) *save_in]) | |
4884 | { | |
4885 | for (i = 0; i < NUM_FLOAT_VALS; i++) | |
4886 | { | |
4887 | for (j = 0; j < MAX_LITTLENUMS; j++) | |
b99bd4ef | 4888 | { |
c19d1205 ZW |
4889 | if (words[j] != fp_values[i][j]) |
4890 | break; | |
b99bd4ef NC |
4891 | } |
4892 | ||
c19d1205 | 4893 | if (j == MAX_LITTLENUMS) |
b99bd4ef | 4894 | { |
c19d1205 ZW |
4895 | *str = save_in; |
4896 | return i + 8; | |
b99bd4ef NC |
4897 | } |
4898 | } | |
4899 | } | |
b99bd4ef | 4900 | |
c19d1205 ZW |
4901 | /* Try and parse a more complex expression, this will probably fail |
4902 | unless the code uses a floating point prefix (eg "0f"). */ | |
4903 | save_in = input_line_pointer; | |
4904 | input_line_pointer = *str; | |
4905 | if (expression (&exp) == absolute_section | |
4906 | && exp.X_op == O_big | |
4907 | && exp.X_add_number < 0) | |
4908 | { | |
4909 | /* FIXME: 5 = X_PRECISION, should be #define'd where we can use it. | |
4910 | Ditto for 15. */ | |
4911 | if (gen_to_words (words, 5, (long) 15) == 0) | |
4912 | { | |
4913 | for (i = 0; i < NUM_FLOAT_VALS; i++) | |
4914 | { | |
4915 | for (j = 0; j < MAX_LITTLENUMS; j++) | |
4916 | { | |
4917 | if (words[j] != fp_values[i][j]) | |
4918 | break; | |
4919 | } | |
b99bd4ef | 4920 | |
c19d1205 ZW |
4921 | if (j == MAX_LITTLENUMS) |
4922 | { | |
4923 | *str = input_line_pointer; | |
4924 | input_line_pointer = save_in; | |
4925 | return i + 8; | |
4926 | } | |
4927 | } | |
4928 | } | |
b99bd4ef NC |
4929 | } |
4930 | ||
c19d1205 ZW |
4931 | *str = input_line_pointer; |
4932 | input_line_pointer = save_in; | |
4933 | inst.error = _("invalid FPA immediate expression"); | |
4934 | return FAIL; | |
b99bd4ef NC |
4935 | } |
4936 | ||
136da414 JB |
4937 | /* Returns 1 if a number has "quarter-precision" float format |
4938 | 0baBbbbbbc defgh000 00000000 00000000. */ | |
4939 | ||
4940 | static int | |
4941 | is_quarter_float (unsigned imm) | |
4942 | { | |
4943 | int bs = (imm & 0x20000000) ? 0x3e000000 : 0x40000000; | |
4944 | return (imm & 0x7ffff) == 0 && ((imm & 0x7e000000) ^ bs) == 0; | |
4945 | } | |
4946 | ||
aacf0b33 KT |
4947 | |
4948 | /* Detect the presence of a floating point or integer zero constant, | |
4949 | i.e. #0.0 or #0. */ | |
4950 | ||
4951 | static bfd_boolean | |
4952 | parse_ifimm_zero (char **in) | |
4953 | { | |
4954 | int error_code; | |
4955 | ||
4956 | if (!is_immediate_prefix (**in)) | |
4957 | return FALSE; | |
4958 | ||
4959 | ++*in; | |
0900a05b JW |
4960 | |
4961 | /* Accept #0x0 as a synonym for #0. */ | |
4962 | if (strncmp (*in, "0x", 2) == 0) | |
4963 | { | |
4964 | int val; | |
4965 | if (parse_immediate (in, &val, 0, 0, TRUE) == FAIL) | |
4966 | return FALSE; | |
4967 | return TRUE; | |
4968 | } | |
4969 | ||
aacf0b33 KT |
4970 | error_code = atof_generic (in, ".", EXP_CHARS, |
4971 | &generic_floating_point_number); | |
4972 | ||
4973 | if (!error_code | |
4974 | && generic_floating_point_number.sign == '+' | |
4975 | && (generic_floating_point_number.low | |
4976 | > generic_floating_point_number.leader)) | |
4977 | return TRUE; | |
4978 | ||
4979 | return FALSE; | |
4980 | } | |
4981 | ||
136da414 JB |
4982 | /* Parse an 8-bit "quarter-precision" floating point number of the form: |
4983 | 0baBbbbbbc defgh000 00000000 00000000. | |
c96612cc JB |
4984 | The zero and minus-zero cases need special handling, since they can't be |
4985 | encoded in the "quarter-precision" float format, but can nonetheless be | |
4986 | loaded as integer constants. */ | |
136da414 JB |
4987 | |
4988 | static unsigned | |
4989 | parse_qfloat_immediate (char **ccp, int *immed) | |
4990 | { | |
4991 | char *str = *ccp; | |
c96612cc | 4992 | char *fpnum; |
136da414 | 4993 | LITTLENUM_TYPE words[MAX_LITTLENUMS]; |
c96612cc | 4994 | int found_fpchar = 0; |
5f4273c7 | 4995 | |
136da414 | 4996 | skip_past_char (&str, '#'); |
5f4273c7 | 4997 | |
c96612cc JB |
4998 | /* We must not accidentally parse an integer as a floating-point number. Make |
4999 | sure that the value we parse is not an integer by checking for special | |
5000 | characters '.' or 'e'. | |
5001 | FIXME: This is a horrible hack, but doing better is tricky because type | |
5002 | information isn't in a very usable state at parse time. */ | |
5003 | fpnum = str; | |
5004 | skip_whitespace (fpnum); | |
5005 | ||
5006 | if (strncmp (fpnum, "0x", 2) == 0) | |
5007 | return FAIL; | |
5008 | else | |
5009 | { | |
5010 | for (; *fpnum != '\0' && *fpnum != ' ' && *fpnum != '\n'; fpnum++) | |
477330fc RM |
5011 | if (*fpnum == '.' || *fpnum == 'e' || *fpnum == 'E') |
5012 | { | |
5013 | found_fpchar = 1; | |
5014 | break; | |
5015 | } | |
c96612cc JB |
5016 | |
5017 | if (!found_fpchar) | |
477330fc | 5018 | return FAIL; |
c96612cc | 5019 | } |
5f4273c7 | 5020 | |
136da414 JB |
5021 | if ((str = atof_ieee (str, 's', words)) != NULL) |
5022 | { | |
5023 | unsigned fpword = 0; | |
5024 | int i; | |
5f4273c7 | 5025 | |
136da414 JB |
5026 | /* Our FP word must be 32 bits (single-precision FP). */ |
5027 | for (i = 0; i < 32 / LITTLENUM_NUMBER_OF_BITS; i++) | |
477330fc RM |
5028 | { |
5029 | fpword <<= LITTLENUM_NUMBER_OF_BITS; | |
5030 | fpword |= words[i]; | |
5031 | } | |
5f4273c7 | 5032 | |
c96612cc | 5033 | if (is_quarter_float (fpword) || (fpword & 0x7fffffff) == 0) |
477330fc | 5034 | *immed = fpword; |
136da414 | 5035 | else |
477330fc | 5036 | return FAIL; |
136da414 JB |
5037 | |
5038 | *ccp = str; | |
5f4273c7 | 5039 | |
136da414 JB |
5040 | return SUCCESS; |
5041 | } | |
5f4273c7 | 5042 | |
136da414 JB |
5043 | return FAIL; |
5044 | } | |
5045 | ||
c19d1205 ZW |
5046 | /* Shift operands. */ |
5047 | enum shift_kind | |
b99bd4ef | 5048 | { |
c19d1205 ZW |
5049 | SHIFT_LSL, SHIFT_LSR, SHIFT_ASR, SHIFT_ROR, SHIFT_RRX |
5050 | }; | |
b99bd4ef | 5051 | |
c19d1205 ZW |
5052 | struct asm_shift_name |
5053 | { | |
5054 | const char *name; | |
5055 | enum shift_kind kind; | |
5056 | }; | |
b99bd4ef | 5057 | |
c19d1205 ZW |
5058 | /* Third argument to parse_shift. */ |
5059 | enum parse_shift_mode | |
5060 | { | |
5061 | NO_SHIFT_RESTRICT, /* Any kind of shift is accepted. */ | |
5062 | SHIFT_IMMEDIATE, /* Shift operand must be an immediate. */ | |
5063 | SHIFT_LSL_OR_ASR_IMMEDIATE, /* Shift must be LSL or ASR immediate. */ | |
5064 | SHIFT_ASR_IMMEDIATE, /* Shift must be ASR immediate. */ | |
5065 | SHIFT_LSL_IMMEDIATE, /* Shift must be LSL immediate. */ | |
5066 | }; | |
b99bd4ef | 5067 | |
c19d1205 ZW |
5068 | /* Parse a <shift> specifier on an ARM data processing instruction. |
5069 | This has three forms: | |
b99bd4ef | 5070 | |
c19d1205 ZW |
5071 | (LSL|LSR|ASL|ASR|ROR) Rs |
5072 | (LSL|LSR|ASL|ASR|ROR) #imm | |
5073 | RRX | |
b99bd4ef | 5074 | |
c19d1205 ZW |
5075 | Note that ASL is assimilated to LSL in the instruction encoding, and |
5076 | RRX to ROR #0 (which cannot be written as such). */ | |
b99bd4ef | 5077 | |
c19d1205 ZW |
5078 | static int |
5079 | parse_shift (char **str, int i, enum parse_shift_mode mode) | |
b99bd4ef | 5080 | { |
c19d1205 ZW |
5081 | const struct asm_shift_name *shift_name; |
5082 | enum shift_kind shift; | |
5083 | char *s = *str; | |
5084 | char *p = s; | |
5085 | int reg; | |
b99bd4ef | 5086 | |
c19d1205 ZW |
5087 | for (p = *str; ISALPHA (*p); p++) |
5088 | ; | |
b99bd4ef | 5089 | |
c19d1205 | 5090 | if (p == *str) |
b99bd4ef | 5091 | { |
c19d1205 ZW |
5092 | inst.error = _("shift expression expected"); |
5093 | return FAIL; | |
b99bd4ef NC |
5094 | } |
5095 | ||
21d799b5 | 5096 | shift_name = (const struct asm_shift_name *) hash_find_n (arm_shift_hsh, *str, |
477330fc | 5097 | p - *str); |
c19d1205 ZW |
5098 | |
5099 | if (shift_name == NULL) | |
b99bd4ef | 5100 | { |
c19d1205 ZW |
5101 | inst.error = _("shift expression expected"); |
5102 | return FAIL; | |
b99bd4ef NC |
5103 | } |
5104 | ||
c19d1205 | 5105 | shift = shift_name->kind; |
b99bd4ef | 5106 | |
c19d1205 ZW |
5107 | switch (mode) |
5108 | { | |
5109 | case NO_SHIFT_RESTRICT: | |
5110 | case SHIFT_IMMEDIATE: break; | |
b99bd4ef | 5111 | |
c19d1205 ZW |
5112 | case SHIFT_LSL_OR_ASR_IMMEDIATE: |
5113 | if (shift != SHIFT_LSL && shift != SHIFT_ASR) | |
5114 | { | |
5115 | inst.error = _("'LSL' or 'ASR' required"); | |
5116 | return FAIL; | |
5117 | } | |
5118 | break; | |
b99bd4ef | 5119 | |
c19d1205 ZW |
5120 | case SHIFT_LSL_IMMEDIATE: |
5121 | if (shift != SHIFT_LSL) | |
5122 | { | |
5123 | inst.error = _("'LSL' required"); | |
5124 | return FAIL; | |
5125 | } | |
5126 | break; | |
b99bd4ef | 5127 | |
c19d1205 ZW |
5128 | case SHIFT_ASR_IMMEDIATE: |
5129 | if (shift != SHIFT_ASR) | |
5130 | { | |
5131 | inst.error = _("'ASR' required"); | |
5132 | return FAIL; | |
5133 | } | |
5134 | break; | |
b99bd4ef | 5135 | |
c19d1205 ZW |
5136 | default: abort (); |
5137 | } | |
b99bd4ef | 5138 | |
c19d1205 ZW |
5139 | if (shift != SHIFT_RRX) |
5140 | { | |
5141 | /* Whitespace can appear here if the next thing is a bare digit. */ | |
5142 | skip_whitespace (p); | |
b99bd4ef | 5143 | |
c19d1205 | 5144 | if (mode == NO_SHIFT_RESTRICT |
dcbf9037 | 5145 | && (reg = arm_reg_parse (&p, REG_TYPE_RN)) != FAIL) |
c19d1205 ZW |
5146 | { |
5147 | inst.operands[i].imm = reg; | |
5148 | inst.operands[i].immisreg = 1; | |
5149 | } | |
5150 | else if (my_get_expression (&inst.reloc.exp, &p, GE_IMM_PREFIX)) | |
5151 | return FAIL; | |
5152 | } | |
5153 | inst.operands[i].shift_kind = shift; | |
5154 | inst.operands[i].shifted = 1; | |
5155 | *str = p; | |
5156 | return SUCCESS; | |
b99bd4ef NC |
5157 | } |
5158 | ||
c19d1205 | 5159 | /* Parse a <shifter_operand> for an ARM data processing instruction: |
b99bd4ef | 5160 | |
c19d1205 ZW |
5161 | #<immediate> |
5162 | #<immediate>, <rotate> | |
5163 | <Rm> | |
5164 | <Rm>, <shift> | |
b99bd4ef | 5165 | |
c19d1205 ZW |
5166 | where <shift> is defined by parse_shift above, and <rotate> is a |
5167 | multiple of 2 between 0 and 30. Validation of immediate operands | |
55cf6793 | 5168 | is deferred to md_apply_fix. */ |
b99bd4ef | 5169 | |
c19d1205 ZW |
5170 | static int |
5171 | parse_shifter_operand (char **str, int i) | |
5172 | { | |
5173 | int value; | |
91d6fa6a | 5174 | expressionS exp; |
b99bd4ef | 5175 | |
dcbf9037 | 5176 | if ((value = arm_reg_parse (str, REG_TYPE_RN)) != FAIL) |
c19d1205 ZW |
5177 | { |
5178 | inst.operands[i].reg = value; | |
5179 | inst.operands[i].isreg = 1; | |
b99bd4ef | 5180 | |
c19d1205 ZW |
5181 | /* parse_shift will override this if appropriate */ |
5182 | inst.reloc.exp.X_op = O_constant; | |
5183 | inst.reloc.exp.X_add_number = 0; | |
b99bd4ef | 5184 | |
c19d1205 ZW |
5185 | if (skip_past_comma (str) == FAIL) |
5186 | return SUCCESS; | |
b99bd4ef | 5187 | |
c19d1205 ZW |
5188 | /* Shift operation on register. */ |
5189 | return parse_shift (str, i, NO_SHIFT_RESTRICT); | |
b99bd4ef NC |
5190 | } |
5191 | ||
c19d1205 ZW |
5192 | if (my_get_expression (&inst.reloc.exp, str, GE_IMM_PREFIX)) |
5193 | return FAIL; | |
b99bd4ef | 5194 | |
c19d1205 | 5195 | if (skip_past_comma (str) == SUCCESS) |
b99bd4ef | 5196 | { |
c19d1205 | 5197 | /* #x, y -- ie explicit rotation by Y. */ |
91d6fa6a | 5198 | if (my_get_expression (&exp, str, GE_NO_PREFIX)) |
c19d1205 | 5199 | return FAIL; |
b99bd4ef | 5200 | |
91d6fa6a | 5201 | if (exp.X_op != O_constant || inst.reloc.exp.X_op != O_constant) |
c19d1205 ZW |
5202 | { |
5203 | inst.error = _("constant expression expected"); | |
5204 | return FAIL; | |
5205 | } | |
b99bd4ef | 5206 | |
91d6fa6a | 5207 | value = exp.X_add_number; |
c19d1205 ZW |
5208 | if (value < 0 || value > 30 || value % 2 != 0) |
5209 | { | |
5210 | inst.error = _("invalid rotation"); | |
5211 | return FAIL; | |
5212 | } | |
5213 | if (inst.reloc.exp.X_add_number < 0 || inst.reloc.exp.X_add_number > 255) | |
5214 | { | |
5215 | inst.error = _("invalid constant"); | |
5216 | return FAIL; | |
5217 | } | |
09d92015 | 5218 | |
a415b1cd JB |
5219 | /* Encode as specified. */ |
5220 | inst.operands[i].imm = inst.reloc.exp.X_add_number | value << 7; | |
5221 | return SUCCESS; | |
09d92015 MM |
5222 | } |
5223 | ||
c19d1205 ZW |
5224 | inst.reloc.type = BFD_RELOC_ARM_IMMEDIATE; |
5225 | inst.reloc.pc_rel = 0; | |
5226 | return SUCCESS; | |
09d92015 MM |
5227 | } |
5228 | ||
4962c51a MS |
5229 | /* Group relocation information. Each entry in the table contains the |
5230 | textual name of the relocation as may appear in assembler source | |
5231 | and must end with a colon. | |
5232 | Along with this textual name are the relocation codes to be used if | |
5233 | the corresponding instruction is an ALU instruction (ADD or SUB only), | |
5234 | an LDR, an LDRS, or an LDC. */ | |
5235 | ||
5236 | struct group_reloc_table_entry | |
5237 | { | |
5238 | const char *name; | |
5239 | int alu_code; | |
5240 | int ldr_code; | |
5241 | int ldrs_code; | |
5242 | int ldc_code; | |
5243 | }; | |
5244 | ||
5245 | typedef enum | |
5246 | { | |
5247 | /* Varieties of non-ALU group relocation. */ | |
5248 | ||
5249 | GROUP_LDR, | |
5250 | GROUP_LDRS, | |
5251 | GROUP_LDC | |
5252 | } group_reloc_type; | |
5253 | ||
5254 | static struct group_reloc_table_entry group_reloc_table[] = | |
5255 | { /* Program counter relative: */ | |
5256 | { "pc_g0_nc", | |
5257 | BFD_RELOC_ARM_ALU_PC_G0_NC, /* ALU */ | |
5258 | 0, /* LDR */ | |
5259 | 0, /* LDRS */ | |
5260 | 0 }, /* LDC */ | |
5261 | { "pc_g0", | |
5262 | BFD_RELOC_ARM_ALU_PC_G0, /* ALU */ | |
5263 | BFD_RELOC_ARM_LDR_PC_G0, /* LDR */ | |
5264 | BFD_RELOC_ARM_LDRS_PC_G0, /* LDRS */ | |
5265 | BFD_RELOC_ARM_LDC_PC_G0 }, /* LDC */ | |
5266 | { "pc_g1_nc", | |
5267 | BFD_RELOC_ARM_ALU_PC_G1_NC, /* ALU */ | |
5268 | 0, /* LDR */ | |
5269 | 0, /* LDRS */ | |
5270 | 0 }, /* LDC */ | |
5271 | { "pc_g1", | |
5272 | BFD_RELOC_ARM_ALU_PC_G1, /* ALU */ | |
5273 | BFD_RELOC_ARM_LDR_PC_G1, /* LDR */ | |
5274 | BFD_RELOC_ARM_LDRS_PC_G1, /* LDRS */ | |
5275 | BFD_RELOC_ARM_LDC_PC_G1 }, /* LDC */ | |
5276 | { "pc_g2", | |
5277 | BFD_RELOC_ARM_ALU_PC_G2, /* ALU */ | |
5278 | BFD_RELOC_ARM_LDR_PC_G2, /* LDR */ | |
5279 | BFD_RELOC_ARM_LDRS_PC_G2, /* LDRS */ | |
5280 | BFD_RELOC_ARM_LDC_PC_G2 }, /* LDC */ | |
5281 | /* Section base relative */ | |
5282 | { "sb_g0_nc", | |
5283 | BFD_RELOC_ARM_ALU_SB_G0_NC, /* ALU */ | |
5284 | 0, /* LDR */ | |
5285 | 0, /* LDRS */ | |
5286 | 0 }, /* LDC */ | |
5287 | { "sb_g0", | |
5288 | BFD_RELOC_ARM_ALU_SB_G0, /* ALU */ | |
5289 | BFD_RELOC_ARM_LDR_SB_G0, /* LDR */ | |
5290 | BFD_RELOC_ARM_LDRS_SB_G0, /* LDRS */ | |
5291 | BFD_RELOC_ARM_LDC_SB_G0 }, /* LDC */ | |
5292 | { "sb_g1_nc", | |
5293 | BFD_RELOC_ARM_ALU_SB_G1_NC, /* ALU */ | |
5294 | 0, /* LDR */ | |
5295 | 0, /* LDRS */ | |
5296 | 0 }, /* LDC */ | |
5297 | { "sb_g1", | |
5298 | BFD_RELOC_ARM_ALU_SB_G1, /* ALU */ | |
5299 | BFD_RELOC_ARM_LDR_SB_G1, /* LDR */ | |
5300 | BFD_RELOC_ARM_LDRS_SB_G1, /* LDRS */ | |
5301 | BFD_RELOC_ARM_LDC_SB_G1 }, /* LDC */ | |
5302 | { "sb_g2", | |
5303 | BFD_RELOC_ARM_ALU_SB_G2, /* ALU */ | |
5304 | BFD_RELOC_ARM_LDR_SB_G2, /* LDR */ | |
5305 | BFD_RELOC_ARM_LDRS_SB_G2, /* LDRS */ | |
5306 | BFD_RELOC_ARM_LDC_SB_G2 } }; /* LDC */ | |
5307 | ||
5308 | /* Given the address of a pointer pointing to the textual name of a group | |
5309 | relocation as may appear in assembler source, attempt to find its details | |
5310 | in group_reloc_table. The pointer will be updated to the character after | |
5311 | the trailing colon. On failure, FAIL will be returned; SUCCESS | |
5312 | otherwise. On success, *entry will be updated to point at the relevant | |
5313 | group_reloc_table entry. */ | |
5314 | ||
5315 | static int | |
5316 | find_group_reloc_table_entry (char **str, struct group_reloc_table_entry **out) | |
5317 | { | |
5318 | unsigned int i; | |
5319 | for (i = 0; i < ARRAY_SIZE (group_reloc_table); i++) | |
5320 | { | |
5321 | int length = strlen (group_reloc_table[i].name); | |
5322 | ||
5f4273c7 NC |
5323 | if (strncasecmp (group_reloc_table[i].name, *str, length) == 0 |
5324 | && (*str)[length] == ':') | |
477330fc RM |
5325 | { |
5326 | *out = &group_reloc_table[i]; | |
5327 | *str += (length + 1); | |
5328 | return SUCCESS; | |
5329 | } | |
4962c51a MS |
5330 | } |
5331 | ||
5332 | return FAIL; | |
5333 | } | |
5334 | ||
5335 | /* Parse a <shifter_operand> for an ARM data processing instruction | |
5336 | (as for parse_shifter_operand) where group relocations are allowed: | |
5337 | ||
5338 | #<immediate> | |
5339 | #<immediate>, <rotate> | |
5340 | #:<group_reloc>:<expression> | |
5341 | <Rm> | |
5342 | <Rm>, <shift> | |
5343 | ||
5344 | where <group_reloc> is one of the strings defined in group_reloc_table. | |
5345 | The hashes are optional. | |
5346 | ||
5347 | Everything else is as for parse_shifter_operand. */ | |
5348 | ||
5349 | static parse_operand_result | |
5350 | parse_shifter_operand_group_reloc (char **str, int i) | |
5351 | { | |
5352 | /* Determine if we have the sequence of characters #: or just : | |
5353 | coming next. If we do, then we check for a group relocation. | |
5354 | If we don't, punt the whole lot to parse_shifter_operand. */ | |
5355 | ||
5356 | if (((*str)[0] == '#' && (*str)[1] == ':') | |
5357 | || (*str)[0] == ':') | |
5358 | { | |
5359 | struct group_reloc_table_entry *entry; | |
5360 | ||
5361 | if ((*str)[0] == '#') | |
477330fc | 5362 | (*str) += 2; |
4962c51a | 5363 | else |
477330fc | 5364 | (*str)++; |
4962c51a MS |
5365 | |
5366 | /* Try to parse a group relocation. Anything else is an error. */ | |
5367 | if (find_group_reloc_table_entry (str, &entry) == FAIL) | |
477330fc RM |
5368 | { |
5369 | inst.error = _("unknown group relocation"); | |
5370 | return PARSE_OPERAND_FAIL_NO_BACKTRACK; | |
5371 | } | |
4962c51a MS |
5372 | |
5373 | /* We now have the group relocation table entry corresponding to | |
477330fc | 5374 | the name in the assembler source. Next, we parse the expression. */ |
4962c51a | 5375 | if (my_get_expression (&inst.reloc.exp, str, GE_NO_PREFIX)) |
477330fc | 5376 | return PARSE_OPERAND_FAIL_NO_BACKTRACK; |
4962c51a MS |
5377 | |
5378 | /* Record the relocation type (always the ALU variant here). */ | |
21d799b5 | 5379 | inst.reloc.type = (bfd_reloc_code_real_type) entry->alu_code; |
9c2799c2 | 5380 | gas_assert (inst.reloc.type != 0); |
4962c51a MS |
5381 | |
5382 | return PARSE_OPERAND_SUCCESS; | |
5383 | } | |
5384 | else | |
5385 | return parse_shifter_operand (str, i) == SUCCESS | |
477330fc | 5386 | ? PARSE_OPERAND_SUCCESS : PARSE_OPERAND_FAIL; |
4962c51a MS |
5387 | |
5388 | /* Never reached. */ | |
5389 | } | |
5390 | ||
8e560766 MGD |
5391 | /* Parse a Neon alignment expression. Information is written to |
5392 | inst.operands[i]. We assume the initial ':' has been skipped. | |
fa94de6b | 5393 | |
8e560766 MGD |
5394 | align .imm = align << 8, .immisalign=1, .preind=0 */ |
5395 | static parse_operand_result | |
5396 | parse_neon_alignment (char **str, int i) | |
5397 | { | |
5398 | char *p = *str; | |
5399 | expressionS exp; | |
5400 | ||
5401 | my_get_expression (&exp, &p, GE_NO_PREFIX); | |
5402 | ||
5403 | if (exp.X_op != O_constant) | |
5404 | { | |
5405 | inst.error = _("alignment must be constant"); | |
5406 | return PARSE_OPERAND_FAIL; | |
5407 | } | |
5408 | ||
5409 | inst.operands[i].imm = exp.X_add_number << 8; | |
5410 | inst.operands[i].immisalign = 1; | |
5411 | /* Alignments are not pre-indexes. */ | |
5412 | inst.operands[i].preind = 0; | |
5413 | ||
5414 | *str = p; | |
5415 | return PARSE_OPERAND_SUCCESS; | |
5416 | } | |
5417 | ||
c19d1205 ZW |
5418 | /* Parse all forms of an ARM address expression. Information is written |
5419 | to inst.operands[i] and/or inst.reloc. | |
09d92015 | 5420 | |
c19d1205 | 5421 | Preindexed addressing (.preind=1): |
09d92015 | 5422 | |
c19d1205 ZW |
5423 | [Rn, #offset] .reg=Rn .reloc.exp=offset |
5424 | [Rn, +/-Rm] .reg=Rn .imm=Rm .immisreg=1 .negative=0/1 | |
5425 | [Rn, +/-Rm, shift] .reg=Rn .imm=Rm .immisreg=1 .negative=0/1 | |
5426 | .shift_kind=shift .reloc.exp=shift_imm | |
09d92015 | 5427 | |
c19d1205 | 5428 | These three may have a trailing ! which causes .writeback to be set also. |
09d92015 | 5429 | |
c19d1205 | 5430 | Postindexed addressing (.postind=1, .writeback=1): |
09d92015 | 5431 | |
c19d1205 ZW |
5432 | [Rn], #offset .reg=Rn .reloc.exp=offset |
5433 | [Rn], +/-Rm .reg=Rn .imm=Rm .immisreg=1 .negative=0/1 | |
5434 | [Rn], +/-Rm, shift .reg=Rn .imm=Rm .immisreg=1 .negative=0/1 | |
5435 | .shift_kind=shift .reloc.exp=shift_imm | |
09d92015 | 5436 | |
c19d1205 | 5437 | Unindexed addressing (.preind=0, .postind=0): |
09d92015 | 5438 | |
c19d1205 | 5439 | [Rn], {option} .reg=Rn .imm=option .immisreg=0 |
09d92015 | 5440 | |
c19d1205 | 5441 | Other: |
09d92015 | 5442 | |
c19d1205 ZW |
5443 | [Rn]{!} shorthand for [Rn,#0]{!} |
5444 | =immediate .isreg=0 .reloc.exp=immediate | |
5445 | label .reg=PC .reloc.pc_rel=1 .reloc.exp=label | |
09d92015 | 5446 | |
c19d1205 ZW |
5447 | It is the caller's responsibility to check for addressing modes not |
5448 | supported by the instruction, and to set inst.reloc.type. */ | |
5449 | ||
4962c51a MS |
5450 | static parse_operand_result |
5451 | parse_address_main (char **str, int i, int group_relocations, | |
477330fc | 5452 | group_reloc_type group_type) |
09d92015 | 5453 | { |
c19d1205 ZW |
5454 | char *p = *str; |
5455 | int reg; | |
09d92015 | 5456 | |
c19d1205 | 5457 | if (skip_past_char (&p, '[') == FAIL) |
09d92015 | 5458 | { |
c19d1205 ZW |
5459 | if (skip_past_char (&p, '=') == FAIL) |
5460 | { | |
974da60d | 5461 | /* Bare address - translate to PC-relative offset. */ |
c19d1205 ZW |
5462 | inst.reloc.pc_rel = 1; |
5463 | inst.operands[i].reg = REG_PC; | |
5464 | inst.operands[i].isreg = 1; | |
5465 | inst.operands[i].preind = 1; | |
09d92015 | 5466 | |
8335d6aa JW |
5467 | if (my_get_expression (&inst.reloc.exp, &p, GE_OPT_PREFIX_BIG)) |
5468 | return PARSE_OPERAND_FAIL; | |
5469 | } | |
5470 | else if (parse_big_immediate (&p, i, &inst.reloc.exp, | |
5471 | /*allow_symbol_p=*/TRUE)) | |
4962c51a | 5472 | return PARSE_OPERAND_FAIL; |
09d92015 | 5473 | |
c19d1205 | 5474 | *str = p; |
4962c51a | 5475 | return PARSE_OPERAND_SUCCESS; |
09d92015 MM |
5476 | } |
5477 | ||
8ab8155f NC |
5478 | /* PR gas/14887: Allow for whitespace after the opening bracket. */ |
5479 | skip_whitespace (p); | |
5480 | ||
dcbf9037 | 5481 | if ((reg = arm_reg_parse (&p, REG_TYPE_RN)) == FAIL) |
09d92015 | 5482 | { |
c19d1205 | 5483 | inst.error = _(reg_expected_msgs[REG_TYPE_RN]); |
4962c51a | 5484 | return PARSE_OPERAND_FAIL; |
09d92015 | 5485 | } |
c19d1205 ZW |
5486 | inst.operands[i].reg = reg; |
5487 | inst.operands[i].isreg = 1; | |
09d92015 | 5488 | |
c19d1205 | 5489 | if (skip_past_comma (&p) == SUCCESS) |
09d92015 | 5490 | { |
c19d1205 | 5491 | inst.operands[i].preind = 1; |
09d92015 | 5492 | |
c19d1205 ZW |
5493 | if (*p == '+') p++; |
5494 | else if (*p == '-') p++, inst.operands[i].negative = 1; | |
5495 | ||
dcbf9037 | 5496 | if ((reg = arm_reg_parse (&p, REG_TYPE_RN)) != FAIL) |
09d92015 | 5497 | { |
c19d1205 ZW |
5498 | inst.operands[i].imm = reg; |
5499 | inst.operands[i].immisreg = 1; | |
5500 | ||
5501 | if (skip_past_comma (&p) == SUCCESS) | |
5502 | if (parse_shift (&p, i, SHIFT_IMMEDIATE) == FAIL) | |
4962c51a | 5503 | return PARSE_OPERAND_FAIL; |
c19d1205 | 5504 | } |
5287ad62 | 5505 | else if (skip_past_char (&p, ':') == SUCCESS) |
8e560766 MGD |
5506 | { |
5507 | /* FIXME: '@' should be used here, but it's filtered out by generic | |
5508 | code before we get to see it here. This may be subject to | |
5509 | change. */ | |
5510 | parse_operand_result result = parse_neon_alignment (&p, i); | |
fa94de6b | 5511 | |
8e560766 MGD |
5512 | if (result != PARSE_OPERAND_SUCCESS) |
5513 | return result; | |
5514 | } | |
c19d1205 ZW |
5515 | else |
5516 | { | |
5517 | if (inst.operands[i].negative) | |
5518 | { | |
5519 | inst.operands[i].negative = 0; | |
5520 | p--; | |
5521 | } | |
4962c51a | 5522 | |
5f4273c7 NC |
5523 | if (group_relocations |
5524 | && ((*p == '#' && *(p + 1) == ':') || *p == ':')) | |
4962c51a MS |
5525 | { |
5526 | struct group_reloc_table_entry *entry; | |
5527 | ||
477330fc RM |
5528 | /* Skip over the #: or : sequence. */ |
5529 | if (*p == '#') | |
5530 | p += 2; | |
5531 | else | |
5532 | p++; | |
4962c51a MS |
5533 | |
5534 | /* Try to parse a group relocation. Anything else is an | |
477330fc | 5535 | error. */ |
4962c51a MS |
5536 | if (find_group_reloc_table_entry (&p, &entry) == FAIL) |
5537 | { | |
5538 | inst.error = _("unknown group relocation"); | |
5539 | return PARSE_OPERAND_FAIL_NO_BACKTRACK; | |
5540 | } | |
5541 | ||
5542 | /* We now have the group relocation table entry corresponding to | |
5543 | the name in the assembler source. Next, we parse the | |
477330fc | 5544 | expression. */ |
4962c51a MS |
5545 | if (my_get_expression (&inst.reloc.exp, &p, GE_NO_PREFIX)) |
5546 | return PARSE_OPERAND_FAIL_NO_BACKTRACK; | |
5547 | ||
5548 | /* Record the relocation type. */ | |
477330fc RM |
5549 | switch (group_type) |
5550 | { | |
5551 | case GROUP_LDR: | |
5552 | inst.reloc.type = (bfd_reloc_code_real_type) entry->ldr_code; | |
5553 | break; | |
4962c51a | 5554 | |
477330fc RM |
5555 | case GROUP_LDRS: |
5556 | inst.reloc.type = (bfd_reloc_code_real_type) entry->ldrs_code; | |
5557 | break; | |
4962c51a | 5558 | |
477330fc RM |
5559 | case GROUP_LDC: |
5560 | inst.reloc.type = (bfd_reloc_code_real_type) entry->ldc_code; | |
5561 | break; | |
4962c51a | 5562 | |
477330fc RM |
5563 | default: |
5564 | gas_assert (0); | |
5565 | } | |
4962c51a | 5566 | |
477330fc | 5567 | if (inst.reloc.type == 0) |
4962c51a MS |
5568 | { |
5569 | inst.error = _("this group relocation is not allowed on this instruction"); | |
5570 | return PARSE_OPERAND_FAIL_NO_BACKTRACK; | |
5571 | } | |
477330fc RM |
5572 | } |
5573 | else | |
26d97720 NS |
5574 | { |
5575 | char *q = p; | |
5576 | if (my_get_expression (&inst.reloc.exp, &p, GE_IMM_PREFIX)) | |
5577 | return PARSE_OPERAND_FAIL; | |
5578 | /* If the offset is 0, find out if it's a +0 or -0. */ | |
5579 | if (inst.reloc.exp.X_op == O_constant | |
5580 | && inst.reloc.exp.X_add_number == 0) | |
5581 | { | |
5582 | skip_whitespace (q); | |
5583 | if (*q == '#') | |
5584 | { | |
5585 | q++; | |
5586 | skip_whitespace (q); | |
5587 | } | |
5588 | if (*q == '-') | |
5589 | inst.operands[i].negative = 1; | |
5590 | } | |
5591 | } | |
09d92015 MM |
5592 | } |
5593 | } | |
8e560766 MGD |
5594 | else if (skip_past_char (&p, ':') == SUCCESS) |
5595 | { | |
5596 | /* FIXME: '@' should be used here, but it's filtered out by generic code | |
5597 | before we get to see it here. This may be subject to change. */ | |
5598 | parse_operand_result result = parse_neon_alignment (&p, i); | |
fa94de6b | 5599 | |
8e560766 MGD |
5600 | if (result != PARSE_OPERAND_SUCCESS) |
5601 | return result; | |
5602 | } | |
09d92015 | 5603 | |
c19d1205 | 5604 | if (skip_past_char (&p, ']') == FAIL) |
09d92015 | 5605 | { |
c19d1205 | 5606 | inst.error = _("']' expected"); |
4962c51a | 5607 | return PARSE_OPERAND_FAIL; |
09d92015 MM |
5608 | } |
5609 | ||
c19d1205 ZW |
5610 | if (skip_past_char (&p, '!') == SUCCESS) |
5611 | inst.operands[i].writeback = 1; | |
09d92015 | 5612 | |
c19d1205 | 5613 | else if (skip_past_comma (&p) == SUCCESS) |
09d92015 | 5614 | { |
c19d1205 ZW |
5615 | if (skip_past_char (&p, '{') == SUCCESS) |
5616 | { | |
5617 | /* [Rn], {expr} - unindexed, with option */ | |
5618 | if (parse_immediate (&p, &inst.operands[i].imm, | |
ca3f61f7 | 5619 | 0, 255, TRUE) == FAIL) |
4962c51a | 5620 | return PARSE_OPERAND_FAIL; |
09d92015 | 5621 | |
c19d1205 ZW |
5622 | if (skip_past_char (&p, '}') == FAIL) |
5623 | { | |
5624 | inst.error = _("'}' expected at end of 'option' field"); | |
4962c51a | 5625 | return PARSE_OPERAND_FAIL; |
c19d1205 ZW |
5626 | } |
5627 | if (inst.operands[i].preind) | |
5628 | { | |
5629 | inst.error = _("cannot combine index with option"); | |
4962c51a | 5630 | return PARSE_OPERAND_FAIL; |
c19d1205 ZW |
5631 | } |
5632 | *str = p; | |
4962c51a | 5633 | return PARSE_OPERAND_SUCCESS; |
09d92015 | 5634 | } |
c19d1205 ZW |
5635 | else |
5636 | { | |
5637 | inst.operands[i].postind = 1; | |
5638 | inst.operands[i].writeback = 1; | |
09d92015 | 5639 | |
c19d1205 ZW |
5640 | if (inst.operands[i].preind) |
5641 | { | |
5642 | inst.error = _("cannot combine pre- and post-indexing"); | |
4962c51a | 5643 | return PARSE_OPERAND_FAIL; |
c19d1205 | 5644 | } |
09d92015 | 5645 | |
c19d1205 ZW |
5646 | if (*p == '+') p++; |
5647 | else if (*p == '-') p++, inst.operands[i].negative = 1; | |
a737bd4d | 5648 | |
dcbf9037 | 5649 | if ((reg = arm_reg_parse (&p, REG_TYPE_RN)) != FAIL) |
c19d1205 | 5650 | { |
477330fc RM |
5651 | /* We might be using the immediate for alignment already. If we |
5652 | are, OR the register number into the low-order bits. */ | |
5653 | if (inst.operands[i].immisalign) | |
5654 | inst.operands[i].imm |= reg; | |
5655 | else | |
5656 | inst.operands[i].imm = reg; | |
c19d1205 | 5657 | inst.operands[i].immisreg = 1; |
a737bd4d | 5658 | |
c19d1205 ZW |
5659 | if (skip_past_comma (&p) == SUCCESS) |
5660 | if (parse_shift (&p, i, SHIFT_IMMEDIATE) == FAIL) | |
4962c51a | 5661 | return PARSE_OPERAND_FAIL; |
c19d1205 ZW |
5662 | } |
5663 | else | |
5664 | { | |
26d97720 | 5665 | char *q = p; |
c19d1205 ZW |
5666 | if (inst.operands[i].negative) |
5667 | { | |
5668 | inst.operands[i].negative = 0; | |
5669 | p--; | |
5670 | } | |
5671 | if (my_get_expression (&inst.reloc.exp, &p, GE_IMM_PREFIX)) | |
4962c51a | 5672 | return PARSE_OPERAND_FAIL; |
26d97720 NS |
5673 | /* If the offset is 0, find out if it's a +0 or -0. */ |
5674 | if (inst.reloc.exp.X_op == O_constant | |
5675 | && inst.reloc.exp.X_add_number == 0) | |
5676 | { | |
5677 | skip_whitespace (q); | |
5678 | if (*q == '#') | |
5679 | { | |
5680 | q++; | |
5681 | skip_whitespace (q); | |
5682 | } | |
5683 | if (*q == '-') | |
5684 | inst.operands[i].negative = 1; | |
5685 | } | |
c19d1205 ZW |
5686 | } |
5687 | } | |
a737bd4d NC |
5688 | } |
5689 | ||
c19d1205 ZW |
5690 | /* If at this point neither .preind nor .postind is set, we have a |
5691 | bare [Rn]{!}, which is shorthand for [Rn,#0]{!}. */ | |
5692 | if (inst.operands[i].preind == 0 && inst.operands[i].postind == 0) | |
5693 | { | |
5694 | inst.operands[i].preind = 1; | |
5695 | inst.reloc.exp.X_op = O_constant; | |
5696 | inst.reloc.exp.X_add_number = 0; | |
5697 | } | |
5698 | *str = p; | |
4962c51a MS |
5699 | return PARSE_OPERAND_SUCCESS; |
5700 | } | |
5701 | ||
5702 | static int | |
5703 | parse_address (char **str, int i) | |
5704 | { | |
21d799b5 | 5705 | return parse_address_main (str, i, 0, GROUP_LDR) == PARSE_OPERAND_SUCCESS |
477330fc | 5706 | ? SUCCESS : FAIL; |
4962c51a MS |
5707 | } |
5708 | ||
5709 | static parse_operand_result | |
5710 | parse_address_group_reloc (char **str, int i, group_reloc_type type) | |
5711 | { | |
5712 | return parse_address_main (str, i, 1, type); | |
a737bd4d NC |
5713 | } |
5714 | ||
b6895b4f PB |
5715 | /* Parse an operand for a MOVW or MOVT instruction. */ |
5716 | static int | |
5717 | parse_half (char **str) | |
5718 | { | |
5719 | char * p; | |
5f4273c7 | 5720 | |
b6895b4f PB |
5721 | p = *str; |
5722 | skip_past_char (&p, '#'); | |
5f4273c7 | 5723 | if (strncasecmp (p, ":lower16:", 9) == 0) |
b6895b4f PB |
5724 | inst.reloc.type = BFD_RELOC_ARM_MOVW; |
5725 | else if (strncasecmp (p, ":upper16:", 9) == 0) | |
5726 | inst.reloc.type = BFD_RELOC_ARM_MOVT; | |
5727 | ||
5728 | if (inst.reloc.type != BFD_RELOC_UNUSED) | |
5729 | { | |
5730 | p += 9; | |
5f4273c7 | 5731 | skip_whitespace (p); |
b6895b4f PB |
5732 | } |
5733 | ||
5734 | if (my_get_expression (&inst.reloc.exp, &p, GE_NO_PREFIX)) | |
5735 | return FAIL; | |
5736 | ||
5737 | if (inst.reloc.type == BFD_RELOC_UNUSED) | |
5738 | { | |
5739 | if (inst.reloc.exp.X_op != O_constant) | |
5740 | { | |
5741 | inst.error = _("constant expression expected"); | |
5742 | return FAIL; | |
5743 | } | |
5744 | if (inst.reloc.exp.X_add_number < 0 | |
5745 | || inst.reloc.exp.X_add_number > 0xffff) | |
5746 | { | |
5747 | inst.error = _("immediate value out of range"); | |
5748 | return FAIL; | |
5749 | } | |
5750 | } | |
5751 | *str = p; | |
5752 | return SUCCESS; | |
5753 | } | |
5754 | ||
c19d1205 | 5755 | /* Miscellaneous. */ |
a737bd4d | 5756 | |
c19d1205 ZW |
5757 | /* Parse a PSR flag operand. The value returned is FAIL on syntax error, |
5758 | or a bitmask suitable to be or-ed into the ARM msr instruction. */ | |
5759 | static int | |
d2cd1205 | 5760 | parse_psr (char **str, bfd_boolean lhs) |
09d92015 | 5761 | { |
c19d1205 ZW |
5762 | char *p; |
5763 | unsigned long psr_field; | |
62b3e311 PB |
5764 | const struct asm_psr *psr; |
5765 | char *start; | |
d2cd1205 | 5766 | bfd_boolean is_apsr = FALSE; |
ac7f631b | 5767 | bfd_boolean m_profile = ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_m); |
09d92015 | 5768 | |
a4482bb6 NC |
5769 | /* PR gas/12698: If the user has specified -march=all then m_profile will |
5770 | be TRUE, but we want to ignore it in this case as we are building for any | |
5771 | CPU type, including non-m variants. */ | |
5772 | if (selected_cpu.core == arm_arch_any.core) | |
5773 | m_profile = FALSE; | |
5774 | ||
c19d1205 ZW |
5775 | /* CPSR's and SPSR's can now be lowercase. This is just a convenience |
5776 | feature for ease of use and backwards compatibility. */ | |
5777 | p = *str; | |
62b3e311 | 5778 | if (strncasecmp (p, "SPSR", 4) == 0) |
d2cd1205 JB |
5779 | { |
5780 | if (m_profile) | |
5781 | goto unsupported_psr; | |
fa94de6b | 5782 | |
d2cd1205 JB |
5783 | psr_field = SPSR_BIT; |
5784 | } | |
5785 | else if (strncasecmp (p, "CPSR", 4) == 0) | |
5786 | { | |
5787 | if (m_profile) | |
5788 | goto unsupported_psr; | |
5789 | ||
5790 | psr_field = 0; | |
5791 | } | |
5792 | else if (strncasecmp (p, "APSR", 4) == 0) | |
5793 | { | |
5794 | /* APSR[_<bits>] can be used as a synonym for CPSR[_<flags>] on ARMv7-A | |
5795 | and ARMv7-R architecture CPUs. */ | |
5796 | is_apsr = TRUE; | |
5797 | psr_field = 0; | |
5798 | } | |
5799 | else if (m_profile) | |
62b3e311 PB |
5800 | { |
5801 | start = p; | |
5802 | do | |
5803 | p++; | |
5804 | while (ISALNUM (*p) || *p == '_'); | |
5805 | ||
d2cd1205 JB |
5806 | if (strncasecmp (start, "iapsr", 5) == 0 |
5807 | || strncasecmp (start, "eapsr", 5) == 0 | |
5808 | || strncasecmp (start, "xpsr", 4) == 0 | |
5809 | || strncasecmp (start, "psr", 3) == 0) | |
5810 | p = start + strcspn (start, "rR") + 1; | |
5811 | ||
21d799b5 | 5812 | psr = (const struct asm_psr *) hash_find_n (arm_v7m_psr_hsh, start, |
477330fc | 5813 | p - start); |
d2cd1205 | 5814 | |
62b3e311 PB |
5815 | if (!psr) |
5816 | return FAIL; | |
09d92015 | 5817 | |
d2cd1205 JB |
5818 | /* If APSR is being written, a bitfield may be specified. Note that |
5819 | APSR itself is handled above. */ | |
5820 | if (psr->field <= 3) | |
5821 | { | |
5822 | psr_field = psr->field; | |
5823 | is_apsr = TRUE; | |
5824 | goto check_suffix; | |
5825 | } | |
5826 | ||
62b3e311 | 5827 | *str = p; |
d2cd1205 JB |
5828 | /* M-profile MSR instructions have the mask field set to "10", except |
5829 | *PSR variants which modify APSR, which may use a different mask (and | |
5830 | have been handled already). Do that by setting the PSR_f field | |
5831 | here. */ | |
5832 | return psr->field | (lhs ? PSR_f : 0); | |
62b3e311 | 5833 | } |
d2cd1205 JB |
5834 | else |
5835 | goto unsupported_psr; | |
09d92015 | 5836 | |
62b3e311 | 5837 | p += 4; |
d2cd1205 | 5838 | check_suffix: |
c19d1205 ZW |
5839 | if (*p == '_') |
5840 | { | |
5841 | /* A suffix follows. */ | |
c19d1205 ZW |
5842 | p++; |
5843 | start = p; | |
a737bd4d | 5844 | |
c19d1205 ZW |
5845 | do |
5846 | p++; | |
5847 | while (ISALNUM (*p) || *p == '_'); | |
a737bd4d | 5848 | |
d2cd1205 JB |
5849 | if (is_apsr) |
5850 | { | |
5851 | /* APSR uses a notation for bits, rather than fields. */ | |
5852 | unsigned int nzcvq_bits = 0; | |
5853 | unsigned int g_bit = 0; | |
5854 | char *bit; | |
fa94de6b | 5855 | |
d2cd1205 JB |
5856 | for (bit = start; bit != p; bit++) |
5857 | { | |
5858 | switch (TOLOWER (*bit)) | |
477330fc | 5859 | { |
d2cd1205 JB |
5860 | case 'n': |
5861 | nzcvq_bits |= (nzcvq_bits & 0x01) ? 0x20 : 0x01; | |
5862 | break; | |
5863 | ||
5864 | case 'z': | |
5865 | nzcvq_bits |= (nzcvq_bits & 0x02) ? 0x20 : 0x02; | |
5866 | break; | |
5867 | ||
5868 | case 'c': | |
5869 | nzcvq_bits |= (nzcvq_bits & 0x04) ? 0x20 : 0x04; | |
5870 | break; | |
5871 | ||
5872 | case 'v': | |
5873 | nzcvq_bits |= (nzcvq_bits & 0x08) ? 0x20 : 0x08; | |
5874 | break; | |
fa94de6b | 5875 | |
d2cd1205 JB |
5876 | case 'q': |
5877 | nzcvq_bits |= (nzcvq_bits & 0x10) ? 0x20 : 0x10; | |
5878 | break; | |
fa94de6b | 5879 | |
d2cd1205 JB |
5880 | case 'g': |
5881 | g_bit |= (g_bit & 0x1) ? 0x2 : 0x1; | |
5882 | break; | |
fa94de6b | 5883 | |
d2cd1205 JB |
5884 | default: |
5885 | inst.error = _("unexpected bit specified after APSR"); | |
5886 | return FAIL; | |
5887 | } | |
5888 | } | |
fa94de6b | 5889 | |
d2cd1205 JB |
5890 | if (nzcvq_bits == 0x1f) |
5891 | psr_field |= PSR_f; | |
fa94de6b | 5892 | |
d2cd1205 JB |
5893 | if (g_bit == 0x1) |
5894 | { | |
5895 | if (!ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v6_dsp)) | |
477330fc | 5896 | { |
d2cd1205 JB |
5897 | inst.error = _("selected processor does not " |
5898 | "support DSP extension"); | |
5899 | return FAIL; | |
5900 | } | |
5901 | ||
5902 | psr_field |= PSR_s; | |
5903 | } | |
fa94de6b | 5904 | |
d2cd1205 JB |
5905 | if ((nzcvq_bits & 0x20) != 0 |
5906 | || (nzcvq_bits != 0x1f && nzcvq_bits != 0) | |
5907 | || (g_bit & 0x2) != 0) | |
5908 | { | |
5909 | inst.error = _("bad bitmask specified after APSR"); | |
5910 | return FAIL; | |
5911 | } | |
5912 | } | |
5913 | else | |
477330fc | 5914 | { |
d2cd1205 | 5915 | psr = (const struct asm_psr *) hash_find_n (arm_psr_hsh, start, |
477330fc | 5916 | p - start); |
d2cd1205 | 5917 | if (!psr) |
477330fc | 5918 | goto error; |
a737bd4d | 5919 | |
d2cd1205 JB |
5920 | psr_field |= psr->field; |
5921 | } | |
a737bd4d | 5922 | } |
c19d1205 | 5923 | else |
a737bd4d | 5924 | { |
c19d1205 ZW |
5925 | if (ISALNUM (*p)) |
5926 | goto error; /* Garbage after "[CS]PSR". */ | |
5927 | ||
d2cd1205 | 5928 | /* Unadorned APSR is equivalent to APSR_nzcvq/CPSR_f (for writes). This |
477330fc | 5929 | is deprecated, but allow it anyway. */ |
d2cd1205 JB |
5930 | if (is_apsr && lhs) |
5931 | { | |
5932 | psr_field |= PSR_f; | |
5933 | as_tsktsk (_("writing to APSR without specifying a bitmask is " | |
5934 | "deprecated")); | |
5935 | } | |
5936 | else if (!m_profile) | |
5937 | /* These bits are never right for M-profile devices: don't set them | |
5938 | (only code paths which read/write APSR reach here). */ | |
5939 | psr_field |= (PSR_c | PSR_f); | |
a737bd4d | 5940 | } |
c19d1205 ZW |
5941 | *str = p; |
5942 | return psr_field; | |
a737bd4d | 5943 | |
d2cd1205 JB |
5944 | unsupported_psr: |
5945 | inst.error = _("selected processor does not support requested special " | |
5946 | "purpose register"); | |
5947 | return FAIL; | |
5948 | ||
c19d1205 ZW |
5949 | error: |
5950 | inst.error = _("flag for {c}psr instruction expected"); | |
5951 | return FAIL; | |
a737bd4d NC |
5952 | } |
5953 | ||
c19d1205 ZW |
5954 | /* Parse the flags argument to CPSI[ED]. Returns FAIL on error, or a |
5955 | value suitable for splatting into the AIF field of the instruction. */ | |
a737bd4d | 5956 | |
c19d1205 ZW |
5957 | static int |
5958 | parse_cps_flags (char **str) | |
a737bd4d | 5959 | { |
c19d1205 ZW |
5960 | int val = 0; |
5961 | int saw_a_flag = 0; | |
5962 | char *s = *str; | |
a737bd4d | 5963 | |
c19d1205 ZW |
5964 | for (;;) |
5965 | switch (*s++) | |
5966 | { | |
5967 | case '\0': case ',': | |
5968 | goto done; | |
a737bd4d | 5969 | |
c19d1205 ZW |
5970 | case 'a': case 'A': saw_a_flag = 1; val |= 0x4; break; |
5971 | case 'i': case 'I': saw_a_flag = 1; val |= 0x2; break; | |
5972 | case 'f': case 'F': saw_a_flag = 1; val |= 0x1; break; | |
a737bd4d | 5973 | |
c19d1205 ZW |
5974 | default: |
5975 | inst.error = _("unrecognized CPS flag"); | |
5976 | return FAIL; | |
5977 | } | |
a737bd4d | 5978 | |
c19d1205 ZW |
5979 | done: |
5980 | if (saw_a_flag == 0) | |
a737bd4d | 5981 | { |
c19d1205 ZW |
5982 | inst.error = _("missing CPS flags"); |
5983 | return FAIL; | |
a737bd4d | 5984 | } |
a737bd4d | 5985 | |
c19d1205 ZW |
5986 | *str = s - 1; |
5987 | return val; | |
a737bd4d NC |
5988 | } |
5989 | ||
c19d1205 ZW |
5990 | /* Parse an endian specifier ("BE" or "LE", case insensitive); |
5991 | returns 0 for big-endian, 1 for little-endian, FAIL for an error. */ | |
a737bd4d NC |
5992 | |
5993 | static int | |
c19d1205 | 5994 | parse_endian_specifier (char **str) |
a737bd4d | 5995 | { |
c19d1205 ZW |
5996 | int little_endian; |
5997 | char *s = *str; | |
a737bd4d | 5998 | |
c19d1205 ZW |
5999 | if (strncasecmp (s, "BE", 2)) |
6000 | little_endian = 0; | |
6001 | else if (strncasecmp (s, "LE", 2)) | |
6002 | little_endian = 1; | |
6003 | else | |
a737bd4d | 6004 | { |
c19d1205 | 6005 | inst.error = _("valid endian specifiers are be or le"); |
a737bd4d NC |
6006 | return FAIL; |
6007 | } | |
6008 | ||
c19d1205 | 6009 | if (ISALNUM (s[2]) || s[2] == '_') |
a737bd4d | 6010 | { |
c19d1205 | 6011 | inst.error = _("valid endian specifiers are be or le"); |
a737bd4d NC |
6012 | return FAIL; |
6013 | } | |
6014 | ||
c19d1205 ZW |
6015 | *str = s + 2; |
6016 | return little_endian; | |
6017 | } | |
a737bd4d | 6018 | |
c19d1205 ZW |
6019 | /* Parse a rotation specifier: ROR #0, #8, #16, #24. *val receives a |
6020 | value suitable for poking into the rotate field of an sxt or sxta | |
6021 | instruction, or FAIL on error. */ | |
6022 | ||
6023 | static int | |
6024 | parse_ror (char **str) | |
6025 | { | |
6026 | int rot; | |
6027 | char *s = *str; | |
6028 | ||
6029 | if (strncasecmp (s, "ROR", 3) == 0) | |
6030 | s += 3; | |
6031 | else | |
a737bd4d | 6032 | { |
c19d1205 | 6033 | inst.error = _("missing rotation field after comma"); |
a737bd4d NC |
6034 | return FAIL; |
6035 | } | |
c19d1205 ZW |
6036 | |
6037 | if (parse_immediate (&s, &rot, 0, 24, FALSE) == FAIL) | |
6038 | return FAIL; | |
6039 | ||
6040 | switch (rot) | |
a737bd4d | 6041 | { |
c19d1205 ZW |
6042 | case 0: *str = s; return 0x0; |
6043 | case 8: *str = s; return 0x1; | |
6044 | case 16: *str = s; return 0x2; | |
6045 | case 24: *str = s; return 0x3; | |
6046 | ||
6047 | default: | |
6048 | inst.error = _("rotation can only be 0, 8, 16, or 24"); | |
a737bd4d NC |
6049 | return FAIL; |
6050 | } | |
c19d1205 | 6051 | } |
a737bd4d | 6052 | |
c19d1205 ZW |
6053 | /* Parse a conditional code (from conds[] below). The value returned is in the |
6054 | range 0 .. 14, or FAIL. */ | |
6055 | static int | |
6056 | parse_cond (char **str) | |
6057 | { | |
c462b453 | 6058 | char *q; |
c19d1205 | 6059 | const struct asm_cond *c; |
c462b453 PB |
6060 | int n; |
6061 | /* Condition codes are always 2 characters, so matching up to | |
6062 | 3 characters is sufficient. */ | |
6063 | char cond[3]; | |
a737bd4d | 6064 | |
c462b453 PB |
6065 | q = *str; |
6066 | n = 0; | |
6067 | while (ISALPHA (*q) && n < 3) | |
6068 | { | |
e07e6e58 | 6069 | cond[n] = TOLOWER (*q); |
c462b453 PB |
6070 | q++; |
6071 | n++; | |
6072 | } | |
a737bd4d | 6073 | |
21d799b5 | 6074 | c = (const struct asm_cond *) hash_find_n (arm_cond_hsh, cond, n); |
c19d1205 | 6075 | if (!c) |
a737bd4d | 6076 | { |
c19d1205 | 6077 | inst.error = _("condition required"); |
a737bd4d NC |
6078 | return FAIL; |
6079 | } | |
6080 | ||
c19d1205 ZW |
6081 | *str = q; |
6082 | return c->value; | |
6083 | } | |
6084 | ||
e797f7e0 MGD |
6085 | /* If the given feature available in the selected CPU, mark it as used. |
6086 | Returns TRUE iff feature is available. */ | |
6087 | static bfd_boolean | |
6088 | mark_feature_used (const arm_feature_set *feature) | |
6089 | { | |
6090 | /* Ensure the option is valid on the current architecture. */ | |
6091 | if (!ARM_CPU_HAS_FEATURE (cpu_variant, *feature)) | |
6092 | return FALSE; | |
6093 | ||
6094 | /* Add the appropriate architecture feature for the barrier option used. | |
6095 | */ | |
6096 | if (thumb_mode) | |
6097 | ARM_MERGE_FEATURE_SETS (thumb_arch_used, thumb_arch_used, *feature); | |
6098 | else | |
6099 | ARM_MERGE_FEATURE_SETS (arm_arch_used, arm_arch_used, *feature); | |
6100 | ||
6101 | return TRUE; | |
6102 | } | |
6103 | ||
62b3e311 PB |
6104 | /* Parse an option for a barrier instruction. Returns the encoding for the |
6105 | option, or FAIL. */ | |
6106 | static int | |
6107 | parse_barrier (char **str) | |
6108 | { | |
6109 | char *p, *q; | |
6110 | const struct asm_barrier_opt *o; | |
6111 | ||
6112 | p = q = *str; | |
6113 | while (ISALPHA (*q)) | |
6114 | q++; | |
6115 | ||
21d799b5 | 6116 | o = (const struct asm_barrier_opt *) hash_find_n (arm_barrier_opt_hsh, p, |
477330fc | 6117 | q - p); |
62b3e311 PB |
6118 | if (!o) |
6119 | return FAIL; | |
6120 | ||
e797f7e0 MGD |
6121 | if (!mark_feature_used (&o->arch)) |
6122 | return FAIL; | |
6123 | ||
62b3e311 PB |
6124 | *str = q; |
6125 | return o->value; | |
6126 | } | |
6127 | ||
92e90b6e PB |
6128 | /* Parse the operands of a table branch instruction. Similar to a memory |
6129 | operand. */ | |
6130 | static int | |
6131 | parse_tb (char **str) | |
6132 | { | |
6133 | char * p = *str; | |
6134 | int reg; | |
6135 | ||
6136 | if (skip_past_char (&p, '[') == FAIL) | |
ab1eb5fe PB |
6137 | { |
6138 | inst.error = _("'[' expected"); | |
6139 | return FAIL; | |
6140 | } | |
92e90b6e | 6141 | |
dcbf9037 | 6142 | if ((reg = arm_reg_parse (&p, REG_TYPE_RN)) == FAIL) |
92e90b6e PB |
6143 | { |
6144 | inst.error = _(reg_expected_msgs[REG_TYPE_RN]); | |
6145 | return FAIL; | |
6146 | } | |
6147 | inst.operands[0].reg = reg; | |
6148 | ||
6149 | if (skip_past_comma (&p) == FAIL) | |
ab1eb5fe PB |
6150 | { |
6151 | inst.error = _("',' expected"); | |
6152 | return FAIL; | |
6153 | } | |
5f4273c7 | 6154 | |
dcbf9037 | 6155 | if ((reg = arm_reg_parse (&p, REG_TYPE_RN)) == FAIL) |
92e90b6e PB |
6156 | { |
6157 | inst.error = _(reg_expected_msgs[REG_TYPE_RN]); | |
6158 | return FAIL; | |
6159 | } | |
6160 | inst.operands[0].imm = reg; | |
6161 | ||
6162 | if (skip_past_comma (&p) == SUCCESS) | |
6163 | { | |
6164 | if (parse_shift (&p, 0, SHIFT_LSL_IMMEDIATE) == FAIL) | |
6165 | return FAIL; | |
6166 | if (inst.reloc.exp.X_add_number != 1) | |
6167 | { | |
6168 | inst.error = _("invalid shift"); | |
6169 | return FAIL; | |
6170 | } | |
6171 | inst.operands[0].shifted = 1; | |
6172 | } | |
6173 | ||
6174 | if (skip_past_char (&p, ']') == FAIL) | |
6175 | { | |
6176 | inst.error = _("']' expected"); | |
6177 | return FAIL; | |
6178 | } | |
6179 | *str = p; | |
6180 | return SUCCESS; | |
6181 | } | |
6182 | ||
5287ad62 JB |
6183 | /* Parse the operands of a Neon VMOV instruction. See do_neon_mov for more |
6184 | information on the types the operands can take and how they are encoded. | |
037e8744 JB |
6185 | Up to four operands may be read; this function handles setting the |
6186 | ".present" field for each read operand itself. | |
5287ad62 JB |
6187 | Updates STR and WHICH_OPERAND if parsing is successful and returns SUCCESS, |
6188 | else returns FAIL. */ | |
6189 | ||
6190 | static int | |
6191 | parse_neon_mov (char **str, int *which_operand) | |
6192 | { | |
6193 | int i = *which_operand, val; | |
6194 | enum arm_reg_type rtype; | |
6195 | char *ptr = *str; | |
dcbf9037 | 6196 | struct neon_type_el optype; |
5f4273c7 | 6197 | |
dcbf9037 | 6198 | if ((val = parse_scalar (&ptr, 8, &optype)) != FAIL) |
5287ad62 JB |
6199 | { |
6200 | /* Case 4: VMOV<c><q>.<size> <Dn[x]>, <Rd>. */ | |
6201 | inst.operands[i].reg = val; | |
6202 | inst.operands[i].isscalar = 1; | |
dcbf9037 | 6203 | inst.operands[i].vectype = optype; |
5287ad62 JB |
6204 | inst.operands[i++].present = 1; |
6205 | ||
6206 | if (skip_past_comma (&ptr) == FAIL) | |
477330fc | 6207 | goto wanted_comma; |
5f4273c7 | 6208 | |
dcbf9037 | 6209 | if ((val = arm_reg_parse (&ptr, REG_TYPE_RN)) == FAIL) |
477330fc | 6210 | goto wanted_arm; |
5f4273c7 | 6211 | |
5287ad62 JB |
6212 | inst.operands[i].reg = val; |
6213 | inst.operands[i].isreg = 1; | |
6214 | inst.operands[i].present = 1; | |
6215 | } | |
037e8744 | 6216 | else if ((val = arm_typed_reg_parse (&ptr, REG_TYPE_NSDQ, &rtype, &optype)) |
477330fc | 6217 | != FAIL) |
5287ad62 JB |
6218 | { |
6219 | /* Cases 0, 1, 2, 3, 5 (D only). */ | |
6220 | if (skip_past_comma (&ptr) == FAIL) | |
477330fc | 6221 | goto wanted_comma; |
5f4273c7 | 6222 | |
5287ad62 JB |
6223 | inst.operands[i].reg = val; |
6224 | inst.operands[i].isreg = 1; | |
6225 | inst.operands[i].isquad = (rtype == REG_TYPE_NQ); | |
037e8744 JB |
6226 | inst.operands[i].issingle = (rtype == REG_TYPE_VFS); |
6227 | inst.operands[i].isvec = 1; | |
dcbf9037 | 6228 | inst.operands[i].vectype = optype; |
5287ad62 JB |
6229 | inst.operands[i++].present = 1; |
6230 | ||
dcbf9037 | 6231 | if ((val = arm_reg_parse (&ptr, REG_TYPE_RN)) != FAIL) |
477330fc RM |
6232 | { |
6233 | /* Case 5: VMOV<c><q> <Dm>, <Rd>, <Rn>. | |
6234 | Case 13: VMOV <Sd>, <Rm> */ | |
6235 | inst.operands[i].reg = val; | |
6236 | inst.operands[i].isreg = 1; | |
6237 | inst.operands[i].present = 1; | |
6238 | ||
6239 | if (rtype == REG_TYPE_NQ) | |
6240 | { | |
6241 | first_error (_("can't use Neon quad register here")); | |
6242 | return FAIL; | |
6243 | } | |
6244 | else if (rtype != REG_TYPE_VFS) | |
6245 | { | |
6246 | i++; | |
6247 | if (skip_past_comma (&ptr) == FAIL) | |
6248 | goto wanted_comma; | |
6249 | if ((val = arm_reg_parse (&ptr, REG_TYPE_RN)) == FAIL) | |
6250 | goto wanted_arm; | |
6251 | inst.operands[i].reg = val; | |
6252 | inst.operands[i].isreg = 1; | |
6253 | inst.operands[i].present = 1; | |
6254 | } | |
6255 | } | |
037e8744 | 6256 | else if ((val = arm_typed_reg_parse (&ptr, REG_TYPE_NSDQ, &rtype, |
477330fc RM |
6257 | &optype)) != FAIL) |
6258 | { | |
6259 | /* Case 0: VMOV<c><q> <Qd>, <Qm> | |
6260 | Case 1: VMOV<c><q> <Dd>, <Dm> | |
6261 | Case 8: VMOV.F32 <Sd>, <Sm> | |
6262 | Case 15: VMOV <Sd>, <Se>, <Rn>, <Rm> */ | |
6263 | ||
6264 | inst.operands[i].reg = val; | |
6265 | inst.operands[i].isreg = 1; | |
6266 | inst.operands[i].isquad = (rtype == REG_TYPE_NQ); | |
6267 | inst.operands[i].issingle = (rtype == REG_TYPE_VFS); | |
6268 | inst.operands[i].isvec = 1; | |
6269 | inst.operands[i].vectype = optype; | |
6270 | inst.operands[i].present = 1; | |
6271 | ||
6272 | if (skip_past_comma (&ptr) == SUCCESS) | |
6273 | { | |
6274 | /* Case 15. */ | |
6275 | i++; | |
6276 | ||
6277 | if ((val = arm_reg_parse (&ptr, REG_TYPE_RN)) == FAIL) | |
6278 | goto wanted_arm; | |
6279 | ||
6280 | inst.operands[i].reg = val; | |
6281 | inst.operands[i].isreg = 1; | |
6282 | inst.operands[i++].present = 1; | |
6283 | ||
6284 | if (skip_past_comma (&ptr) == FAIL) | |
6285 | goto wanted_comma; | |
6286 | ||
6287 | if ((val = arm_reg_parse (&ptr, REG_TYPE_RN)) == FAIL) | |
6288 | goto wanted_arm; | |
6289 | ||
6290 | inst.operands[i].reg = val; | |
6291 | inst.operands[i].isreg = 1; | |
6292 | inst.operands[i].present = 1; | |
6293 | } | |
6294 | } | |
4641781c | 6295 | else if (parse_qfloat_immediate (&ptr, &inst.operands[i].imm) == SUCCESS) |
477330fc RM |
6296 | /* Case 2: VMOV<c><q>.<dt> <Qd>, #<float-imm> |
6297 | Case 3: VMOV<c><q>.<dt> <Dd>, #<float-imm> | |
6298 | Case 10: VMOV.F32 <Sd>, #<imm> | |
6299 | Case 11: VMOV.F64 <Dd>, #<imm> */ | |
6300 | inst.operands[i].immisfloat = 1; | |
8335d6aa JW |
6301 | else if (parse_big_immediate (&ptr, i, NULL, /*allow_symbol_p=*/FALSE) |
6302 | == SUCCESS) | |
477330fc RM |
6303 | /* Case 2: VMOV<c><q>.<dt> <Qd>, #<imm> |
6304 | Case 3: VMOV<c><q>.<dt> <Dd>, #<imm> */ | |
6305 | ; | |
5287ad62 | 6306 | else |
477330fc RM |
6307 | { |
6308 | first_error (_("expected <Rm> or <Dm> or <Qm> operand")); | |
6309 | return FAIL; | |
6310 | } | |
5287ad62 | 6311 | } |
dcbf9037 | 6312 | else if ((val = arm_reg_parse (&ptr, REG_TYPE_RN)) != FAIL) |
5287ad62 JB |
6313 | { |
6314 | /* Cases 6, 7. */ | |
6315 | inst.operands[i].reg = val; | |
6316 | inst.operands[i].isreg = 1; | |
6317 | inst.operands[i++].present = 1; | |
5f4273c7 | 6318 | |
5287ad62 | 6319 | if (skip_past_comma (&ptr) == FAIL) |
477330fc | 6320 | goto wanted_comma; |
5f4273c7 | 6321 | |
dcbf9037 | 6322 | if ((val = parse_scalar (&ptr, 8, &optype)) != FAIL) |
477330fc RM |
6323 | { |
6324 | /* Case 6: VMOV<c><q>.<dt> <Rd>, <Dn[x]> */ | |
6325 | inst.operands[i].reg = val; | |
6326 | inst.operands[i].isscalar = 1; | |
6327 | inst.operands[i].present = 1; | |
6328 | inst.operands[i].vectype = optype; | |
6329 | } | |
dcbf9037 | 6330 | else if ((val = arm_reg_parse (&ptr, REG_TYPE_RN)) != FAIL) |
477330fc RM |
6331 | { |
6332 | /* Case 7: VMOV<c><q> <Rd>, <Rn>, <Dm> */ | |
6333 | inst.operands[i].reg = val; | |
6334 | inst.operands[i].isreg = 1; | |
6335 | inst.operands[i++].present = 1; | |
6336 | ||
6337 | if (skip_past_comma (&ptr) == FAIL) | |
6338 | goto wanted_comma; | |
6339 | ||
6340 | if ((val = arm_typed_reg_parse (&ptr, REG_TYPE_VFSD, &rtype, &optype)) | |
6341 | == FAIL) | |
6342 | { | |
6343 | first_error (_(reg_expected_msgs[REG_TYPE_VFSD])); | |
6344 | return FAIL; | |
6345 | } | |
6346 | ||
6347 | inst.operands[i].reg = val; | |
6348 | inst.operands[i].isreg = 1; | |
6349 | inst.operands[i].isvec = 1; | |
6350 | inst.operands[i].issingle = (rtype == REG_TYPE_VFS); | |
6351 | inst.operands[i].vectype = optype; | |
6352 | inst.operands[i].present = 1; | |
6353 | ||
6354 | if (rtype == REG_TYPE_VFS) | |
6355 | { | |
6356 | /* Case 14. */ | |
6357 | i++; | |
6358 | if (skip_past_comma (&ptr) == FAIL) | |
6359 | goto wanted_comma; | |
6360 | if ((val = arm_typed_reg_parse (&ptr, REG_TYPE_VFS, NULL, | |
6361 | &optype)) == FAIL) | |
6362 | { | |
6363 | first_error (_(reg_expected_msgs[REG_TYPE_VFS])); | |
6364 | return FAIL; | |
6365 | } | |
6366 | inst.operands[i].reg = val; | |
6367 | inst.operands[i].isreg = 1; | |
6368 | inst.operands[i].isvec = 1; | |
6369 | inst.operands[i].issingle = 1; | |
6370 | inst.operands[i].vectype = optype; | |
6371 | inst.operands[i].present = 1; | |
6372 | } | |
6373 | } | |
037e8744 | 6374 | else if ((val = arm_typed_reg_parse (&ptr, REG_TYPE_VFS, NULL, &optype)) |
477330fc RM |
6375 | != FAIL) |
6376 | { | |
6377 | /* Case 13. */ | |
6378 | inst.operands[i].reg = val; | |
6379 | inst.operands[i].isreg = 1; | |
6380 | inst.operands[i].isvec = 1; | |
6381 | inst.operands[i].issingle = 1; | |
6382 | inst.operands[i].vectype = optype; | |
6383 | inst.operands[i].present = 1; | |
6384 | } | |
5287ad62 JB |
6385 | } |
6386 | else | |
6387 | { | |
dcbf9037 | 6388 | first_error (_("parse error")); |
5287ad62 JB |
6389 | return FAIL; |
6390 | } | |
6391 | ||
6392 | /* Successfully parsed the operands. Update args. */ | |
6393 | *which_operand = i; | |
6394 | *str = ptr; | |
6395 | return SUCCESS; | |
6396 | ||
5f4273c7 | 6397 | wanted_comma: |
dcbf9037 | 6398 | first_error (_("expected comma")); |
5287ad62 | 6399 | return FAIL; |
5f4273c7 NC |
6400 | |
6401 | wanted_arm: | |
dcbf9037 | 6402 | first_error (_(reg_expected_msgs[REG_TYPE_RN])); |
5287ad62 | 6403 | return FAIL; |
5287ad62 JB |
6404 | } |
6405 | ||
5be8be5d DG |
6406 | /* Use this macro when the operand constraints are different |
6407 | for ARM and THUMB (e.g. ldrd). */ | |
6408 | #define MIX_ARM_THUMB_OPERANDS(arm_operand, thumb_operand) \ | |
6409 | ((arm_operand) | ((thumb_operand) << 16)) | |
6410 | ||
c19d1205 ZW |
6411 | /* Matcher codes for parse_operands. */ |
6412 | enum operand_parse_code | |
6413 | { | |
6414 | OP_stop, /* end of line */ | |
6415 | ||
6416 | OP_RR, /* ARM register */ | |
6417 | OP_RRnpc, /* ARM register, not r15 */ | |
5be8be5d | 6418 | OP_RRnpcsp, /* ARM register, neither r15 nor r13 (a.k.a. 'BadReg') */ |
c19d1205 | 6419 | OP_RRnpcb, /* ARM register, not r15, in square brackets */ |
fa94de6b | 6420 | OP_RRnpctw, /* ARM register, not r15 in Thumb-state or with writeback, |
55881a11 | 6421 | optional trailing ! */ |
c19d1205 ZW |
6422 | OP_RRw, /* ARM register, not r15, optional trailing ! */ |
6423 | OP_RCP, /* Coprocessor number */ | |
6424 | OP_RCN, /* Coprocessor register */ | |
6425 | OP_RF, /* FPA register */ | |
6426 | OP_RVS, /* VFP single precision register */ | |
5287ad62 JB |
6427 | OP_RVD, /* VFP double precision register (0..15) */ |
6428 | OP_RND, /* Neon double precision register (0..31) */ | |
6429 | OP_RNQ, /* Neon quad precision register */ | |
037e8744 | 6430 | OP_RVSD, /* VFP single or double precision register */ |
5287ad62 | 6431 | OP_RNDQ, /* Neon double or quad precision register */ |
037e8744 | 6432 | OP_RNSDQ, /* Neon single, double or quad precision register */ |
5287ad62 | 6433 | OP_RNSC, /* Neon scalar D[X] */ |
c19d1205 ZW |
6434 | OP_RVC, /* VFP control register */ |
6435 | OP_RMF, /* Maverick F register */ | |
6436 | OP_RMD, /* Maverick D register */ | |
6437 | OP_RMFX, /* Maverick FX register */ | |
6438 | OP_RMDX, /* Maverick DX register */ | |
6439 | OP_RMAX, /* Maverick AX register */ | |
6440 | OP_RMDS, /* Maverick DSPSC register */ | |
6441 | OP_RIWR, /* iWMMXt wR register */ | |
6442 | OP_RIWC, /* iWMMXt wC register */ | |
6443 | OP_RIWG, /* iWMMXt wCG register */ | |
6444 | OP_RXA, /* XScale accumulator register */ | |
6445 | ||
6446 | OP_REGLST, /* ARM register list */ | |
6447 | OP_VRSLST, /* VFP single-precision register list */ | |
6448 | OP_VRDLST, /* VFP double-precision register list */ | |
037e8744 | 6449 | OP_VRSDLST, /* VFP single or double-precision register list (& quad) */ |
5287ad62 JB |
6450 | OP_NRDLST, /* Neon double-precision register list (d0-d31, qN aliases) */ |
6451 | OP_NSTRLST, /* Neon element/structure list */ | |
6452 | ||
5287ad62 | 6453 | OP_RNDQ_I0, /* Neon D or Q reg, or immediate zero. */ |
037e8744 | 6454 | OP_RVSD_I0, /* VFP S or D reg, or immediate zero. */ |
aacf0b33 | 6455 | OP_RSVD_FI0, /* VFP S or D reg, or floating point immediate zero. */ |
5287ad62 | 6456 | OP_RR_RNSC, /* ARM reg or Neon scalar. */ |
037e8744 | 6457 | OP_RNSDQ_RNSC, /* Vector S, D or Q reg, or Neon scalar. */ |
5287ad62 JB |
6458 | OP_RNDQ_RNSC, /* Neon D or Q reg, or Neon scalar. */ |
6459 | OP_RND_RNSC, /* Neon D reg, or Neon scalar. */ | |
6460 | OP_VMOV, /* Neon VMOV operands. */ | |
4316f0d2 | 6461 | OP_RNDQ_Ibig, /* Neon D or Q reg, or big immediate for logic and VMVN. */ |
5287ad62 | 6462 | OP_RNDQ_I63b, /* Neon D or Q reg, or immediate for shift. */ |
2d447fca | 6463 | OP_RIWR_I32z, /* iWMMXt wR register, or immediate 0 .. 32 for iWMMXt2. */ |
5287ad62 JB |
6464 | |
6465 | OP_I0, /* immediate zero */ | |
c19d1205 ZW |
6466 | OP_I7, /* immediate value 0 .. 7 */ |
6467 | OP_I15, /* 0 .. 15 */ | |
6468 | OP_I16, /* 1 .. 16 */ | |
5287ad62 | 6469 | OP_I16z, /* 0 .. 16 */ |
c19d1205 ZW |
6470 | OP_I31, /* 0 .. 31 */ |
6471 | OP_I31w, /* 0 .. 31, optional trailing ! */ | |
6472 | OP_I32, /* 1 .. 32 */ | |
5287ad62 JB |
6473 | OP_I32z, /* 0 .. 32 */ |
6474 | OP_I63, /* 0 .. 63 */ | |
c19d1205 | 6475 | OP_I63s, /* -64 .. 63 */ |
5287ad62 JB |
6476 | OP_I64, /* 1 .. 64 */ |
6477 | OP_I64z, /* 0 .. 64 */ | |
c19d1205 | 6478 | OP_I255, /* 0 .. 255 */ |
c19d1205 ZW |
6479 | |
6480 | OP_I4b, /* immediate, prefix optional, 1 .. 4 */ | |
6481 | OP_I7b, /* 0 .. 7 */ | |
6482 | OP_I15b, /* 0 .. 15 */ | |
6483 | OP_I31b, /* 0 .. 31 */ | |
6484 | ||
6485 | OP_SH, /* shifter operand */ | |
4962c51a | 6486 | OP_SHG, /* shifter operand with possible group relocation */ |
c19d1205 | 6487 | OP_ADDR, /* Memory address expression (any mode) */ |
4962c51a MS |
6488 | OP_ADDRGLDR, /* Mem addr expr (any mode) with possible LDR group reloc */ |
6489 | OP_ADDRGLDRS, /* Mem addr expr (any mode) with possible LDRS group reloc */ | |
6490 | OP_ADDRGLDC, /* Mem addr expr (any mode) with possible LDC group reloc */ | |
c19d1205 ZW |
6491 | OP_EXP, /* arbitrary expression */ |
6492 | OP_EXPi, /* same, with optional immediate prefix */ | |
6493 | OP_EXPr, /* same, with optional relocation suffix */ | |
b6895b4f | 6494 | OP_HALF, /* 0 .. 65535 or low/high reloc. */ |
c19d1205 ZW |
6495 | |
6496 | OP_CPSF, /* CPS flags */ | |
6497 | OP_ENDI, /* Endianness specifier */ | |
d2cd1205 JB |
6498 | OP_wPSR, /* CPSR/SPSR/APSR mask for msr (writing). */ |
6499 | OP_rPSR, /* CPSR/SPSR/APSR mask for msr (reading). */ | |
c19d1205 | 6500 | OP_COND, /* conditional code */ |
92e90b6e | 6501 | OP_TB, /* Table branch. */ |
c19d1205 | 6502 | |
037e8744 JB |
6503 | OP_APSR_RR, /* ARM register or "APSR_nzcv". */ |
6504 | ||
c19d1205 ZW |
6505 | OP_RRnpc_I0, /* ARM register or literal 0 */ |
6506 | OP_RR_EXr, /* ARM register or expression with opt. reloc suff. */ | |
6507 | OP_RR_EXi, /* ARM register or expression with imm prefix */ | |
6508 | OP_RF_IF, /* FPA register or immediate */ | |
6509 | OP_RIWR_RIWC, /* iWMMXt R or C reg */ | |
41adaa5c | 6510 | OP_RIWC_RIWG, /* iWMMXt wC or wCG reg */ |
c19d1205 ZW |
6511 | |
6512 | /* Optional operands. */ | |
6513 | OP_oI7b, /* immediate, prefix optional, 0 .. 7 */ | |
6514 | OP_oI31b, /* 0 .. 31 */ | |
5287ad62 | 6515 | OP_oI32b, /* 1 .. 32 */ |
5f1af56b | 6516 | OP_oI32z, /* 0 .. 32 */ |
c19d1205 ZW |
6517 | OP_oIffffb, /* 0 .. 65535 */ |
6518 | OP_oI255c, /* curly-brace enclosed, 0 .. 255 */ | |
6519 | ||
6520 | OP_oRR, /* ARM register */ | |
6521 | OP_oRRnpc, /* ARM register, not the PC */ | |
5be8be5d | 6522 | OP_oRRnpcsp, /* ARM register, neither the PC nor the SP (a.k.a. BadReg) */ |
b6702015 | 6523 | OP_oRRw, /* ARM register, not r15, optional trailing ! */ |
5287ad62 JB |
6524 | OP_oRND, /* Optional Neon double precision register */ |
6525 | OP_oRNQ, /* Optional Neon quad precision register */ | |
6526 | OP_oRNDQ, /* Optional Neon double or quad precision register */ | |
037e8744 | 6527 | OP_oRNSDQ, /* Optional single, double or quad precision vector register */ |
c19d1205 ZW |
6528 | OP_oSHll, /* LSL immediate */ |
6529 | OP_oSHar, /* ASR immediate */ | |
6530 | OP_oSHllar, /* LSL or ASR immediate */ | |
6531 | OP_oROR, /* ROR 0/8/16/24 */ | |
52e7f43d | 6532 | OP_oBARRIER_I15, /* Option argument for a barrier instruction. */ |
c19d1205 | 6533 | |
5be8be5d DG |
6534 | /* Some pre-defined mixed (ARM/THUMB) operands. */ |
6535 | OP_RR_npcsp = MIX_ARM_THUMB_OPERANDS (OP_RR, OP_RRnpcsp), | |
6536 | OP_RRnpc_npcsp = MIX_ARM_THUMB_OPERANDS (OP_RRnpc, OP_RRnpcsp), | |
6537 | OP_oRRnpc_npcsp = MIX_ARM_THUMB_OPERANDS (OP_oRRnpc, OP_oRRnpcsp), | |
6538 | ||
c19d1205 ZW |
6539 | OP_FIRST_OPTIONAL = OP_oI7b |
6540 | }; | |
a737bd4d | 6541 | |
c19d1205 ZW |
6542 | /* Generic instruction operand parser. This does no encoding and no |
6543 | semantic validation; it merely squirrels values away in the inst | |
6544 | structure. Returns SUCCESS or FAIL depending on whether the | |
6545 | specified grammar matched. */ | |
6546 | static int | |
5be8be5d | 6547 | parse_operands (char *str, const unsigned int *pattern, bfd_boolean thumb) |
c19d1205 | 6548 | { |
5be8be5d | 6549 | unsigned const int *upat = pattern; |
c19d1205 ZW |
6550 | char *backtrack_pos = 0; |
6551 | const char *backtrack_error = 0; | |
99aad254 | 6552 | int i, val = 0, backtrack_index = 0; |
5287ad62 | 6553 | enum arm_reg_type rtype; |
4962c51a | 6554 | parse_operand_result result; |
5be8be5d | 6555 | unsigned int op_parse_code; |
c19d1205 | 6556 | |
e07e6e58 NC |
6557 | #define po_char_or_fail(chr) \ |
6558 | do \ | |
6559 | { \ | |
6560 | if (skip_past_char (&str, chr) == FAIL) \ | |
477330fc | 6561 | goto bad_args; \ |
e07e6e58 NC |
6562 | } \ |
6563 | while (0) | |
c19d1205 | 6564 | |
e07e6e58 NC |
6565 | #define po_reg_or_fail(regtype) \ |
6566 | do \ | |
dcbf9037 | 6567 | { \ |
e07e6e58 | 6568 | val = arm_typed_reg_parse (& str, regtype, & rtype, \ |
477330fc | 6569 | & inst.operands[i].vectype); \ |
e07e6e58 | 6570 | if (val == FAIL) \ |
477330fc RM |
6571 | { \ |
6572 | first_error (_(reg_expected_msgs[regtype])); \ | |
6573 | goto failure; \ | |
6574 | } \ | |
e07e6e58 NC |
6575 | inst.operands[i].reg = val; \ |
6576 | inst.operands[i].isreg = 1; \ | |
6577 | inst.operands[i].isquad = (rtype == REG_TYPE_NQ); \ | |
6578 | inst.operands[i].issingle = (rtype == REG_TYPE_VFS); \ | |
6579 | inst.operands[i].isvec = (rtype == REG_TYPE_VFS \ | |
477330fc RM |
6580 | || rtype == REG_TYPE_VFD \ |
6581 | || rtype == REG_TYPE_NQ); \ | |
dcbf9037 | 6582 | } \ |
e07e6e58 NC |
6583 | while (0) |
6584 | ||
6585 | #define po_reg_or_goto(regtype, label) \ | |
6586 | do \ | |
6587 | { \ | |
6588 | val = arm_typed_reg_parse (& str, regtype, & rtype, \ | |
6589 | & inst.operands[i].vectype); \ | |
6590 | if (val == FAIL) \ | |
6591 | goto label; \ | |
dcbf9037 | 6592 | \ |
e07e6e58 NC |
6593 | inst.operands[i].reg = val; \ |
6594 | inst.operands[i].isreg = 1; \ | |
6595 | inst.operands[i].isquad = (rtype == REG_TYPE_NQ); \ | |
6596 | inst.operands[i].issingle = (rtype == REG_TYPE_VFS); \ | |
6597 | inst.operands[i].isvec = (rtype == REG_TYPE_VFS \ | |
477330fc | 6598 | || rtype == REG_TYPE_VFD \ |
e07e6e58 NC |
6599 | || rtype == REG_TYPE_NQ); \ |
6600 | } \ | |
6601 | while (0) | |
6602 | ||
6603 | #define po_imm_or_fail(min, max, popt) \ | |
6604 | do \ | |
6605 | { \ | |
6606 | if (parse_immediate (&str, &val, min, max, popt) == FAIL) \ | |
6607 | goto failure; \ | |
6608 | inst.operands[i].imm = val; \ | |
6609 | } \ | |
6610 | while (0) | |
6611 | ||
6612 | #define po_scalar_or_goto(elsz, label) \ | |
6613 | do \ | |
6614 | { \ | |
6615 | val = parse_scalar (& str, elsz, & inst.operands[i].vectype); \ | |
6616 | if (val == FAIL) \ | |
6617 | goto label; \ | |
6618 | inst.operands[i].reg = val; \ | |
6619 | inst.operands[i].isscalar = 1; \ | |
6620 | } \ | |
6621 | while (0) | |
6622 | ||
6623 | #define po_misc_or_fail(expr) \ | |
6624 | do \ | |
6625 | { \ | |
6626 | if (expr) \ | |
6627 | goto failure; \ | |
6628 | } \ | |
6629 | while (0) | |
6630 | ||
6631 | #define po_misc_or_fail_no_backtrack(expr) \ | |
6632 | do \ | |
6633 | { \ | |
6634 | result = expr; \ | |
6635 | if (result == PARSE_OPERAND_FAIL_NO_BACKTRACK) \ | |
6636 | backtrack_pos = 0; \ | |
6637 | if (result != PARSE_OPERAND_SUCCESS) \ | |
6638 | goto failure; \ | |
6639 | } \ | |
6640 | while (0) | |
4962c51a | 6641 | |
52e7f43d RE |
6642 | #define po_barrier_or_imm(str) \ |
6643 | do \ | |
6644 | { \ | |
6645 | val = parse_barrier (&str); \ | |
ccb84d65 JB |
6646 | if (val == FAIL && ! ISALPHA (*str)) \ |
6647 | goto immediate; \ | |
6648 | if (val == FAIL \ | |
6649 | /* ISB can only take SY as an option. */ \ | |
6650 | || ((inst.instruction & 0xf0) == 0x60 \ | |
6651 | && val != 0xf)) \ | |
52e7f43d | 6652 | { \ |
ccb84d65 JB |
6653 | inst.error = _("invalid barrier type"); \ |
6654 | backtrack_pos = 0; \ | |
6655 | goto failure; \ | |
52e7f43d RE |
6656 | } \ |
6657 | } \ | |
6658 | while (0) | |
6659 | ||
c19d1205 ZW |
6660 | skip_whitespace (str); |
6661 | ||
6662 | for (i = 0; upat[i] != OP_stop; i++) | |
6663 | { | |
5be8be5d DG |
6664 | op_parse_code = upat[i]; |
6665 | if (op_parse_code >= 1<<16) | |
6666 | op_parse_code = thumb ? (op_parse_code >> 16) | |
6667 | : (op_parse_code & ((1<<16)-1)); | |
6668 | ||
6669 | if (op_parse_code >= OP_FIRST_OPTIONAL) | |
c19d1205 ZW |
6670 | { |
6671 | /* Remember where we are in case we need to backtrack. */ | |
9c2799c2 | 6672 | gas_assert (!backtrack_pos); |
c19d1205 ZW |
6673 | backtrack_pos = str; |
6674 | backtrack_error = inst.error; | |
6675 | backtrack_index = i; | |
6676 | } | |
6677 | ||
b6702015 | 6678 | if (i > 0 && (i > 1 || inst.operands[0].present)) |
c19d1205 ZW |
6679 | po_char_or_fail (','); |
6680 | ||
5be8be5d | 6681 | switch (op_parse_code) |
c19d1205 ZW |
6682 | { |
6683 | /* Registers */ | |
6684 | case OP_oRRnpc: | |
5be8be5d | 6685 | case OP_oRRnpcsp: |
c19d1205 | 6686 | case OP_RRnpc: |
5be8be5d | 6687 | case OP_RRnpcsp: |
c19d1205 ZW |
6688 | case OP_oRR: |
6689 | case OP_RR: po_reg_or_fail (REG_TYPE_RN); break; | |
6690 | case OP_RCP: po_reg_or_fail (REG_TYPE_CP); break; | |
6691 | case OP_RCN: po_reg_or_fail (REG_TYPE_CN); break; | |
6692 | case OP_RF: po_reg_or_fail (REG_TYPE_FN); break; | |
6693 | case OP_RVS: po_reg_or_fail (REG_TYPE_VFS); break; | |
6694 | case OP_RVD: po_reg_or_fail (REG_TYPE_VFD); break; | |
477330fc | 6695 | case OP_oRND: |
5287ad62 | 6696 | case OP_RND: po_reg_or_fail (REG_TYPE_VFD); break; |
cd2cf30b PB |
6697 | case OP_RVC: |
6698 | po_reg_or_goto (REG_TYPE_VFC, coproc_reg); | |
6699 | break; | |
6700 | /* Also accept generic coprocessor regs for unknown registers. */ | |
6701 | coproc_reg: | |
6702 | po_reg_or_fail (REG_TYPE_CN); | |
6703 | break; | |
c19d1205 ZW |
6704 | case OP_RMF: po_reg_or_fail (REG_TYPE_MVF); break; |
6705 | case OP_RMD: po_reg_or_fail (REG_TYPE_MVD); break; | |
6706 | case OP_RMFX: po_reg_or_fail (REG_TYPE_MVFX); break; | |
6707 | case OP_RMDX: po_reg_or_fail (REG_TYPE_MVDX); break; | |
6708 | case OP_RMAX: po_reg_or_fail (REG_TYPE_MVAX); break; | |
6709 | case OP_RMDS: po_reg_or_fail (REG_TYPE_DSPSC); break; | |
6710 | case OP_RIWR: po_reg_or_fail (REG_TYPE_MMXWR); break; | |
6711 | case OP_RIWC: po_reg_or_fail (REG_TYPE_MMXWC); break; | |
6712 | case OP_RIWG: po_reg_or_fail (REG_TYPE_MMXWCG); break; | |
6713 | case OP_RXA: po_reg_or_fail (REG_TYPE_XSCALE); break; | |
477330fc | 6714 | case OP_oRNQ: |
5287ad62 | 6715 | case OP_RNQ: po_reg_or_fail (REG_TYPE_NQ); break; |
477330fc | 6716 | case OP_oRNDQ: |
5287ad62 | 6717 | case OP_RNDQ: po_reg_or_fail (REG_TYPE_NDQ); break; |
477330fc RM |
6718 | case OP_RVSD: po_reg_or_fail (REG_TYPE_VFSD); break; |
6719 | case OP_oRNSDQ: | |
6720 | case OP_RNSDQ: po_reg_or_fail (REG_TYPE_NSDQ); break; | |
6721 | ||
6722 | /* Neon scalar. Using an element size of 8 means that some invalid | |
6723 | scalars are accepted here, so deal with those in later code. */ | |
6724 | case OP_RNSC: po_scalar_or_goto (8, failure); break; | |
6725 | ||
6726 | case OP_RNDQ_I0: | |
6727 | { | |
6728 | po_reg_or_goto (REG_TYPE_NDQ, try_imm0); | |
6729 | break; | |
6730 | try_imm0: | |
6731 | po_imm_or_fail (0, 0, TRUE); | |
6732 | } | |
6733 | break; | |
6734 | ||
6735 | case OP_RVSD_I0: | |
6736 | po_reg_or_goto (REG_TYPE_VFSD, try_imm0); | |
6737 | break; | |
6738 | ||
aacf0b33 KT |
6739 | case OP_RSVD_FI0: |
6740 | { | |
6741 | po_reg_or_goto (REG_TYPE_VFSD, try_ifimm0); | |
6742 | break; | |
6743 | try_ifimm0: | |
6744 | if (parse_ifimm_zero (&str)) | |
6745 | inst.operands[i].imm = 0; | |
6746 | else | |
6747 | { | |
6748 | inst.error | |
6749 | = _("only floating point zero is allowed as immediate value"); | |
6750 | goto failure; | |
6751 | } | |
6752 | } | |
6753 | break; | |
6754 | ||
477330fc RM |
6755 | case OP_RR_RNSC: |
6756 | { | |
6757 | po_scalar_or_goto (8, try_rr); | |
6758 | break; | |
6759 | try_rr: | |
6760 | po_reg_or_fail (REG_TYPE_RN); | |
6761 | } | |
6762 | break; | |
6763 | ||
6764 | case OP_RNSDQ_RNSC: | |
6765 | { | |
6766 | po_scalar_or_goto (8, try_nsdq); | |
6767 | break; | |
6768 | try_nsdq: | |
6769 | po_reg_or_fail (REG_TYPE_NSDQ); | |
6770 | } | |
6771 | break; | |
6772 | ||
6773 | case OP_RNDQ_RNSC: | |
6774 | { | |
6775 | po_scalar_or_goto (8, try_ndq); | |
6776 | break; | |
6777 | try_ndq: | |
6778 | po_reg_or_fail (REG_TYPE_NDQ); | |
6779 | } | |
6780 | break; | |
6781 | ||
6782 | case OP_RND_RNSC: | |
6783 | { | |
6784 | po_scalar_or_goto (8, try_vfd); | |
6785 | break; | |
6786 | try_vfd: | |
6787 | po_reg_or_fail (REG_TYPE_VFD); | |
6788 | } | |
6789 | break; | |
6790 | ||
6791 | case OP_VMOV: | |
6792 | /* WARNING: parse_neon_mov can move the operand counter, i. If we're | |
6793 | not careful then bad things might happen. */ | |
6794 | po_misc_or_fail (parse_neon_mov (&str, &i) == FAIL); | |
6795 | break; | |
6796 | ||
6797 | case OP_RNDQ_Ibig: | |
6798 | { | |
6799 | po_reg_or_goto (REG_TYPE_NDQ, try_immbig); | |
6800 | break; | |
6801 | try_immbig: | |
6802 | /* There's a possibility of getting a 64-bit immediate here, so | |
6803 | we need special handling. */ | |
8335d6aa JW |
6804 | if (parse_big_immediate (&str, i, NULL, /*allow_symbol_p=*/FALSE) |
6805 | == FAIL) | |
477330fc RM |
6806 | { |
6807 | inst.error = _("immediate value is out of range"); | |
6808 | goto failure; | |
6809 | } | |
6810 | } | |
6811 | break; | |
6812 | ||
6813 | case OP_RNDQ_I63b: | |
6814 | { | |
6815 | po_reg_or_goto (REG_TYPE_NDQ, try_shimm); | |
6816 | break; | |
6817 | try_shimm: | |
6818 | po_imm_or_fail (0, 63, TRUE); | |
6819 | } | |
6820 | break; | |
c19d1205 ZW |
6821 | |
6822 | case OP_RRnpcb: | |
6823 | po_char_or_fail ('['); | |
6824 | po_reg_or_fail (REG_TYPE_RN); | |
6825 | po_char_or_fail (']'); | |
6826 | break; | |
a737bd4d | 6827 | |
55881a11 | 6828 | case OP_RRnpctw: |
c19d1205 | 6829 | case OP_RRw: |
b6702015 | 6830 | case OP_oRRw: |
c19d1205 ZW |
6831 | po_reg_or_fail (REG_TYPE_RN); |
6832 | if (skip_past_char (&str, '!') == SUCCESS) | |
6833 | inst.operands[i].writeback = 1; | |
6834 | break; | |
6835 | ||
6836 | /* Immediates */ | |
6837 | case OP_I7: po_imm_or_fail ( 0, 7, FALSE); break; | |
6838 | case OP_I15: po_imm_or_fail ( 0, 15, FALSE); break; | |
6839 | case OP_I16: po_imm_or_fail ( 1, 16, FALSE); break; | |
477330fc | 6840 | case OP_I16z: po_imm_or_fail ( 0, 16, FALSE); break; |
c19d1205 ZW |
6841 | case OP_I31: po_imm_or_fail ( 0, 31, FALSE); break; |
6842 | case OP_I32: po_imm_or_fail ( 1, 32, FALSE); break; | |
477330fc | 6843 | case OP_I32z: po_imm_or_fail ( 0, 32, FALSE); break; |
c19d1205 | 6844 | case OP_I63s: po_imm_or_fail (-64, 63, FALSE); break; |
477330fc RM |
6845 | case OP_I63: po_imm_or_fail ( 0, 63, FALSE); break; |
6846 | case OP_I64: po_imm_or_fail ( 1, 64, FALSE); break; | |
6847 | case OP_I64z: po_imm_or_fail ( 0, 64, FALSE); break; | |
c19d1205 | 6848 | case OP_I255: po_imm_or_fail ( 0, 255, FALSE); break; |
c19d1205 ZW |
6849 | |
6850 | case OP_I4b: po_imm_or_fail ( 1, 4, TRUE); break; | |
6851 | case OP_oI7b: | |
6852 | case OP_I7b: po_imm_or_fail ( 0, 7, TRUE); break; | |
6853 | case OP_I15b: po_imm_or_fail ( 0, 15, TRUE); break; | |
6854 | case OP_oI31b: | |
6855 | case OP_I31b: po_imm_or_fail ( 0, 31, TRUE); break; | |
477330fc RM |
6856 | case OP_oI32b: po_imm_or_fail ( 1, 32, TRUE); break; |
6857 | case OP_oI32z: po_imm_or_fail ( 0, 32, TRUE); break; | |
c19d1205 ZW |
6858 | case OP_oIffffb: po_imm_or_fail ( 0, 0xffff, TRUE); break; |
6859 | ||
6860 | /* Immediate variants */ | |
6861 | case OP_oI255c: | |
6862 | po_char_or_fail ('{'); | |
6863 | po_imm_or_fail (0, 255, TRUE); | |
6864 | po_char_or_fail ('}'); | |
6865 | break; | |
6866 | ||
6867 | case OP_I31w: | |
6868 | /* The expression parser chokes on a trailing !, so we have | |
6869 | to find it first and zap it. */ | |
6870 | { | |
6871 | char *s = str; | |
6872 | while (*s && *s != ',') | |
6873 | s++; | |
6874 | if (s[-1] == '!') | |
6875 | { | |
6876 | s[-1] = '\0'; | |
6877 | inst.operands[i].writeback = 1; | |
6878 | } | |
6879 | po_imm_or_fail (0, 31, TRUE); | |
6880 | if (str == s - 1) | |
6881 | str = s; | |
6882 | } | |
6883 | break; | |
6884 | ||
6885 | /* Expressions */ | |
6886 | case OP_EXPi: EXPi: | |
6887 | po_misc_or_fail (my_get_expression (&inst.reloc.exp, &str, | |
6888 | GE_OPT_PREFIX)); | |
6889 | break; | |
6890 | ||
6891 | case OP_EXP: | |
6892 | po_misc_or_fail (my_get_expression (&inst.reloc.exp, &str, | |
6893 | GE_NO_PREFIX)); | |
6894 | break; | |
6895 | ||
6896 | case OP_EXPr: EXPr: | |
6897 | po_misc_or_fail (my_get_expression (&inst.reloc.exp, &str, | |
6898 | GE_NO_PREFIX)); | |
6899 | if (inst.reloc.exp.X_op == O_symbol) | |
a737bd4d | 6900 | { |
c19d1205 ZW |
6901 | val = parse_reloc (&str); |
6902 | if (val == -1) | |
6903 | { | |
6904 | inst.error = _("unrecognized relocation suffix"); | |
6905 | goto failure; | |
6906 | } | |
6907 | else if (val != BFD_RELOC_UNUSED) | |
6908 | { | |
6909 | inst.operands[i].imm = val; | |
6910 | inst.operands[i].hasreloc = 1; | |
6911 | } | |
a737bd4d | 6912 | } |
c19d1205 | 6913 | break; |
a737bd4d | 6914 | |
b6895b4f PB |
6915 | /* Operand for MOVW or MOVT. */ |
6916 | case OP_HALF: | |
6917 | po_misc_or_fail (parse_half (&str)); | |
6918 | break; | |
6919 | ||
e07e6e58 | 6920 | /* Register or expression. */ |
c19d1205 ZW |
6921 | case OP_RR_EXr: po_reg_or_goto (REG_TYPE_RN, EXPr); break; |
6922 | case OP_RR_EXi: po_reg_or_goto (REG_TYPE_RN, EXPi); break; | |
a737bd4d | 6923 | |
e07e6e58 | 6924 | /* Register or immediate. */ |
c19d1205 ZW |
6925 | case OP_RRnpc_I0: po_reg_or_goto (REG_TYPE_RN, I0); break; |
6926 | I0: po_imm_or_fail (0, 0, FALSE); break; | |
a737bd4d | 6927 | |
c19d1205 ZW |
6928 | case OP_RF_IF: po_reg_or_goto (REG_TYPE_FN, IF); break; |
6929 | IF: | |
6930 | if (!is_immediate_prefix (*str)) | |
6931 | goto bad_args; | |
6932 | str++; | |
6933 | val = parse_fpa_immediate (&str); | |
6934 | if (val == FAIL) | |
6935 | goto failure; | |
6936 | /* FPA immediates are encoded as registers 8-15. | |
6937 | parse_fpa_immediate has already applied the offset. */ | |
6938 | inst.operands[i].reg = val; | |
6939 | inst.operands[i].isreg = 1; | |
6940 | break; | |
09d92015 | 6941 | |
2d447fca JM |
6942 | case OP_RIWR_I32z: po_reg_or_goto (REG_TYPE_MMXWR, I32z); break; |
6943 | I32z: po_imm_or_fail (0, 32, FALSE); break; | |
6944 | ||
e07e6e58 | 6945 | /* Two kinds of register. */ |
c19d1205 ZW |
6946 | case OP_RIWR_RIWC: |
6947 | { | |
6948 | struct reg_entry *rege = arm_reg_parse_multi (&str); | |
97f87066 JM |
6949 | if (!rege |
6950 | || (rege->type != REG_TYPE_MMXWR | |
6951 | && rege->type != REG_TYPE_MMXWC | |
6952 | && rege->type != REG_TYPE_MMXWCG)) | |
c19d1205 ZW |
6953 | { |
6954 | inst.error = _("iWMMXt data or control register expected"); | |
6955 | goto failure; | |
6956 | } | |
6957 | inst.operands[i].reg = rege->number; | |
6958 | inst.operands[i].isreg = (rege->type == REG_TYPE_MMXWR); | |
6959 | } | |
6960 | break; | |
09d92015 | 6961 | |
41adaa5c JM |
6962 | case OP_RIWC_RIWG: |
6963 | { | |
6964 | struct reg_entry *rege = arm_reg_parse_multi (&str); | |
6965 | if (!rege | |
6966 | || (rege->type != REG_TYPE_MMXWC | |
6967 | && rege->type != REG_TYPE_MMXWCG)) | |
6968 | { | |
6969 | inst.error = _("iWMMXt control register expected"); | |
6970 | goto failure; | |
6971 | } | |
6972 | inst.operands[i].reg = rege->number; | |
6973 | inst.operands[i].isreg = 1; | |
6974 | } | |
6975 | break; | |
6976 | ||
c19d1205 ZW |
6977 | /* Misc */ |
6978 | case OP_CPSF: val = parse_cps_flags (&str); break; | |
6979 | case OP_ENDI: val = parse_endian_specifier (&str); break; | |
6980 | case OP_oROR: val = parse_ror (&str); break; | |
c19d1205 | 6981 | case OP_COND: val = parse_cond (&str); break; |
52e7f43d RE |
6982 | case OP_oBARRIER_I15: |
6983 | po_barrier_or_imm (str); break; | |
6984 | immediate: | |
6985 | if (parse_immediate (&str, &val, 0, 15, TRUE) == FAIL) | |
477330fc | 6986 | goto failure; |
52e7f43d | 6987 | break; |
c19d1205 | 6988 | |
fa94de6b | 6989 | case OP_wPSR: |
d2cd1205 | 6990 | case OP_rPSR: |
90ec0d68 MGD |
6991 | po_reg_or_goto (REG_TYPE_RNB, try_psr); |
6992 | if (!ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_virt)) | |
6993 | { | |
6994 | inst.error = _("Banked registers are not available with this " | |
6995 | "architecture."); | |
6996 | goto failure; | |
6997 | } | |
6998 | break; | |
d2cd1205 JB |
6999 | try_psr: |
7000 | val = parse_psr (&str, op_parse_code == OP_wPSR); | |
7001 | break; | |
037e8744 | 7002 | |
477330fc RM |
7003 | case OP_APSR_RR: |
7004 | po_reg_or_goto (REG_TYPE_RN, try_apsr); | |
7005 | break; | |
7006 | try_apsr: | |
7007 | /* Parse "APSR_nvzc" operand (for FMSTAT-equivalent MRS | |
7008 | instruction). */ | |
7009 | if (strncasecmp (str, "APSR_", 5) == 0) | |
7010 | { | |
7011 | unsigned found = 0; | |
7012 | str += 5; | |
7013 | while (found < 15) | |
7014 | switch (*str++) | |
7015 | { | |
7016 | case 'c': found = (found & 1) ? 16 : found | 1; break; | |
7017 | case 'n': found = (found & 2) ? 16 : found | 2; break; | |
7018 | case 'z': found = (found & 4) ? 16 : found | 4; break; | |
7019 | case 'v': found = (found & 8) ? 16 : found | 8; break; | |
7020 | default: found = 16; | |
7021 | } | |
7022 | if (found != 15) | |
7023 | goto failure; | |
7024 | inst.operands[i].isvec = 1; | |
f7c21dc7 NC |
7025 | /* APSR_nzcv is encoded in instructions as if it were the REG_PC. */ |
7026 | inst.operands[i].reg = REG_PC; | |
477330fc RM |
7027 | } |
7028 | else | |
7029 | goto failure; | |
7030 | break; | |
037e8744 | 7031 | |
92e90b6e PB |
7032 | case OP_TB: |
7033 | po_misc_or_fail (parse_tb (&str)); | |
7034 | break; | |
7035 | ||
e07e6e58 | 7036 | /* Register lists. */ |
c19d1205 ZW |
7037 | case OP_REGLST: |
7038 | val = parse_reg_list (&str); | |
7039 | if (*str == '^') | |
7040 | { | |
7041 | inst.operands[1].writeback = 1; | |
7042 | str++; | |
7043 | } | |
7044 | break; | |
09d92015 | 7045 | |
c19d1205 | 7046 | case OP_VRSLST: |
5287ad62 | 7047 | val = parse_vfp_reg_list (&str, &inst.operands[i].reg, REGLIST_VFP_S); |
c19d1205 | 7048 | break; |
09d92015 | 7049 | |
c19d1205 | 7050 | case OP_VRDLST: |
5287ad62 | 7051 | val = parse_vfp_reg_list (&str, &inst.operands[i].reg, REGLIST_VFP_D); |
c19d1205 | 7052 | break; |
a737bd4d | 7053 | |
477330fc RM |
7054 | case OP_VRSDLST: |
7055 | /* Allow Q registers too. */ | |
7056 | val = parse_vfp_reg_list (&str, &inst.operands[i].reg, | |
7057 | REGLIST_NEON_D); | |
7058 | if (val == FAIL) | |
7059 | { | |
7060 | inst.error = NULL; | |
7061 | val = parse_vfp_reg_list (&str, &inst.operands[i].reg, | |
7062 | REGLIST_VFP_S); | |
7063 | inst.operands[i].issingle = 1; | |
7064 | } | |
7065 | break; | |
7066 | ||
7067 | case OP_NRDLST: | |
7068 | val = parse_vfp_reg_list (&str, &inst.operands[i].reg, | |
7069 | REGLIST_NEON_D); | |
7070 | break; | |
5287ad62 JB |
7071 | |
7072 | case OP_NSTRLST: | |
477330fc RM |
7073 | val = parse_neon_el_struct_list (&str, &inst.operands[i].reg, |
7074 | &inst.operands[i].vectype); | |
7075 | break; | |
5287ad62 | 7076 | |
c19d1205 ZW |
7077 | /* Addressing modes */ |
7078 | case OP_ADDR: | |
7079 | po_misc_or_fail (parse_address (&str, i)); | |
7080 | break; | |
09d92015 | 7081 | |
4962c51a MS |
7082 | case OP_ADDRGLDR: |
7083 | po_misc_or_fail_no_backtrack ( | |
477330fc | 7084 | parse_address_group_reloc (&str, i, GROUP_LDR)); |
4962c51a MS |
7085 | break; |
7086 | ||
7087 | case OP_ADDRGLDRS: | |
7088 | po_misc_or_fail_no_backtrack ( | |
477330fc | 7089 | parse_address_group_reloc (&str, i, GROUP_LDRS)); |
4962c51a MS |
7090 | break; |
7091 | ||
7092 | case OP_ADDRGLDC: | |
7093 | po_misc_or_fail_no_backtrack ( | |
477330fc | 7094 | parse_address_group_reloc (&str, i, GROUP_LDC)); |
4962c51a MS |
7095 | break; |
7096 | ||
c19d1205 ZW |
7097 | case OP_SH: |
7098 | po_misc_or_fail (parse_shifter_operand (&str, i)); | |
7099 | break; | |
09d92015 | 7100 | |
4962c51a MS |
7101 | case OP_SHG: |
7102 | po_misc_or_fail_no_backtrack ( | |
477330fc | 7103 | parse_shifter_operand_group_reloc (&str, i)); |
4962c51a MS |
7104 | break; |
7105 | ||
c19d1205 ZW |
7106 | case OP_oSHll: |
7107 | po_misc_or_fail (parse_shift (&str, i, SHIFT_LSL_IMMEDIATE)); | |
7108 | break; | |
09d92015 | 7109 | |
c19d1205 ZW |
7110 | case OP_oSHar: |
7111 | po_misc_or_fail (parse_shift (&str, i, SHIFT_ASR_IMMEDIATE)); | |
7112 | break; | |
09d92015 | 7113 | |
c19d1205 ZW |
7114 | case OP_oSHllar: |
7115 | po_misc_or_fail (parse_shift (&str, i, SHIFT_LSL_OR_ASR_IMMEDIATE)); | |
7116 | break; | |
09d92015 | 7117 | |
c19d1205 | 7118 | default: |
5be8be5d | 7119 | as_fatal (_("unhandled operand code %d"), op_parse_code); |
c19d1205 | 7120 | } |
09d92015 | 7121 | |
c19d1205 ZW |
7122 | /* Various value-based sanity checks and shared operations. We |
7123 | do not signal immediate failures for the register constraints; | |
7124 | this allows a syntax error to take precedence. */ | |
5be8be5d | 7125 | switch (op_parse_code) |
c19d1205 ZW |
7126 | { |
7127 | case OP_oRRnpc: | |
7128 | case OP_RRnpc: | |
7129 | case OP_RRnpcb: | |
7130 | case OP_RRw: | |
b6702015 | 7131 | case OP_oRRw: |
c19d1205 ZW |
7132 | case OP_RRnpc_I0: |
7133 | if (inst.operands[i].isreg && inst.operands[i].reg == REG_PC) | |
7134 | inst.error = BAD_PC; | |
7135 | break; | |
09d92015 | 7136 | |
5be8be5d DG |
7137 | case OP_oRRnpcsp: |
7138 | case OP_RRnpcsp: | |
7139 | if (inst.operands[i].isreg) | |
7140 | { | |
7141 | if (inst.operands[i].reg == REG_PC) | |
7142 | inst.error = BAD_PC; | |
7143 | else if (inst.operands[i].reg == REG_SP) | |
7144 | inst.error = BAD_SP; | |
7145 | } | |
7146 | break; | |
7147 | ||
55881a11 | 7148 | case OP_RRnpctw: |
fa94de6b RM |
7149 | if (inst.operands[i].isreg |
7150 | && inst.operands[i].reg == REG_PC | |
55881a11 MGD |
7151 | && (inst.operands[i].writeback || thumb)) |
7152 | inst.error = BAD_PC; | |
7153 | break; | |
7154 | ||
c19d1205 ZW |
7155 | case OP_CPSF: |
7156 | case OP_ENDI: | |
7157 | case OP_oROR: | |
d2cd1205 JB |
7158 | case OP_wPSR: |
7159 | case OP_rPSR: | |
c19d1205 | 7160 | case OP_COND: |
52e7f43d | 7161 | case OP_oBARRIER_I15: |
c19d1205 ZW |
7162 | case OP_REGLST: |
7163 | case OP_VRSLST: | |
7164 | case OP_VRDLST: | |
477330fc RM |
7165 | case OP_VRSDLST: |
7166 | case OP_NRDLST: | |
7167 | case OP_NSTRLST: | |
c19d1205 ZW |
7168 | if (val == FAIL) |
7169 | goto failure; | |
7170 | inst.operands[i].imm = val; | |
7171 | break; | |
a737bd4d | 7172 | |
c19d1205 ZW |
7173 | default: |
7174 | break; | |
7175 | } | |
09d92015 | 7176 | |
c19d1205 ZW |
7177 | /* If we get here, this operand was successfully parsed. */ |
7178 | inst.operands[i].present = 1; | |
7179 | continue; | |
09d92015 | 7180 | |
c19d1205 | 7181 | bad_args: |
09d92015 | 7182 | inst.error = BAD_ARGS; |
c19d1205 ZW |
7183 | |
7184 | failure: | |
7185 | if (!backtrack_pos) | |
d252fdde PB |
7186 | { |
7187 | /* The parse routine should already have set inst.error, but set a | |
5f4273c7 | 7188 | default here just in case. */ |
d252fdde PB |
7189 | if (!inst.error) |
7190 | inst.error = _("syntax error"); | |
7191 | return FAIL; | |
7192 | } | |
c19d1205 ZW |
7193 | |
7194 | /* Do not backtrack over a trailing optional argument that | |
7195 | absorbed some text. We will only fail again, with the | |
7196 | 'garbage following instruction' error message, which is | |
7197 | probably less helpful than the current one. */ | |
7198 | if (backtrack_index == i && backtrack_pos != str | |
7199 | && upat[i+1] == OP_stop) | |
d252fdde PB |
7200 | { |
7201 | if (!inst.error) | |
7202 | inst.error = _("syntax error"); | |
7203 | return FAIL; | |
7204 | } | |
c19d1205 ZW |
7205 | |
7206 | /* Try again, skipping the optional argument at backtrack_pos. */ | |
7207 | str = backtrack_pos; | |
7208 | inst.error = backtrack_error; | |
7209 | inst.operands[backtrack_index].present = 0; | |
7210 | i = backtrack_index; | |
7211 | backtrack_pos = 0; | |
09d92015 | 7212 | } |
09d92015 | 7213 | |
c19d1205 ZW |
7214 | /* Check that we have parsed all the arguments. */ |
7215 | if (*str != '\0' && !inst.error) | |
7216 | inst.error = _("garbage following instruction"); | |
09d92015 | 7217 | |
c19d1205 | 7218 | return inst.error ? FAIL : SUCCESS; |
09d92015 MM |
7219 | } |
7220 | ||
c19d1205 ZW |
7221 | #undef po_char_or_fail |
7222 | #undef po_reg_or_fail | |
7223 | #undef po_reg_or_goto | |
7224 | #undef po_imm_or_fail | |
5287ad62 | 7225 | #undef po_scalar_or_fail |
52e7f43d | 7226 | #undef po_barrier_or_imm |
e07e6e58 | 7227 | |
c19d1205 | 7228 | /* Shorthand macro for instruction encoding functions issuing errors. */ |
e07e6e58 NC |
7229 | #define constraint(expr, err) \ |
7230 | do \ | |
c19d1205 | 7231 | { \ |
e07e6e58 NC |
7232 | if (expr) \ |
7233 | { \ | |
7234 | inst.error = err; \ | |
7235 | return; \ | |
7236 | } \ | |
c19d1205 | 7237 | } \ |
e07e6e58 | 7238 | while (0) |
c19d1205 | 7239 | |
fdfde340 JM |
7240 | /* Reject "bad registers" for Thumb-2 instructions. Many Thumb-2 |
7241 | instructions are unpredictable if these registers are used. This | |
7242 | is the BadReg predicate in ARM's Thumb-2 documentation. */ | |
7243 | #define reject_bad_reg(reg) \ | |
7244 | do \ | |
7245 | if (reg == REG_SP || reg == REG_PC) \ | |
7246 | { \ | |
7247 | inst.error = (reg == REG_SP) ? BAD_SP : BAD_PC; \ | |
7248 | return; \ | |
7249 | } \ | |
7250 | while (0) | |
7251 | ||
94206790 MM |
7252 | /* If REG is R13 (the stack pointer), warn that its use is |
7253 | deprecated. */ | |
7254 | #define warn_deprecated_sp(reg) \ | |
7255 | do \ | |
7256 | if (warn_on_deprecated && reg == REG_SP) \ | |
5c3696f8 | 7257 | as_tsktsk (_("use of r13 is deprecated")); \ |
94206790 MM |
7258 | while (0) |
7259 | ||
c19d1205 ZW |
7260 | /* Functions for operand encoding. ARM, then Thumb. */ |
7261 | ||
d840c081 | 7262 | #define rotate_left(v, n) (v << (n & 31) | v >> ((32 - n) & 31)) |
c19d1205 ZW |
7263 | |
7264 | /* If VAL can be encoded in the immediate field of an ARM instruction, | |
7265 | return the encoded form. Otherwise, return FAIL. */ | |
7266 | ||
7267 | static unsigned int | |
7268 | encode_arm_immediate (unsigned int val) | |
09d92015 | 7269 | { |
c19d1205 ZW |
7270 | unsigned int a, i; |
7271 | ||
7272 | for (i = 0; i < 32; i += 2) | |
7273 | if ((a = rotate_left (val, i)) <= 0xff) | |
7274 | return a | (i << 7); /* 12-bit pack: [shift-cnt,const]. */ | |
7275 | ||
7276 | return FAIL; | |
09d92015 MM |
7277 | } |
7278 | ||
c19d1205 ZW |
7279 | /* If VAL can be encoded in the immediate field of a Thumb32 instruction, |
7280 | return the encoded form. Otherwise, return FAIL. */ | |
7281 | static unsigned int | |
7282 | encode_thumb32_immediate (unsigned int val) | |
09d92015 | 7283 | { |
c19d1205 | 7284 | unsigned int a, i; |
09d92015 | 7285 | |
9c3c69f2 | 7286 | if (val <= 0xff) |
c19d1205 | 7287 | return val; |
a737bd4d | 7288 | |
9c3c69f2 | 7289 | for (i = 1; i <= 24; i++) |
09d92015 | 7290 | { |
9c3c69f2 PB |
7291 | a = val >> i; |
7292 | if ((val & ~(0xff << i)) == 0) | |
7293 | return ((val >> i) & 0x7f) | ((32 - i) << 7); | |
09d92015 | 7294 | } |
a737bd4d | 7295 | |
c19d1205 ZW |
7296 | a = val & 0xff; |
7297 | if (val == ((a << 16) | a)) | |
7298 | return 0x100 | a; | |
7299 | if (val == ((a << 24) | (a << 16) | (a << 8) | a)) | |
7300 | return 0x300 | a; | |
09d92015 | 7301 | |
c19d1205 ZW |
7302 | a = val & 0xff00; |
7303 | if (val == ((a << 16) | a)) | |
7304 | return 0x200 | (a >> 8); | |
a737bd4d | 7305 | |
c19d1205 | 7306 | return FAIL; |
09d92015 | 7307 | } |
5287ad62 | 7308 | /* Encode a VFP SP or DP register number into inst.instruction. */ |
09d92015 MM |
7309 | |
7310 | static void | |
5287ad62 JB |
7311 | encode_arm_vfp_reg (int reg, enum vfp_reg_pos pos) |
7312 | { | |
7313 | if ((pos == VFP_REG_Dd || pos == VFP_REG_Dn || pos == VFP_REG_Dm) | |
7314 | && reg > 15) | |
7315 | { | |
b1cc4aeb | 7316 | if (ARM_CPU_HAS_FEATURE (cpu_variant, fpu_vfp_ext_d32)) |
477330fc RM |
7317 | { |
7318 | if (thumb_mode) | |
7319 | ARM_MERGE_FEATURE_SETS (thumb_arch_used, thumb_arch_used, | |
7320 | fpu_vfp_ext_d32); | |
7321 | else | |
7322 | ARM_MERGE_FEATURE_SETS (arm_arch_used, arm_arch_used, | |
7323 | fpu_vfp_ext_d32); | |
7324 | } | |
5287ad62 | 7325 | else |
477330fc RM |
7326 | { |
7327 | first_error (_("D register out of range for selected VFP version")); | |
7328 | return; | |
7329 | } | |
5287ad62 JB |
7330 | } |
7331 | ||
c19d1205 | 7332 | switch (pos) |
09d92015 | 7333 | { |
c19d1205 ZW |
7334 | case VFP_REG_Sd: |
7335 | inst.instruction |= ((reg >> 1) << 12) | ((reg & 1) << 22); | |
7336 | break; | |
7337 | ||
7338 | case VFP_REG_Sn: | |
7339 | inst.instruction |= ((reg >> 1) << 16) | ((reg & 1) << 7); | |
7340 | break; | |
7341 | ||
7342 | case VFP_REG_Sm: | |
7343 | inst.instruction |= ((reg >> 1) << 0) | ((reg & 1) << 5); | |
7344 | break; | |
7345 | ||
5287ad62 JB |
7346 | case VFP_REG_Dd: |
7347 | inst.instruction |= ((reg & 15) << 12) | ((reg >> 4) << 22); | |
7348 | break; | |
5f4273c7 | 7349 | |
5287ad62 JB |
7350 | case VFP_REG_Dn: |
7351 | inst.instruction |= ((reg & 15) << 16) | ((reg >> 4) << 7); | |
7352 | break; | |
5f4273c7 | 7353 | |
5287ad62 JB |
7354 | case VFP_REG_Dm: |
7355 | inst.instruction |= (reg & 15) | ((reg >> 4) << 5); | |
7356 | break; | |
7357 | ||
c19d1205 ZW |
7358 | default: |
7359 | abort (); | |
09d92015 | 7360 | } |
09d92015 MM |
7361 | } |
7362 | ||
c19d1205 | 7363 | /* Encode a <shift> in an ARM-format instruction. The immediate, |
55cf6793 | 7364 | if any, is handled by md_apply_fix. */ |
09d92015 | 7365 | static void |
c19d1205 | 7366 | encode_arm_shift (int i) |
09d92015 | 7367 | { |
c19d1205 ZW |
7368 | if (inst.operands[i].shift_kind == SHIFT_RRX) |
7369 | inst.instruction |= SHIFT_ROR << 5; | |
7370 | else | |
09d92015 | 7371 | { |
c19d1205 ZW |
7372 | inst.instruction |= inst.operands[i].shift_kind << 5; |
7373 | if (inst.operands[i].immisreg) | |
7374 | { | |
7375 | inst.instruction |= SHIFT_BY_REG; | |
7376 | inst.instruction |= inst.operands[i].imm << 8; | |
7377 | } | |
7378 | else | |
7379 | inst.reloc.type = BFD_RELOC_ARM_SHIFT_IMM; | |
09d92015 | 7380 | } |
c19d1205 | 7381 | } |
09d92015 | 7382 | |
c19d1205 ZW |
7383 | static void |
7384 | encode_arm_shifter_operand (int i) | |
7385 | { | |
7386 | if (inst.operands[i].isreg) | |
09d92015 | 7387 | { |
c19d1205 ZW |
7388 | inst.instruction |= inst.operands[i].reg; |
7389 | encode_arm_shift (i); | |
09d92015 | 7390 | } |
c19d1205 | 7391 | else |
a415b1cd JB |
7392 | { |
7393 | inst.instruction |= INST_IMMEDIATE; | |
7394 | if (inst.reloc.type != BFD_RELOC_ARM_IMMEDIATE) | |
7395 | inst.instruction |= inst.operands[i].imm; | |
7396 | } | |
09d92015 MM |
7397 | } |
7398 | ||
c19d1205 | 7399 | /* Subroutine of encode_arm_addr_mode_2 and encode_arm_addr_mode_3. */ |
09d92015 | 7400 | static void |
c19d1205 | 7401 | encode_arm_addr_mode_common (int i, bfd_boolean is_t) |
09d92015 | 7402 | { |
2b2f5df9 NC |
7403 | /* PR 14260: |
7404 | Generate an error if the operand is not a register. */ | |
7405 | constraint (!inst.operands[i].isreg, | |
7406 | _("Instruction does not support =N addresses")); | |
7407 | ||
c19d1205 | 7408 | inst.instruction |= inst.operands[i].reg << 16; |
a737bd4d | 7409 | |
c19d1205 | 7410 | if (inst.operands[i].preind) |
09d92015 | 7411 | { |
c19d1205 ZW |
7412 | if (is_t) |
7413 | { | |
7414 | inst.error = _("instruction does not accept preindexed addressing"); | |
7415 | return; | |
7416 | } | |
7417 | inst.instruction |= PRE_INDEX; | |
7418 | if (inst.operands[i].writeback) | |
7419 | inst.instruction |= WRITE_BACK; | |
09d92015 | 7420 | |
c19d1205 ZW |
7421 | } |
7422 | else if (inst.operands[i].postind) | |
7423 | { | |
9c2799c2 | 7424 | gas_assert (inst.operands[i].writeback); |
c19d1205 ZW |
7425 | if (is_t) |
7426 | inst.instruction |= WRITE_BACK; | |
7427 | } | |
7428 | else /* unindexed - only for coprocessor */ | |
09d92015 | 7429 | { |
c19d1205 | 7430 | inst.error = _("instruction does not accept unindexed addressing"); |
09d92015 MM |
7431 | return; |
7432 | } | |
7433 | ||
c19d1205 ZW |
7434 | if (((inst.instruction & WRITE_BACK) || !(inst.instruction & PRE_INDEX)) |
7435 | && (((inst.instruction & 0x000f0000) >> 16) | |
7436 | == ((inst.instruction & 0x0000f000) >> 12))) | |
7437 | as_warn ((inst.instruction & LOAD_BIT) | |
7438 | ? _("destination register same as write-back base") | |
7439 | : _("source register same as write-back base")); | |
09d92015 MM |
7440 | } |
7441 | ||
c19d1205 ZW |
7442 | /* inst.operands[i] was set up by parse_address. Encode it into an |
7443 | ARM-format mode 2 load or store instruction. If is_t is true, | |
7444 | reject forms that cannot be used with a T instruction (i.e. not | |
7445 | post-indexed). */ | |
a737bd4d | 7446 | static void |
c19d1205 | 7447 | encode_arm_addr_mode_2 (int i, bfd_boolean is_t) |
09d92015 | 7448 | { |
5be8be5d DG |
7449 | const bfd_boolean is_pc = (inst.operands[i].reg == REG_PC); |
7450 | ||
c19d1205 | 7451 | encode_arm_addr_mode_common (i, is_t); |
a737bd4d | 7452 | |
c19d1205 | 7453 | if (inst.operands[i].immisreg) |
09d92015 | 7454 | { |
5be8be5d DG |
7455 | constraint ((inst.operands[i].imm == REG_PC |
7456 | || (is_pc && inst.operands[i].writeback)), | |
7457 | BAD_PC_ADDRESSING); | |
c19d1205 ZW |
7458 | inst.instruction |= INST_IMMEDIATE; /* yes, this is backwards */ |
7459 | inst.instruction |= inst.operands[i].imm; | |
7460 | if (!inst.operands[i].negative) | |
7461 | inst.instruction |= INDEX_UP; | |
7462 | if (inst.operands[i].shifted) | |
7463 | { | |
7464 | if (inst.operands[i].shift_kind == SHIFT_RRX) | |
7465 | inst.instruction |= SHIFT_ROR << 5; | |
7466 | else | |
7467 | { | |
7468 | inst.instruction |= inst.operands[i].shift_kind << 5; | |
7469 | inst.reloc.type = BFD_RELOC_ARM_SHIFT_IMM; | |
7470 | } | |
7471 | } | |
09d92015 | 7472 | } |
c19d1205 | 7473 | else /* immediate offset in inst.reloc */ |
09d92015 | 7474 | { |
5be8be5d DG |
7475 | if (is_pc && !inst.reloc.pc_rel) |
7476 | { | |
7477 | const bfd_boolean is_load = ((inst.instruction & LOAD_BIT) != 0); | |
23a10334 JZ |
7478 | |
7479 | /* If is_t is TRUE, it's called from do_ldstt. ldrt/strt | |
7480 | cannot use PC in addressing. | |
7481 | PC cannot be used in writeback addressing, either. */ | |
7482 | constraint ((is_t || inst.operands[i].writeback), | |
5be8be5d | 7483 | BAD_PC_ADDRESSING); |
23a10334 | 7484 | |
dc5ec521 | 7485 | /* Use of PC in str is deprecated for ARMv7. */ |
23a10334 JZ |
7486 | if (warn_on_deprecated |
7487 | && !is_load | |
7488 | && ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v7)) | |
5c3696f8 | 7489 | as_tsktsk (_("use of PC in this instruction is deprecated")); |
5be8be5d DG |
7490 | } |
7491 | ||
c19d1205 | 7492 | if (inst.reloc.type == BFD_RELOC_UNUSED) |
26d97720 NS |
7493 | { |
7494 | /* Prefer + for zero encoded value. */ | |
7495 | if (!inst.operands[i].negative) | |
7496 | inst.instruction |= INDEX_UP; | |
7497 | inst.reloc.type = BFD_RELOC_ARM_OFFSET_IMM; | |
7498 | } | |
09d92015 | 7499 | } |
09d92015 MM |
7500 | } |
7501 | ||
c19d1205 ZW |
7502 | /* inst.operands[i] was set up by parse_address. Encode it into an |
7503 | ARM-format mode 3 load or store instruction. Reject forms that | |
7504 | cannot be used with such instructions. If is_t is true, reject | |
7505 | forms that cannot be used with a T instruction (i.e. not | |
7506 | post-indexed). */ | |
7507 | static void | |
7508 | encode_arm_addr_mode_3 (int i, bfd_boolean is_t) | |
09d92015 | 7509 | { |
c19d1205 | 7510 | if (inst.operands[i].immisreg && inst.operands[i].shifted) |
09d92015 | 7511 | { |
c19d1205 ZW |
7512 | inst.error = _("instruction does not accept scaled register index"); |
7513 | return; | |
09d92015 | 7514 | } |
a737bd4d | 7515 | |
c19d1205 | 7516 | encode_arm_addr_mode_common (i, is_t); |
a737bd4d | 7517 | |
c19d1205 ZW |
7518 | if (inst.operands[i].immisreg) |
7519 | { | |
5be8be5d | 7520 | constraint ((inst.operands[i].imm == REG_PC |
eb9f3f00 | 7521 | || (is_t && inst.operands[i].reg == REG_PC)), |
5be8be5d | 7522 | BAD_PC_ADDRESSING); |
eb9f3f00 JB |
7523 | constraint (inst.operands[i].reg == REG_PC && inst.operands[i].writeback, |
7524 | BAD_PC_WRITEBACK); | |
c19d1205 ZW |
7525 | inst.instruction |= inst.operands[i].imm; |
7526 | if (!inst.operands[i].negative) | |
7527 | inst.instruction |= INDEX_UP; | |
7528 | } | |
7529 | else /* immediate offset in inst.reloc */ | |
7530 | { | |
5be8be5d DG |
7531 | constraint ((inst.operands[i].reg == REG_PC && !inst.reloc.pc_rel |
7532 | && inst.operands[i].writeback), | |
7533 | BAD_PC_WRITEBACK); | |
c19d1205 ZW |
7534 | inst.instruction |= HWOFFSET_IMM; |
7535 | if (inst.reloc.type == BFD_RELOC_UNUSED) | |
26d97720 NS |
7536 | { |
7537 | /* Prefer + for zero encoded value. */ | |
7538 | if (!inst.operands[i].negative) | |
7539 | inst.instruction |= INDEX_UP; | |
7540 | ||
7541 | inst.reloc.type = BFD_RELOC_ARM_OFFSET_IMM8; | |
7542 | } | |
c19d1205 | 7543 | } |
a737bd4d NC |
7544 | } |
7545 | ||
8335d6aa JW |
7546 | /* Write immediate bits [7:0] to the following locations: |
7547 | ||
7548 | |28/24|23 19|18 16|15 4|3 0| | |
7549 | | a |x x x x x|b c d|x x x x x x x x x x x x|e f g h| | |
7550 | ||
7551 | This function is used by VMOV/VMVN/VORR/VBIC. */ | |
7552 | ||
7553 | static void | |
7554 | neon_write_immbits (unsigned immbits) | |
7555 | { | |
7556 | inst.instruction |= immbits & 0xf; | |
7557 | inst.instruction |= ((immbits >> 4) & 0x7) << 16; | |
7558 | inst.instruction |= ((immbits >> 7) & 0x1) << (thumb_mode ? 28 : 24); | |
7559 | } | |
7560 | ||
7561 | /* Invert low-order SIZE bits of XHI:XLO. */ | |
7562 | ||
7563 | static void | |
7564 | neon_invert_size (unsigned *xlo, unsigned *xhi, int size) | |
7565 | { | |
7566 | unsigned immlo = xlo ? *xlo : 0; | |
7567 | unsigned immhi = xhi ? *xhi : 0; | |
7568 | ||
7569 | switch (size) | |
7570 | { | |
7571 | case 8: | |
7572 | immlo = (~immlo) & 0xff; | |
7573 | break; | |
7574 | ||
7575 | case 16: | |
7576 | immlo = (~immlo) & 0xffff; | |
7577 | break; | |
7578 | ||
7579 | case 64: | |
7580 | immhi = (~immhi) & 0xffffffff; | |
7581 | /* fall through. */ | |
7582 | ||
7583 | case 32: | |
7584 | immlo = (~immlo) & 0xffffffff; | |
7585 | break; | |
7586 | ||
7587 | default: | |
7588 | abort (); | |
7589 | } | |
7590 | ||
7591 | if (xlo) | |
7592 | *xlo = immlo; | |
7593 | ||
7594 | if (xhi) | |
7595 | *xhi = immhi; | |
7596 | } | |
7597 | ||
7598 | /* True if IMM has form 0bAAAAAAAABBBBBBBBCCCCCCCCDDDDDDDD for bits | |
7599 | A, B, C, D. */ | |
09d92015 | 7600 | |
c19d1205 | 7601 | static int |
8335d6aa | 7602 | neon_bits_same_in_bytes (unsigned imm) |
09d92015 | 7603 | { |
8335d6aa JW |
7604 | return ((imm & 0x000000ff) == 0 || (imm & 0x000000ff) == 0x000000ff) |
7605 | && ((imm & 0x0000ff00) == 0 || (imm & 0x0000ff00) == 0x0000ff00) | |
7606 | && ((imm & 0x00ff0000) == 0 || (imm & 0x00ff0000) == 0x00ff0000) | |
7607 | && ((imm & 0xff000000) == 0 || (imm & 0xff000000) == 0xff000000); | |
7608 | } | |
a737bd4d | 7609 | |
8335d6aa | 7610 | /* For immediate of above form, return 0bABCD. */ |
09d92015 | 7611 | |
8335d6aa JW |
7612 | static unsigned |
7613 | neon_squash_bits (unsigned imm) | |
7614 | { | |
7615 | return (imm & 0x01) | ((imm & 0x0100) >> 7) | ((imm & 0x010000) >> 14) | |
7616 | | ((imm & 0x01000000) >> 21); | |
7617 | } | |
7618 | ||
7619 | /* Compress quarter-float representation to 0b...000 abcdefgh. */ | |
7620 | ||
7621 | static unsigned | |
7622 | neon_qfloat_bits (unsigned imm) | |
7623 | { | |
7624 | return ((imm >> 19) & 0x7f) | ((imm >> 24) & 0x80); | |
7625 | } | |
7626 | ||
7627 | /* Returns CMODE. IMMBITS [7:0] is set to bits suitable for inserting into | |
7628 | the instruction. *OP is passed as the initial value of the op field, and | |
7629 | may be set to a different value depending on the constant (i.e. | |
7630 | "MOV I64, 0bAAAAAAAABBBB..." which uses OP = 1 despite being MOV not | |
7631 | MVN). If the immediate looks like a repeated pattern then also | |
7632 | try smaller element sizes. */ | |
7633 | ||
7634 | static int | |
7635 | neon_cmode_for_move_imm (unsigned immlo, unsigned immhi, int float_p, | |
7636 | unsigned *immbits, int *op, int size, | |
7637 | enum neon_el_type type) | |
7638 | { | |
7639 | /* Only permit float immediates (including 0.0/-0.0) if the operand type is | |
7640 | float. */ | |
7641 | if (type == NT_float && !float_p) | |
7642 | return FAIL; | |
7643 | ||
7644 | if (type == NT_float && is_quarter_float (immlo) && immhi == 0) | |
09d92015 | 7645 | { |
8335d6aa JW |
7646 | if (size != 32 || *op == 1) |
7647 | return FAIL; | |
7648 | *immbits = neon_qfloat_bits (immlo); | |
7649 | return 0xf; | |
7650 | } | |
7651 | ||
7652 | if (size == 64) | |
7653 | { | |
7654 | if (neon_bits_same_in_bytes (immhi) | |
7655 | && neon_bits_same_in_bytes (immlo)) | |
c19d1205 | 7656 | { |
8335d6aa JW |
7657 | if (*op == 1) |
7658 | return FAIL; | |
7659 | *immbits = (neon_squash_bits (immhi) << 4) | |
7660 | | neon_squash_bits (immlo); | |
7661 | *op = 1; | |
7662 | return 0xe; | |
c19d1205 | 7663 | } |
a737bd4d | 7664 | |
8335d6aa JW |
7665 | if (immhi != immlo) |
7666 | return FAIL; | |
7667 | } | |
a737bd4d | 7668 | |
8335d6aa | 7669 | if (size >= 32) |
09d92015 | 7670 | { |
8335d6aa | 7671 | if (immlo == (immlo & 0x000000ff)) |
c19d1205 | 7672 | { |
8335d6aa JW |
7673 | *immbits = immlo; |
7674 | return 0x0; | |
c19d1205 | 7675 | } |
8335d6aa | 7676 | else if (immlo == (immlo & 0x0000ff00)) |
c19d1205 | 7677 | { |
8335d6aa JW |
7678 | *immbits = immlo >> 8; |
7679 | return 0x2; | |
c19d1205 | 7680 | } |
8335d6aa JW |
7681 | else if (immlo == (immlo & 0x00ff0000)) |
7682 | { | |
7683 | *immbits = immlo >> 16; | |
7684 | return 0x4; | |
7685 | } | |
7686 | else if (immlo == (immlo & 0xff000000)) | |
7687 | { | |
7688 | *immbits = immlo >> 24; | |
7689 | return 0x6; | |
7690 | } | |
7691 | else if (immlo == ((immlo & 0x0000ff00) | 0x000000ff)) | |
7692 | { | |
7693 | *immbits = (immlo >> 8) & 0xff; | |
7694 | return 0xc; | |
7695 | } | |
7696 | else if (immlo == ((immlo & 0x00ff0000) | 0x0000ffff)) | |
7697 | { | |
7698 | *immbits = (immlo >> 16) & 0xff; | |
7699 | return 0xd; | |
7700 | } | |
7701 | ||
7702 | if ((immlo & 0xffff) != (immlo >> 16)) | |
7703 | return FAIL; | |
7704 | immlo &= 0xffff; | |
09d92015 | 7705 | } |
a737bd4d | 7706 | |
8335d6aa | 7707 | if (size >= 16) |
4962c51a | 7708 | { |
8335d6aa JW |
7709 | if (immlo == (immlo & 0x000000ff)) |
7710 | { | |
7711 | *immbits = immlo; | |
7712 | return 0x8; | |
7713 | } | |
7714 | else if (immlo == (immlo & 0x0000ff00)) | |
7715 | { | |
7716 | *immbits = immlo >> 8; | |
7717 | return 0xa; | |
7718 | } | |
7719 | ||
7720 | if ((immlo & 0xff) != (immlo >> 8)) | |
7721 | return FAIL; | |
7722 | immlo &= 0xff; | |
4962c51a MS |
7723 | } |
7724 | ||
8335d6aa JW |
7725 | if (immlo == (immlo & 0x000000ff)) |
7726 | { | |
7727 | /* Don't allow MVN with 8-bit immediate. */ | |
7728 | if (*op == 1) | |
7729 | return FAIL; | |
7730 | *immbits = immlo; | |
7731 | return 0xe; | |
7732 | } | |
26d97720 | 7733 | |
8335d6aa | 7734 | return FAIL; |
c19d1205 | 7735 | } |
a737bd4d | 7736 | |
8335d6aa JW |
7737 | enum lit_type |
7738 | { | |
7739 | CONST_THUMB, | |
7740 | CONST_ARM, | |
7741 | CONST_VEC | |
7742 | }; | |
7743 | ||
c19d1205 ZW |
7744 | /* inst.reloc.exp describes an "=expr" load pseudo-operation. |
7745 | Determine whether it can be performed with a move instruction; if | |
7746 | it can, convert inst.instruction to that move instruction and | |
c921be7d NC |
7747 | return TRUE; if it can't, convert inst.instruction to a literal-pool |
7748 | load and return FALSE. If this is not a valid thing to do in the | |
7749 | current context, set inst.error and return TRUE. | |
a737bd4d | 7750 | |
c19d1205 ZW |
7751 | inst.operands[i] describes the destination register. */ |
7752 | ||
c921be7d | 7753 | static bfd_boolean |
8335d6aa | 7754 | move_or_literal_pool (int i, enum lit_type t, bfd_boolean mode_3) |
c19d1205 | 7755 | { |
53365c0d | 7756 | unsigned long tbit; |
8335d6aa JW |
7757 | bfd_boolean thumb_p = (t == CONST_THUMB); |
7758 | bfd_boolean arm_p = (t == CONST_ARM); | |
7759 | bfd_boolean vec64_p = (t == CONST_VEC) && !inst.operands[i].issingle; | |
53365c0d PB |
7760 | |
7761 | if (thumb_p) | |
7762 | tbit = (inst.instruction > 0xffff) ? THUMB2_LOAD_BIT : THUMB_LOAD_BIT; | |
7763 | else | |
7764 | tbit = LOAD_BIT; | |
7765 | ||
7766 | if ((inst.instruction & tbit) == 0) | |
09d92015 | 7767 | { |
c19d1205 | 7768 | inst.error = _("invalid pseudo operation"); |
c921be7d | 7769 | return TRUE; |
09d92015 | 7770 | } |
8335d6aa JW |
7771 | if (inst.reloc.exp.X_op != O_constant |
7772 | && inst.reloc.exp.X_op != O_symbol | |
7773 | && inst.reloc.exp.X_op != O_big) | |
09d92015 MM |
7774 | { |
7775 | inst.error = _("constant expression expected"); | |
c921be7d | 7776 | return TRUE; |
09d92015 | 7777 | } |
8335d6aa JW |
7778 | if ((inst.reloc.exp.X_op == O_constant |
7779 | || inst.reloc.exp.X_op == O_big) | |
7780 | && !inst.operands[i].issingle) | |
7781 | { | |
7782 | if (thumb_p && inst.reloc.exp.X_op == O_constant) | |
7783 | { | |
7784 | if (!unified_syntax && (inst.reloc.exp.X_add_number & ~0xFF) == 0) | |
7785 | { | |
7786 | /* This can be done with a mov(1) instruction. */ | |
7787 | inst.instruction = T_OPCODE_MOV_I8 | (inst.operands[i].reg << 8); | |
7788 | inst.instruction |= inst.reloc.exp.X_add_number; | |
7789 | return TRUE; | |
7790 | } | |
7791 | } | |
7792 | else if (arm_p && inst.reloc.exp.X_op == O_constant) | |
7793 | { | |
7794 | int value = encode_arm_immediate (inst.reloc.exp.X_add_number); | |
7795 | if (value != FAIL) | |
7796 | { | |
7797 | /* This can be done with a mov instruction. */ | |
7798 | inst.instruction &= LITERAL_MASK; | |
7799 | inst.instruction |= INST_IMMEDIATE | (OPCODE_MOV << DATA_OP_SHIFT); | |
7800 | inst.instruction |= value & 0xfff; | |
7801 | return TRUE; | |
7802 | } | |
7803 | ||
7804 | value = encode_arm_immediate (~inst.reloc.exp.X_add_number); | |
7805 | if (value != FAIL) | |
7806 | { | |
7807 | /* This can be done with a mvn instruction. */ | |
7808 | inst.instruction &= LITERAL_MASK; | |
7809 | inst.instruction |= INST_IMMEDIATE | (OPCODE_MVN << DATA_OP_SHIFT); | |
7810 | inst.instruction |= value & 0xfff; | |
7811 | return TRUE; | |
7812 | } | |
7813 | } | |
7814 | else if (vec64_p) | |
7815 | { | |
7816 | int op = 0; | |
7817 | unsigned immbits = 0; | |
7818 | unsigned immlo = inst.operands[1].imm; | |
7819 | unsigned immhi = inst.operands[1].regisimm | |
7820 | ? inst.operands[1].reg | |
7821 | : inst.reloc.exp.X_unsigned | |
7822 | ? 0 | |
2569ceb0 | 7823 | : ((bfd_int64_t)((int) immlo)) >> 32; |
8335d6aa JW |
7824 | int cmode = neon_cmode_for_move_imm (immlo, immhi, FALSE, &immbits, |
7825 | &op, 64, NT_invtype); | |
7826 | ||
7827 | if (cmode == FAIL) | |
7828 | { | |
7829 | neon_invert_size (&immlo, &immhi, 64); | |
7830 | op = !op; | |
7831 | cmode = neon_cmode_for_move_imm (immlo, immhi, FALSE, &immbits, | |
7832 | &op, 64, NT_invtype); | |
7833 | } | |
7834 | if (cmode != FAIL) | |
7835 | { | |
7836 | inst.instruction = (inst.instruction & VLDR_VMOV_SAME) | |
7837 | | (1 << 23) | |
7838 | | (cmode << 8) | |
7839 | | (op << 5) | |
7840 | | (1 << 4); | |
7841 | /* Fill other bits in vmov encoding for both thumb and arm. */ | |
7842 | if (thumb_mode) | |
7843 | inst.instruction |= (0x7 << 29) | (0xF << 24); | |
7844 | else | |
7845 | inst.instruction |= (0xF << 28) | (0x1 << 25); | |
7846 | neon_write_immbits (immbits); | |
7847 | return TRUE; | |
7848 | } | |
7849 | } | |
7850 | } | |
7851 | ||
7852 | if (add_to_lit_pool ((!inst.operands[i].isvec | |
7853 | || inst.operands[i].issingle) ? 4 : 8) == FAIL) | |
7854 | return TRUE; | |
7855 | ||
7856 | inst.operands[1].reg = REG_PC; | |
7857 | inst.operands[1].isreg = 1; | |
7858 | inst.operands[1].preind = 1; | |
7859 | inst.reloc.pc_rel = 1; | |
7860 | inst.reloc.type = (thumb_p | |
7861 | ? BFD_RELOC_ARM_THUMB_OFFSET | |
7862 | : (mode_3 | |
7863 | ? BFD_RELOC_ARM_HWLITERAL | |
7864 | : BFD_RELOC_ARM_LITERAL)); | |
7865 | return FALSE; | |
7866 | } | |
7867 | ||
7868 | /* inst.operands[i] was set up by parse_address. Encode it into an | |
7869 | ARM-format instruction. Reject all forms which cannot be encoded | |
7870 | into a coprocessor load/store instruction. If wb_ok is false, | |
7871 | reject use of writeback; if unind_ok is false, reject use of | |
7872 | unindexed addressing. If reloc_override is not 0, use it instead | |
7873 | of BFD_ARM_CP_OFF_IMM, unless the initial relocation is a group one | |
7874 | (in which case it is preserved). */ | |
7875 | ||
7876 | static int | |
7877 | encode_arm_cp_address (int i, int wb_ok, int unind_ok, int reloc_override) | |
7878 | { | |
7879 | if (!inst.operands[i].isreg) | |
7880 | { | |
7881 | gas_assert (inst.operands[0].isvec); | |
7882 | if (move_or_literal_pool (0, CONST_VEC, /*mode_3=*/FALSE)) | |
7883 | return SUCCESS; | |
7884 | } | |
7885 | ||
7886 | inst.instruction |= inst.operands[i].reg << 16; | |
7887 | ||
7888 | gas_assert (!(inst.operands[i].preind && inst.operands[i].postind)); | |
7889 | ||
7890 | if (!inst.operands[i].preind && !inst.operands[i].postind) /* unindexed */ | |
7891 | { | |
7892 | gas_assert (!inst.operands[i].writeback); | |
7893 | if (!unind_ok) | |
7894 | { | |
7895 | inst.error = _("instruction does not support unindexed addressing"); | |
7896 | return FAIL; | |
7897 | } | |
7898 | inst.instruction |= inst.operands[i].imm; | |
7899 | inst.instruction |= INDEX_UP; | |
7900 | return SUCCESS; | |
7901 | } | |
7902 | ||
7903 | if (inst.operands[i].preind) | |
7904 | inst.instruction |= PRE_INDEX; | |
7905 | ||
7906 | if (inst.operands[i].writeback) | |
09d92015 | 7907 | { |
8335d6aa | 7908 | if (inst.operands[i].reg == REG_PC) |
c19d1205 | 7909 | { |
8335d6aa JW |
7910 | inst.error = _("pc may not be used with write-back"); |
7911 | return FAIL; | |
c19d1205 | 7912 | } |
8335d6aa | 7913 | if (!wb_ok) |
c19d1205 | 7914 | { |
8335d6aa JW |
7915 | inst.error = _("instruction does not support writeback"); |
7916 | return FAIL; | |
c19d1205 | 7917 | } |
8335d6aa | 7918 | inst.instruction |= WRITE_BACK; |
09d92015 MM |
7919 | } |
7920 | ||
8335d6aa JW |
7921 | if (reloc_override) |
7922 | inst.reloc.type = (bfd_reloc_code_real_type) reloc_override; | |
7923 | else if ((inst.reloc.type < BFD_RELOC_ARM_ALU_PC_G0_NC | |
7924 | || inst.reloc.type > BFD_RELOC_ARM_LDC_SB_G2) | |
7925 | && inst.reloc.type != BFD_RELOC_ARM_LDR_PC_G0) | |
c19d1205 | 7926 | { |
8335d6aa JW |
7927 | if (thumb_mode) |
7928 | inst.reloc.type = BFD_RELOC_ARM_T32_CP_OFF_IMM; | |
7929 | else | |
7930 | inst.reloc.type = BFD_RELOC_ARM_CP_OFF_IMM; | |
c19d1205 | 7931 | } |
8335d6aa JW |
7932 | |
7933 | /* Prefer + for zero encoded value. */ | |
7934 | if (!inst.operands[i].negative) | |
7935 | inst.instruction |= INDEX_UP; | |
7936 | ||
7937 | return SUCCESS; | |
09d92015 MM |
7938 | } |
7939 | ||
5f4273c7 | 7940 | /* Functions for instruction encoding, sorted by sub-architecture. |
c19d1205 ZW |
7941 | First some generics; their names are taken from the conventional |
7942 | bit positions for register arguments in ARM format instructions. */ | |
09d92015 | 7943 | |
a737bd4d | 7944 | static void |
c19d1205 | 7945 | do_noargs (void) |
09d92015 | 7946 | { |
c19d1205 | 7947 | } |
a737bd4d | 7948 | |
c19d1205 ZW |
7949 | static void |
7950 | do_rd (void) | |
7951 | { | |
7952 | inst.instruction |= inst.operands[0].reg << 12; | |
7953 | } | |
a737bd4d | 7954 | |
c19d1205 ZW |
7955 | static void |
7956 | do_rd_rm (void) | |
7957 | { | |
7958 | inst.instruction |= inst.operands[0].reg << 12; | |
7959 | inst.instruction |= inst.operands[1].reg; | |
7960 | } | |
09d92015 | 7961 | |
9eb6c0f1 MGD |
7962 | static void |
7963 | do_rm_rn (void) | |
7964 | { | |
7965 | inst.instruction |= inst.operands[0].reg; | |
7966 | inst.instruction |= inst.operands[1].reg << 16; | |
7967 | } | |
7968 | ||
c19d1205 ZW |
7969 | static void |
7970 | do_rd_rn (void) | |
7971 | { | |
7972 | inst.instruction |= inst.operands[0].reg << 12; | |
7973 | inst.instruction |= inst.operands[1].reg << 16; | |
7974 | } | |
a737bd4d | 7975 | |
c19d1205 ZW |
7976 | static void |
7977 | do_rn_rd (void) | |
7978 | { | |
7979 | inst.instruction |= inst.operands[0].reg << 16; | |
7980 | inst.instruction |= inst.operands[1].reg << 12; | |
7981 | } | |
09d92015 | 7982 | |
59d09be6 MGD |
7983 | static bfd_boolean |
7984 | check_obsolete (const arm_feature_set *feature, const char *msg) | |
7985 | { | |
7986 | if (ARM_CPU_IS_ANY (cpu_variant)) | |
7987 | { | |
5c3696f8 | 7988 | as_tsktsk ("%s", msg); |
59d09be6 MGD |
7989 | return TRUE; |
7990 | } | |
7991 | else if (ARM_CPU_HAS_FEATURE (cpu_variant, *feature)) | |
7992 | { | |
7993 | as_bad ("%s", msg); | |
7994 | return TRUE; | |
7995 | } | |
7996 | ||
7997 | return FALSE; | |
7998 | } | |
7999 | ||
c19d1205 ZW |
8000 | static void |
8001 | do_rd_rm_rn (void) | |
8002 | { | |
9a64e435 | 8003 | unsigned Rn = inst.operands[2].reg; |
708587a4 | 8004 | /* Enforce restrictions on SWP instruction. */ |
9a64e435 | 8005 | if ((inst.instruction & 0x0fbfffff) == 0x01000090) |
56adecf4 DG |
8006 | { |
8007 | constraint (Rn == inst.operands[0].reg || Rn == inst.operands[1].reg, | |
8008 | _("Rn must not overlap other operands")); | |
8009 | ||
59d09be6 MGD |
8010 | /* SWP{b} is obsolete for ARMv8-A, and deprecated for ARMv6* and ARMv7. |
8011 | */ | |
8012 | if (!check_obsolete (&arm_ext_v8, | |
8013 | _("swp{b} use is obsoleted for ARMv8 and later")) | |
8014 | && warn_on_deprecated | |
8015 | && ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v6)) | |
5c3696f8 | 8016 | as_tsktsk (_("swp{b} use is deprecated for ARMv6 and ARMv7")); |
56adecf4 | 8017 | } |
59d09be6 | 8018 | |
c19d1205 ZW |
8019 | inst.instruction |= inst.operands[0].reg << 12; |
8020 | inst.instruction |= inst.operands[1].reg; | |
9a64e435 | 8021 | inst.instruction |= Rn << 16; |
c19d1205 | 8022 | } |
09d92015 | 8023 | |
c19d1205 ZW |
8024 | static void |
8025 | do_rd_rn_rm (void) | |
8026 | { | |
8027 | inst.instruction |= inst.operands[0].reg << 12; | |
8028 | inst.instruction |= inst.operands[1].reg << 16; | |
8029 | inst.instruction |= inst.operands[2].reg; | |
8030 | } | |
a737bd4d | 8031 | |
c19d1205 ZW |
8032 | static void |
8033 | do_rm_rd_rn (void) | |
8034 | { | |
5be8be5d DG |
8035 | constraint ((inst.operands[2].reg == REG_PC), BAD_PC); |
8036 | constraint (((inst.reloc.exp.X_op != O_constant | |
8037 | && inst.reloc.exp.X_op != O_illegal) | |
8038 | || inst.reloc.exp.X_add_number != 0), | |
8039 | BAD_ADDR_MODE); | |
c19d1205 ZW |
8040 | inst.instruction |= inst.operands[0].reg; |
8041 | inst.instruction |= inst.operands[1].reg << 12; | |
8042 | inst.instruction |= inst.operands[2].reg << 16; | |
8043 | } | |
09d92015 | 8044 | |
c19d1205 ZW |
8045 | static void |
8046 | do_imm0 (void) | |
8047 | { | |
8048 | inst.instruction |= inst.operands[0].imm; | |
8049 | } | |
09d92015 | 8050 | |
c19d1205 ZW |
8051 | static void |
8052 | do_rd_cpaddr (void) | |
8053 | { | |
8054 | inst.instruction |= inst.operands[0].reg << 12; | |
8055 | encode_arm_cp_address (1, TRUE, TRUE, 0); | |
09d92015 | 8056 | } |
a737bd4d | 8057 | |
c19d1205 ZW |
8058 | /* ARM instructions, in alphabetical order by function name (except |
8059 | that wrapper functions appear immediately after the function they | |
8060 | wrap). */ | |
09d92015 | 8061 | |
c19d1205 ZW |
8062 | /* This is a pseudo-op of the form "adr rd, label" to be converted |
8063 | into a relative address of the form "add rd, pc, #label-.-8". */ | |
09d92015 MM |
8064 | |
8065 | static void | |
c19d1205 | 8066 | do_adr (void) |
09d92015 | 8067 | { |
c19d1205 | 8068 | inst.instruction |= (inst.operands[0].reg << 12); /* Rd */ |
a737bd4d | 8069 | |
c19d1205 ZW |
8070 | /* Frag hacking will turn this into a sub instruction if the offset turns |
8071 | out to be negative. */ | |
8072 | inst.reloc.type = BFD_RELOC_ARM_IMMEDIATE; | |
c19d1205 | 8073 | inst.reloc.pc_rel = 1; |
2fc8bdac | 8074 | inst.reloc.exp.X_add_number -= 8; |
c19d1205 | 8075 | } |
b99bd4ef | 8076 | |
c19d1205 ZW |
8077 | /* This is a pseudo-op of the form "adrl rd, label" to be converted |
8078 | into a relative address of the form: | |
8079 | add rd, pc, #low(label-.-8)" | |
8080 | add rd, rd, #high(label-.-8)" */ | |
b99bd4ef | 8081 | |
c19d1205 ZW |
8082 | static void |
8083 | do_adrl (void) | |
8084 | { | |
8085 | inst.instruction |= (inst.operands[0].reg << 12); /* Rd */ | |
a737bd4d | 8086 | |
c19d1205 ZW |
8087 | /* Frag hacking will turn this into a sub instruction if the offset turns |
8088 | out to be negative. */ | |
8089 | inst.reloc.type = BFD_RELOC_ARM_ADRL_IMMEDIATE; | |
c19d1205 ZW |
8090 | inst.reloc.pc_rel = 1; |
8091 | inst.size = INSN_SIZE * 2; | |
2fc8bdac | 8092 | inst.reloc.exp.X_add_number -= 8; |
b99bd4ef NC |
8093 | } |
8094 | ||
b99bd4ef | 8095 | static void |
c19d1205 | 8096 | do_arit (void) |
b99bd4ef | 8097 | { |
c19d1205 ZW |
8098 | if (!inst.operands[1].present) |
8099 | inst.operands[1].reg = inst.operands[0].reg; | |
8100 | inst.instruction |= inst.operands[0].reg << 12; | |
8101 | inst.instruction |= inst.operands[1].reg << 16; | |
8102 | encode_arm_shifter_operand (2); | |
8103 | } | |
b99bd4ef | 8104 | |
62b3e311 PB |
8105 | static void |
8106 | do_barrier (void) | |
8107 | { | |
8108 | if (inst.operands[0].present) | |
ccb84d65 | 8109 | inst.instruction |= inst.operands[0].imm; |
62b3e311 PB |
8110 | else |
8111 | inst.instruction |= 0xf; | |
8112 | } | |
8113 | ||
c19d1205 ZW |
8114 | static void |
8115 | do_bfc (void) | |
8116 | { | |
8117 | unsigned int msb = inst.operands[1].imm + inst.operands[2].imm; | |
8118 | constraint (msb > 32, _("bit-field extends past end of register")); | |
8119 | /* The instruction encoding stores the LSB and MSB, | |
8120 | not the LSB and width. */ | |
8121 | inst.instruction |= inst.operands[0].reg << 12; | |
8122 | inst.instruction |= inst.operands[1].imm << 7; | |
8123 | inst.instruction |= (msb - 1) << 16; | |
8124 | } | |
b99bd4ef | 8125 | |
c19d1205 ZW |
8126 | static void |
8127 | do_bfi (void) | |
8128 | { | |
8129 | unsigned int msb; | |
b99bd4ef | 8130 | |
c19d1205 ZW |
8131 | /* #0 in second position is alternative syntax for bfc, which is |
8132 | the same instruction but with REG_PC in the Rm field. */ | |
8133 | if (!inst.operands[1].isreg) | |
8134 | inst.operands[1].reg = REG_PC; | |
b99bd4ef | 8135 | |
c19d1205 ZW |
8136 | msb = inst.operands[2].imm + inst.operands[3].imm; |
8137 | constraint (msb > 32, _("bit-field extends past end of register")); | |
8138 | /* The instruction encoding stores the LSB and MSB, | |
8139 | not the LSB and width. */ | |
8140 | inst.instruction |= inst.operands[0].reg << 12; | |
8141 | inst.instruction |= inst.operands[1].reg; | |
8142 | inst.instruction |= inst.operands[2].imm << 7; | |
8143 | inst.instruction |= (msb - 1) << 16; | |
b99bd4ef NC |
8144 | } |
8145 | ||
b99bd4ef | 8146 | static void |
c19d1205 | 8147 | do_bfx (void) |
b99bd4ef | 8148 | { |
c19d1205 ZW |
8149 | constraint (inst.operands[2].imm + inst.operands[3].imm > 32, |
8150 | _("bit-field extends past end of register")); | |
8151 | inst.instruction |= inst.operands[0].reg << 12; | |
8152 | inst.instruction |= inst.operands[1].reg; | |
8153 | inst.instruction |= inst.operands[2].imm << 7; | |
8154 | inst.instruction |= (inst.operands[3].imm - 1) << 16; | |
8155 | } | |
09d92015 | 8156 | |
c19d1205 ZW |
8157 | /* ARM V5 breakpoint instruction (argument parse) |
8158 | BKPT <16 bit unsigned immediate> | |
8159 | Instruction is not conditional. | |
8160 | The bit pattern given in insns[] has the COND_ALWAYS condition, | |
8161 | and it is an error if the caller tried to override that. */ | |
b99bd4ef | 8162 | |
c19d1205 ZW |
8163 | static void |
8164 | do_bkpt (void) | |
8165 | { | |
8166 | /* Top 12 of 16 bits to bits 19:8. */ | |
8167 | inst.instruction |= (inst.operands[0].imm & 0xfff0) << 4; | |
09d92015 | 8168 | |
c19d1205 ZW |
8169 | /* Bottom 4 of 16 bits to bits 3:0. */ |
8170 | inst.instruction |= inst.operands[0].imm & 0xf; | |
8171 | } | |
09d92015 | 8172 | |
c19d1205 ZW |
8173 | static void |
8174 | encode_branch (int default_reloc) | |
8175 | { | |
8176 | if (inst.operands[0].hasreloc) | |
8177 | { | |
0855e32b NS |
8178 | constraint (inst.operands[0].imm != BFD_RELOC_ARM_PLT32 |
8179 | && inst.operands[0].imm != BFD_RELOC_ARM_TLS_CALL, | |
8180 | _("the only valid suffixes here are '(plt)' and '(tlscall)'")); | |
8181 | inst.reloc.type = inst.operands[0].imm == BFD_RELOC_ARM_PLT32 | |
8182 | ? BFD_RELOC_ARM_PLT32 | |
8183 | : thumb_mode ? BFD_RELOC_ARM_THM_TLS_CALL : BFD_RELOC_ARM_TLS_CALL; | |
c19d1205 | 8184 | } |
b99bd4ef | 8185 | else |
9ae92b05 | 8186 | inst.reloc.type = (bfd_reloc_code_real_type) default_reloc; |
2fc8bdac | 8187 | inst.reloc.pc_rel = 1; |
b99bd4ef NC |
8188 | } |
8189 | ||
b99bd4ef | 8190 | static void |
c19d1205 | 8191 | do_branch (void) |
b99bd4ef | 8192 | { |
39b41c9c PB |
8193 | #ifdef OBJ_ELF |
8194 | if (EF_ARM_EABI_VERSION (meabi_flags) >= EF_ARM_EABI_VER4) | |
8195 | encode_branch (BFD_RELOC_ARM_PCREL_JUMP); | |
8196 | else | |
8197 | #endif | |
8198 | encode_branch (BFD_RELOC_ARM_PCREL_BRANCH); | |
8199 | } | |
8200 | ||
8201 | static void | |
8202 | do_bl (void) | |
8203 | { | |
8204 | #ifdef OBJ_ELF | |
8205 | if (EF_ARM_EABI_VERSION (meabi_flags) >= EF_ARM_EABI_VER4) | |
8206 | { | |
8207 | if (inst.cond == COND_ALWAYS) | |
8208 | encode_branch (BFD_RELOC_ARM_PCREL_CALL); | |
8209 | else | |
8210 | encode_branch (BFD_RELOC_ARM_PCREL_JUMP); | |
8211 | } | |
8212 | else | |
8213 | #endif | |
8214 | encode_branch (BFD_RELOC_ARM_PCREL_BRANCH); | |
c19d1205 | 8215 | } |
b99bd4ef | 8216 | |
c19d1205 ZW |
8217 | /* ARM V5 branch-link-exchange instruction (argument parse) |
8218 | BLX <target_addr> ie BLX(1) | |
8219 | BLX{<condition>} <Rm> ie BLX(2) | |
8220 | Unfortunately, there are two different opcodes for this mnemonic. | |
8221 | So, the insns[].value is not used, and the code here zaps values | |
8222 | into inst.instruction. | |
8223 | Also, the <target_addr> can be 25 bits, hence has its own reloc. */ | |
b99bd4ef | 8224 | |
c19d1205 ZW |
8225 | static void |
8226 | do_blx (void) | |
8227 | { | |
8228 | if (inst.operands[0].isreg) | |
b99bd4ef | 8229 | { |
c19d1205 ZW |
8230 | /* Arg is a register; the opcode provided by insns[] is correct. |
8231 | It is not illegal to do "blx pc", just useless. */ | |
8232 | if (inst.operands[0].reg == REG_PC) | |
8233 | as_tsktsk (_("use of r15 in blx in ARM mode is not really useful")); | |
b99bd4ef | 8234 | |
c19d1205 ZW |
8235 | inst.instruction |= inst.operands[0].reg; |
8236 | } | |
8237 | else | |
b99bd4ef | 8238 | { |
c19d1205 | 8239 | /* Arg is an address; this instruction cannot be executed |
267bf995 RR |
8240 | conditionally, and the opcode must be adjusted. |
8241 | We retain the BFD_RELOC_ARM_PCREL_BLX till the very end | |
8242 | where we generate out a BFD_RELOC_ARM_PCREL_CALL instead. */ | |
c19d1205 | 8243 | constraint (inst.cond != COND_ALWAYS, BAD_COND); |
2fc8bdac | 8244 | inst.instruction = 0xfa000000; |
267bf995 | 8245 | encode_branch (BFD_RELOC_ARM_PCREL_BLX); |
b99bd4ef | 8246 | } |
c19d1205 ZW |
8247 | } |
8248 | ||
8249 | static void | |
8250 | do_bx (void) | |
8251 | { | |
845b51d6 PB |
8252 | bfd_boolean want_reloc; |
8253 | ||
c19d1205 ZW |
8254 | if (inst.operands[0].reg == REG_PC) |
8255 | as_tsktsk (_("use of r15 in bx in ARM mode is not really useful")); | |
b99bd4ef | 8256 | |
c19d1205 | 8257 | inst.instruction |= inst.operands[0].reg; |
845b51d6 PB |
8258 | /* Output R_ARM_V4BX relocations if is an EABI object that looks like |
8259 | it is for ARMv4t or earlier. */ | |
8260 | want_reloc = !ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v5); | |
8261 | if (object_arch && !ARM_CPU_HAS_FEATURE (*object_arch, arm_ext_v5)) | |
8262 | want_reloc = TRUE; | |
8263 | ||
5ad34203 | 8264 | #ifdef OBJ_ELF |
845b51d6 | 8265 | if (EF_ARM_EABI_VERSION (meabi_flags) < EF_ARM_EABI_VER4) |
5ad34203 | 8266 | #endif |
584206db | 8267 | want_reloc = FALSE; |
845b51d6 PB |
8268 | |
8269 | if (want_reloc) | |
8270 | inst.reloc.type = BFD_RELOC_ARM_V4BX; | |
09d92015 MM |
8271 | } |
8272 | ||
c19d1205 ZW |
8273 | |
8274 | /* ARM v5TEJ. Jump to Jazelle code. */ | |
a737bd4d NC |
8275 | |
8276 | static void | |
c19d1205 | 8277 | do_bxj (void) |
a737bd4d | 8278 | { |
c19d1205 ZW |
8279 | if (inst.operands[0].reg == REG_PC) |
8280 | as_tsktsk (_("use of r15 in bxj is not really useful")); | |
8281 | ||
8282 | inst.instruction |= inst.operands[0].reg; | |
a737bd4d NC |
8283 | } |
8284 | ||
c19d1205 ZW |
8285 | /* Co-processor data operation: |
8286 | CDP{cond} <coproc>, <opcode_1>, <CRd>, <CRn>, <CRm>{, <opcode_2>} | |
8287 | CDP2 <coproc>, <opcode_1>, <CRd>, <CRn>, <CRm>{, <opcode_2>} */ | |
8288 | static void | |
8289 | do_cdp (void) | |
8290 | { | |
8291 | inst.instruction |= inst.operands[0].reg << 8; | |
8292 | inst.instruction |= inst.operands[1].imm << 20; | |
8293 | inst.instruction |= inst.operands[2].reg << 12; | |
8294 | inst.instruction |= inst.operands[3].reg << 16; | |
8295 | inst.instruction |= inst.operands[4].reg; | |
8296 | inst.instruction |= inst.operands[5].imm << 5; | |
8297 | } | |
a737bd4d NC |
8298 | |
8299 | static void | |
c19d1205 | 8300 | do_cmp (void) |
a737bd4d | 8301 | { |
c19d1205 ZW |
8302 | inst.instruction |= inst.operands[0].reg << 16; |
8303 | encode_arm_shifter_operand (1); | |
a737bd4d NC |
8304 | } |
8305 | ||
c19d1205 ZW |
8306 | /* Transfer between coprocessor and ARM registers. |
8307 | MRC{cond} <coproc>, <opcode_1>, <Rd>, <CRn>, <CRm>{, <opcode_2>} | |
8308 | MRC2 | |
8309 | MCR{cond} | |
8310 | MCR2 | |
8311 | ||
8312 | No special properties. */ | |
09d92015 | 8313 | |
dcbd0d71 MGD |
8314 | struct deprecated_coproc_regs_s |
8315 | { | |
8316 | unsigned cp; | |
8317 | int opc1; | |
8318 | unsigned crn; | |
8319 | unsigned crm; | |
8320 | int opc2; | |
8321 | arm_feature_set deprecated; | |
8322 | arm_feature_set obsoleted; | |
8323 | const char *dep_msg; | |
8324 | const char *obs_msg; | |
8325 | }; | |
8326 | ||
8327 | #define DEPR_ACCESS_V8 \ | |
8328 | N_("This coprocessor register access is deprecated in ARMv8") | |
8329 | ||
8330 | /* Table of all deprecated coprocessor registers. */ | |
8331 | static struct deprecated_coproc_regs_s deprecated_coproc_regs[] = | |
8332 | { | |
8333 | {15, 0, 7, 10, 5, /* CP15DMB. */ | |
8334 | ARM_FEATURE (ARM_EXT_V8, 0), ARM_FEATURE (0, 0), | |
8335 | DEPR_ACCESS_V8, NULL}, | |
8336 | {15, 0, 7, 10, 4, /* CP15DSB. */ | |
8337 | ARM_FEATURE (ARM_EXT_V8, 0), ARM_FEATURE (0, 0), | |
8338 | DEPR_ACCESS_V8, NULL}, | |
8339 | {15, 0, 7, 5, 4, /* CP15ISB. */ | |
8340 | ARM_FEATURE (ARM_EXT_V8, 0), ARM_FEATURE (0, 0), | |
8341 | DEPR_ACCESS_V8, NULL}, | |
8342 | {14, 6, 1, 0, 0, /* TEEHBR. */ | |
8343 | ARM_FEATURE (ARM_EXT_V8, 0), ARM_FEATURE (0, 0), | |
8344 | DEPR_ACCESS_V8, NULL}, | |
8345 | {14, 6, 0, 0, 0, /* TEECR. */ | |
8346 | ARM_FEATURE (ARM_EXT_V8, 0), ARM_FEATURE (0, 0), | |
8347 | DEPR_ACCESS_V8, NULL}, | |
8348 | }; | |
8349 | ||
8350 | #undef DEPR_ACCESS_V8 | |
8351 | ||
8352 | static const size_t deprecated_coproc_reg_count = | |
8353 | sizeof (deprecated_coproc_regs) / sizeof (deprecated_coproc_regs[0]); | |
8354 | ||
09d92015 | 8355 | static void |
c19d1205 | 8356 | do_co_reg (void) |
09d92015 | 8357 | { |
fdfde340 | 8358 | unsigned Rd; |
dcbd0d71 | 8359 | size_t i; |
fdfde340 JM |
8360 | |
8361 | Rd = inst.operands[2].reg; | |
8362 | if (thumb_mode) | |
8363 | { | |
8364 | if (inst.instruction == 0xee000010 | |
8365 | || inst.instruction == 0xfe000010) | |
8366 | /* MCR, MCR2 */ | |
8367 | reject_bad_reg (Rd); | |
8368 | else | |
8369 | /* MRC, MRC2 */ | |
8370 | constraint (Rd == REG_SP, BAD_SP); | |
8371 | } | |
8372 | else | |
8373 | { | |
8374 | /* MCR */ | |
8375 | if (inst.instruction == 0xe000010) | |
8376 | constraint (Rd == REG_PC, BAD_PC); | |
8377 | } | |
8378 | ||
dcbd0d71 MGD |
8379 | for (i = 0; i < deprecated_coproc_reg_count; ++i) |
8380 | { | |
8381 | const struct deprecated_coproc_regs_s *r = | |
8382 | deprecated_coproc_regs + i; | |
8383 | ||
8384 | if (inst.operands[0].reg == r->cp | |
8385 | && inst.operands[1].imm == r->opc1 | |
8386 | && inst.operands[3].reg == r->crn | |
8387 | && inst.operands[4].reg == r->crm | |
8388 | && inst.operands[5].imm == r->opc2) | |
8389 | { | |
b10bf8c5 | 8390 | if (! ARM_CPU_IS_ANY (cpu_variant) |
477330fc | 8391 | && warn_on_deprecated |
dcbd0d71 | 8392 | && ARM_CPU_HAS_FEATURE (cpu_variant, r->deprecated)) |
5c3696f8 | 8393 | as_tsktsk ("%s", r->dep_msg); |
dcbd0d71 MGD |
8394 | } |
8395 | } | |
fdfde340 | 8396 | |
c19d1205 ZW |
8397 | inst.instruction |= inst.operands[0].reg << 8; |
8398 | inst.instruction |= inst.operands[1].imm << 21; | |
fdfde340 | 8399 | inst.instruction |= Rd << 12; |
c19d1205 ZW |
8400 | inst.instruction |= inst.operands[3].reg << 16; |
8401 | inst.instruction |= inst.operands[4].reg; | |
8402 | inst.instruction |= inst.operands[5].imm << 5; | |
8403 | } | |
09d92015 | 8404 | |
c19d1205 ZW |
8405 | /* Transfer between coprocessor register and pair of ARM registers. |
8406 | MCRR{cond} <coproc>, <opcode>, <Rd>, <Rn>, <CRm>. | |
8407 | MCRR2 | |
8408 | MRRC{cond} | |
8409 | MRRC2 | |
b99bd4ef | 8410 | |
c19d1205 | 8411 | Two XScale instructions are special cases of these: |
09d92015 | 8412 | |
c19d1205 ZW |
8413 | MAR{cond} acc0, <RdLo>, <RdHi> == MCRR{cond} p0, #0, <RdLo>, <RdHi>, c0 |
8414 | MRA{cond} acc0, <RdLo>, <RdHi> == MRRC{cond} p0, #0, <RdLo>, <RdHi>, c0 | |
b99bd4ef | 8415 | |
5f4273c7 | 8416 | Result unpredictable if Rd or Rn is R15. */ |
a737bd4d | 8417 | |
c19d1205 ZW |
8418 | static void |
8419 | do_co_reg2c (void) | |
8420 | { | |
fdfde340 JM |
8421 | unsigned Rd, Rn; |
8422 | ||
8423 | Rd = inst.operands[2].reg; | |
8424 | Rn = inst.operands[3].reg; | |
8425 | ||
8426 | if (thumb_mode) | |
8427 | { | |
8428 | reject_bad_reg (Rd); | |
8429 | reject_bad_reg (Rn); | |
8430 | } | |
8431 | else | |
8432 | { | |
8433 | constraint (Rd == REG_PC, BAD_PC); | |
8434 | constraint (Rn == REG_PC, BAD_PC); | |
8435 | } | |
8436 | ||
c19d1205 ZW |
8437 | inst.instruction |= inst.operands[0].reg << 8; |
8438 | inst.instruction |= inst.operands[1].imm << 4; | |
fdfde340 JM |
8439 | inst.instruction |= Rd << 12; |
8440 | inst.instruction |= Rn << 16; | |
c19d1205 | 8441 | inst.instruction |= inst.operands[4].reg; |
b99bd4ef NC |
8442 | } |
8443 | ||
c19d1205 ZW |
8444 | static void |
8445 | do_cpsi (void) | |
8446 | { | |
8447 | inst.instruction |= inst.operands[0].imm << 6; | |
a028a6f5 PB |
8448 | if (inst.operands[1].present) |
8449 | { | |
8450 | inst.instruction |= CPSI_MMOD; | |
8451 | inst.instruction |= inst.operands[1].imm; | |
8452 | } | |
c19d1205 | 8453 | } |
b99bd4ef | 8454 | |
62b3e311 PB |
8455 | static void |
8456 | do_dbg (void) | |
8457 | { | |
8458 | inst.instruction |= inst.operands[0].imm; | |
8459 | } | |
8460 | ||
eea54501 MGD |
8461 | static void |
8462 | do_div (void) | |
8463 | { | |
8464 | unsigned Rd, Rn, Rm; | |
8465 | ||
8466 | Rd = inst.operands[0].reg; | |
8467 | Rn = (inst.operands[1].present | |
8468 | ? inst.operands[1].reg : Rd); | |
8469 | Rm = inst.operands[2].reg; | |
8470 | ||
8471 | constraint ((Rd == REG_PC), BAD_PC); | |
8472 | constraint ((Rn == REG_PC), BAD_PC); | |
8473 | constraint ((Rm == REG_PC), BAD_PC); | |
8474 | ||
8475 | inst.instruction |= Rd << 16; | |
8476 | inst.instruction |= Rn << 0; | |
8477 | inst.instruction |= Rm << 8; | |
8478 | } | |
8479 | ||
b99bd4ef | 8480 | static void |
c19d1205 | 8481 | do_it (void) |
b99bd4ef | 8482 | { |
c19d1205 | 8483 | /* There is no IT instruction in ARM mode. We |
e07e6e58 NC |
8484 | process it to do the validation as if in |
8485 | thumb mode, just in case the code gets | |
8486 | assembled for thumb using the unified syntax. */ | |
8487 | ||
c19d1205 | 8488 | inst.size = 0; |
e07e6e58 NC |
8489 | if (unified_syntax) |
8490 | { | |
8491 | set_it_insn_type (IT_INSN); | |
8492 | now_it.mask = (inst.instruction & 0xf) | 0x10; | |
8493 | now_it.cc = inst.operands[0].imm; | |
8494 | } | |
09d92015 | 8495 | } |
b99bd4ef | 8496 | |
6530b175 NC |
8497 | /* If there is only one register in the register list, |
8498 | then return its register number. Otherwise return -1. */ | |
8499 | static int | |
8500 | only_one_reg_in_list (int range) | |
8501 | { | |
8502 | int i = ffs (range) - 1; | |
8503 | return (i > 15 || range != (1 << i)) ? -1 : i; | |
8504 | } | |
8505 | ||
09d92015 | 8506 | static void |
6530b175 | 8507 | encode_ldmstm(int from_push_pop_mnem) |
ea6ef066 | 8508 | { |
c19d1205 ZW |
8509 | int base_reg = inst.operands[0].reg; |
8510 | int range = inst.operands[1].imm; | |
6530b175 | 8511 | int one_reg; |
ea6ef066 | 8512 | |
c19d1205 ZW |
8513 | inst.instruction |= base_reg << 16; |
8514 | inst.instruction |= range; | |
ea6ef066 | 8515 | |
c19d1205 ZW |
8516 | if (inst.operands[1].writeback) |
8517 | inst.instruction |= LDM_TYPE_2_OR_3; | |
09d92015 | 8518 | |
c19d1205 | 8519 | if (inst.operands[0].writeback) |
ea6ef066 | 8520 | { |
c19d1205 ZW |
8521 | inst.instruction |= WRITE_BACK; |
8522 | /* Check for unpredictable uses of writeback. */ | |
8523 | if (inst.instruction & LOAD_BIT) | |
09d92015 | 8524 | { |
c19d1205 ZW |
8525 | /* Not allowed in LDM type 2. */ |
8526 | if ((inst.instruction & LDM_TYPE_2_OR_3) | |
8527 | && ((range & (1 << REG_PC)) == 0)) | |
8528 | as_warn (_("writeback of base register is UNPREDICTABLE")); | |
8529 | /* Only allowed if base reg not in list for other types. */ | |
8530 | else if (range & (1 << base_reg)) | |
8531 | as_warn (_("writeback of base register when in register list is UNPREDICTABLE")); | |
8532 | } | |
8533 | else /* STM. */ | |
8534 | { | |
8535 | /* Not allowed for type 2. */ | |
8536 | if (inst.instruction & LDM_TYPE_2_OR_3) | |
8537 | as_warn (_("writeback of base register is UNPREDICTABLE")); | |
8538 | /* Only allowed if base reg not in list, or first in list. */ | |
8539 | else if ((range & (1 << base_reg)) | |
8540 | && (range & ((1 << base_reg) - 1))) | |
8541 | as_warn (_("if writeback register is in list, it must be the lowest reg in the list")); | |
09d92015 | 8542 | } |
ea6ef066 | 8543 | } |
6530b175 NC |
8544 | |
8545 | /* If PUSH/POP has only one register, then use the A2 encoding. */ | |
8546 | one_reg = only_one_reg_in_list (range); | |
8547 | if (from_push_pop_mnem && one_reg >= 0) | |
8548 | { | |
8549 | int is_push = (inst.instruction & A_PUSH_POP_OP_MASK) == A1_OPCODE_PUSH; | |
8550 | ||
8551 | inst.instruction &= A_COND_MASK; | |
8552 | inst.instruction |= is_push ? A2_OPCODE_PUSH : A2_OPCODE_POP; | |
8553 | inst.instruction |= one_reg << 12; | |
8554 | } | |
8555 | } | |
8556 | ||
8557 | static void | |
8558 | do_ldmstm (void) | |
8559 | { | |
8560 | encode_ldmstm (/*from_push_pop_mnem=*/FALSE); | |
a737bd4d NC |
8561 | } |
8562 | ||
c19d1205 ZW |
8563 | /* ARMv5TE load-consecutive (argument parse) |
8564 | Mode is like LDRH. | |
8565 | ||
8566 | LDRccD R, mode | |
8567 | STRccD R, mode. */ | |
8568 | ||
a737bd4d | 8569 | static void |
c19d1205 | 8570 | do_ldrd (void) |
a737bd4d | 8571 | { |
c19d1205 | 8572 | constraint (inst.operands[0].reg % 2 != 0, |
c56791bb | 8573 | _("first transfer register must be even")); |
c19d1205 ZW |
8574 | constraint (inst.operands[1].present |
8575 | && inst.operands[1].reg != inst.operands[0].reg + 1, | |
c56791bb | 8576 | _("can only transfer two consecutive registers")); |
c19d1205 ZW |
8577 | constraint (inst.operands[0].reg == REG_LR, _("r14 not allowed here")); |
8578 | constraint (!inst.operands[2].isreg, _("'[' expected")); | |
a737bd4d | 8579 | |
c19d1205 ZW |
8580 | if (!inst.operands[1].present) |
8581 | inst.operands[1].reg = inst.operands[0].reg + 1; | |
5f4273c7 | 8582 | |
c56791bb RE |
8583 | /* encode_arm_addr_mode_3 will diagnose overlap between the base |
8584 | register and the first register written; we have to diagnose | |
8585 | overlap between the base and the second register written here. */ | |
ea6ef066 | 8586 | |
c56791bb RE |
8587 | if (inst.operands[2].reg == inst.operands[1].reg |
8588 | && (inst.operands[2].writeback || inst.operands[2].postind)) | |
8589 | as_warn (_("base register written back, and overlaps " | |
8590 | "second transfer register")); | |
b05fe5cf | 8591 | |
c56791bb RE |
8592 | if (!(inst.instruction & V4_STR_BIT)) |
8593 | { | |
c19d1205 | 8594 | /* For an index-register load, the index register must not overlap the |
c56791bb RE |
8595 | destination (even if not write-back). */ |
8596 | if (inst.operands[2].immisreg | |
8597 | && ((unsigned) inst.operands[2].imm == inst.operands[0].reg | |
8598 | || (unsigned) inst.operands[2].imm == inst.operands[1].reg)) | |
8599 | as_warn (_("index register overlaps transfer register")); | |
b05fe5cf | 8600 | } |
c19d1205 ZW |
8601 | inst.instruction |= inst.operands[0].reg << 12; |
8602 | encode_arm_addr_mode_3 (2, /*is_t=*/FALSE); | |
b05fe5cf ZW |
8603 | } |
8604 | ||
8605 | static void | |
c19d1205 | 8606 | do_ldrex (void) |
b05fe5cf | 8607 | { |
c19d1205 ZW |
8608 | constraint (!inst.operands[1].isreg || !inst.operands[1].preind |
8609 | || inst.operands[1].postind || inst.operands[1].writeback | |
8610 | || inst.operands[1].immisreg || inst.operands[1].shifted | |
01cfc07f NC |
8611 | || inst.operands[1].negative |
8612 | /* This can arise if the programmer has written | |
8613 | strex rN, rM, foo | |
8614 | or if they have mistakenly used a register name as the last | |
8615 | operand, eg: | |
8616 | strex rN, rM, rX | |
8617 | It is very difficult to distinguish between these two cases | |
8618 | because "rX" might actually be a label. ie the register | |
8619 | name has been occluded by a symbol of the same name. So we | |
8620 | just generate a general 'bad addressing mode' type error | |
8621 | message and leave it up to the programmer to discover the | |
8622 | true cause and fix their mistake. */ | |
8623 | || (inst.operands[1].reg == REG_PC), | |
8624 | BAD_ADDR_MODE); | |
b05fe5cf | 8625 | |
c19d1205 ZW |
8626 | constraint (inst.reloc.exp.X_op != O_constant |
8627 | || inst.reloc.exp.X_add_number != 0, | |
8628 | _("offset must be zero in ARM encoding")); | |
b05fe5cf | 8629 | |
5be8be5d DG |
8630 | constraint ((inst.operands[1].reg == REG_PC), BAD_PC); |
8631 | ||
c19d1205 ZW |
8632 | inst.instruction |= inst.operands[0].reg << 12; |
8633 | inst.instruction |= inst.operands[1].reg << 16; | |
8634 | inst.reloc.type = BFD_RELOC_UNUSED; | |
b05fe5cf ZW |
8635 | } |
8636 | ||
8637 | static void | |
c19d1205 | 8638 | do_ldrexd (void) |
b05fe5cf | 8639 | { |
c19d1205 ZW |
8640 | constraint (inst.operands[0].reg % 2 != 0, |
8641 | _("even register required")); | |
8642 | constraint (inst.operands[1].present | |
8643 | && inst.operands[1].reg != inst.operands[0].reg + 1, | |
8644 | _("can only load two consecutive registers")); | |
8645 | /* If op 1 were present and equal to PC, this function wouldn't | |
8646 | have been called in the first place. */ | |
8647 | constraint (inst.operands[0].reg == REG_LR, _("r14 not allowed here")); | |
b05fe5cf | 8648 | |
c19d1205 ZW |
8649 | inst.instruction |= inst.operands[0].reg << 12; |
8650 | inst.instruction |= inst.operands[2].reg << 16; | |
b05fe5cf ZW |
8651 | } |
8652 | ||
1be5fd2e NC |
8653 | /* In both ARM and thumb state 'ldr pc, #imm' with an immediate |
8654 | which is not a multiple of four is UNPREDICTABLE. */ | |
8655 | static void | |
8656 | check_ldr_r15_aligned (void) | |
8657 | { | |
8658 | constraint (!(inst.operands[1].immisreg) | |
8659 | && (inst.operands[0].reg == REG_PC | |
8660 | && inst.operands[1].reg == REG_PC | |
8661 | && (inst.reloc.exp.X_add_number & 0x3)), | |
8662 | _("ldr to register 15 must be 4-byte alligned")); | |
8663 | } | |
8664 | ||
b05fe5cf | 8665 | static void |
c19d1205 | 8666 | do_ldst (void) |
b05fe5cf | 8667 | { |
c19d1205 ZW |
8668 | inst.instruction |= inst.operands[0].reg << 12; |
8669 | if (!inst.operands[1].isreg) | |
8335d6aa | 8670 | if (move_or_literal_pool (0, CONST_ARM, /*mode_3=*/FALSE)) |
b05fe5cf | 8671 | return; |
c19d1205 | 8672 | encode_arm_addr_mode_2 (1, /*is_t=*/FALSE); |
1be5fd2e | 8673 | check_ldr_r15_aligned (); |
b05fe5cf ZW |
8674 | } |
8675 | ||
8676 | static void | |
c19d1205 | 8677 | do_ldstt (void) |
b05fe5cf | 8678 | { |
c19d1205 ZW |
8679 | /* ldrt/strt always use post-indexed addressing. Turn [Rn] into [Rn]! and |
8680 | reject [Rn,...]. */ | |
8681 | if (inst.operands[1].preind) | |
b05fe5cf | 8682 | { |
bd3ba5d1 NC |
8683 | constraint (inst.reloc.exp.X_op != O_constant |
8684 | || inst.reloc.exp.X_add_number != 0, | |
c19d1205 | 8685 | _("this instruction requires a post-indexed address")); |
b05fe5cf | 8686 | |
c19d1205 ZW |
8687 | inst.operands[1].preind = 0; |
8688 | inst.operands[1].postind = 1; | |
8689 | inst.operands[1].writeback = 1; | |
b05fe5cf | 8690 | } |
c19d1205 ZW |
8691 | inst.instruction |= inst.operands[0].reg << 12; |
8692 | encode_arm_addr_mode_2 (1, /*is_t=*/TRUE); | |
8693 | } | |
b05fe5cf | 8694 | |
c19d1205 | 8695 | /* Halfword and signed-byte load/store operations. */ |
b05fe5cf | 8696 | |
c19d1205 ZW |
8697 | static void |
8698 | do_ldstv4 (void) | |
8699 | { | |
ff4a8d2b | 8700 | constraint (inst.operands[0].reg == REG_PC, BAD_PC); |
c19d1205 ZW |
8701 | inst.instruction |= inst.operands[0].reg << 12; |
8702 | if (!inst.operands[1].isreg) | |
8335d6aa | 8703 | if (move_or_literal_pool (0, CONST_ARM, /*mode_3=*/TRUE)) |
b05fe5cf | 8704 | return; |
c19d1205 | 8705 | encode_arm_addr_mode_3 (1, /*is_t=*/FALSE); |
b05fe5cf ZW |
8706 | } |
8707 | ||
8708 | static void | |
c19d1205 | 8709 | do_ldsttv4 (void) |
b05fe5cf | 8710 | { |
c19d1205 ZW |
8711 | /* ldrt/strt always use post-indexed addressing. Turn [Rn] into [Rn]! and |
8712 | reject [Rn,...]. */ | |
8713 | if (inst.operands[1].preind) | |
b05fe5cf | 8714 | { |
bd3ba5d1 NC |
8715 | constraint (inst.reloc.exp.X_op != O_constant |
8716 | || inst.reloc.exp.X_add_number != 0, | |
c19d1205 | 8717 | _("this instruction requires a post-indexed address")); |
b05fe5cf | 8718 | |
c19d1205 ZW |
8719 | inst.operands[1].preind = 0; |
8720 | inst.operands[1].postind = 1; | |
8721 | inst.operands[1].writeback = 1; | |
b05fe5cf | 8722 | } |
c19d1205 ZW |
8723 | inst.instruction |= inst.operands[0].reg << 12; |
8724 | encode_arm_addr_mode_3 (1, /*is_t=*/TRUE); | |
8725 | } | |
b05fe5cf | 8726 | |
c19d1205 ZW |
8727 | /* Co-processor register load/store. |
8728 | Format: <LDC|STC>{cond}[L] CP#,CRd,<address> */ | |
8729 | static void | |
8730 | do_lstc (void) | |
8731 | { | |
8732 | inst.instruction |= inst.operands[0].reg << 8; | |
8733 | inst.instruction |= inst.operands[1].reg << 12; | |
8734 | encode_arm_cp_address (2, TRUE, TRUE, 0); | |
b05fe5cf ZW |
8735 | } |
8736 | ||
b05fe5cf | 8737 | static void |
c19d1205 | 8738 | do_mlas (void) |
b05fe5cf | 8739 | { |
8fb9d7b9 | 8740 | /* This restriction does not apply to mls (nor to mla in v6 or later). */ |
c19d1205 | 8741 | if (inst.operands[0].reg == inst.operands[1].reg |
8fb9d7b9 | 8742 | && !ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v6) |
c19d1205 | 8743 | && !(inst.instruction & 0x00400000)) |
8fb9d7b9 | 8744 | as_tsktsk (_("Rd and Rm should be different in mla")); |
b05fe5cf | 8745 | |
c19d1205 ZW |
8746 | inst.instruction |= inst.operands[0].reg << 16; |
8747 | inst.instruction |= inst.operands[1].reg; | |
8748 | inst.instruction |= inst.operands[2].reg << 8; | |
8749 | inst.instruction |= inst.operands[3].reg << 12; | |
c19d1205 | 8750 | } |
b05fe5cf | 8751 | |
c19d1205 ZW |
8752 | static void |
8753 | do_mov (void) | |
8754 | { | |
8755 | inst.instruction |= inst.operands[0].reg << 12; | |
8756 | encode_arm_shifter_operand (1); | |
8757 | } | |
b05fe5cf | 8758 | |
c19d1205 ZW |
8759 | /* ARM V6T2 16-bit immediate register load: MOV[WT]{cond} Rd, #<imm16>. */ |
8760 | static void | |
8761 | do_mov16 (void) | |
8762 | { | |
b6895b4f PB |
8763 | bfd_vma imm; |
8764 | bfd_boolean top; | |
8765 | ||
8766 | top = (inst.instruction & 0x00400000) != 0; | |
8767 | constraint (top && inst.reloc.type == BFD_RELOC_ARM_MOVW, | |
8768 | _(":lower16: not allowed this instruction")); | |
8769 | constraint (!top && inst.reloc.type == BFD_RELOC_ARM_MOVT, | |
8770 | _(":upper16: not allowed instruction")); | |
c19d1205 | 8771 | inst.instruction |= inst.operands[0].reg << 12; |
b6895b4f PB |
8772 | if (inst.reloc.type == BFD_RELOC_UNUSED) |
8773 | { | |
8774 | imm = inst.reloc.exp.X_add_number; | |
8775 | /* The value is in two pieces: 0:11, 16:19. */ | |
8776 | inst.instruction |= (imm & 0x00000fff); | |
8777 | inst.instruction |= (imm & 0x0000f000) << 4; | |
8778 | } | |
b05fe5cf | 8779 | } |
b99bd4ef | 8780 | |
037e8744 JB |
8781 | static void do_vfp_nsyn_opcode (const char *); |
8782 | ||
8783 | static int | |
8784 | do_vfp_nsyn_mrs (void) | |
8785 | { | |
8786 | if (inst.operands[0].isvec) | |
8787 | { | |
8788 | if (inst.operands[1].reg != 1) | |
477330fc | 8789 | first_error (_("operand 1 must be FPSCR")); |
037e8744 JB |
8790 | memset (&inst.operands[0], '\0', sizeof (inst.operands[0])); |
8791 | memset (&inst.operands[1], '\0', sizeof (inst.operands[1])); | |
8792 | do_vfp_nsyn_opcode ("fmstat"); | |
8793 | } | |
8794 | else if (inst.operands[1].isvec) | |
8795 | do_vfp_nsyn_opcode ("fmrx"); | |
8796 | else | |
8797 | return FAIL; | |
5f4273c7 | 8798 | |
037e8744 JB |
8799 | return SUCCESS; |
8800 | } | |
8801 | ||
8802 | static int | |
8803 | do_vfp_nsyn_msr (void) | |
8804 | { | |
8805 | if (inst.operands[0].isvec) | |
8806 | do_vfp_nsyn_opcode ("fmxr"); | |
8807 | else | |
8808 | return FAIL; | |
8809 | ||
8810 | return SUCCESS; | |
8811 | } | |
8812 | ||
f7c21dc7 NC |
8813 | static void |
8814 | do_vmrs (void) | |
8815 | { | |
8816 | unsigned Rt = inst.operands[0].reg; | |
fa94de6b | 8817 | |
16d02dc9 | 8818 | if (thumb_mode && Rt == REG_SP) |
f7c21dc7 NC |
8819 | { |
8820 | inst.error = BAD_SP; | |
8821 | return; | |
8822 | } | |
8823 | ||
8824 | /* APSR_ sets isvec. All other refs to PC are illegal. */ | |
16d02dc9 | 8825 | if (!inst.operands[0].isvec && Rt == REG_PC) |
f7c21dc7 NC |
8826 | { |
8827 | inst.error = BAD_PC; | |
8828 | return; | |
8829 | } | |
8830 | ||
16d02dc9 JB |
8831 | /* If we get through parsing the register name, we just insert the number |
8832 | generated into the instruction without further validation. */ | |
8833 | inst.instruction |= (inst.operands[1].reg << 16); | |
f7c21dc7 NC |
8834 | inst.instruction |= (Rt << 12); |
8835 | } | |
8836 | ||
8837 | static void | |
8838 | do_vmsr (void) | |
8839 | { | |
8840 | unsigned Rt = inst.operands[1].reg; | |
fa94de6b | 8841 | |
f7c21dc7 NC |
8842 | if (thumb_mode) |
8843 | reject_bad_reg (Rt); | |
8844 | else if (Rt == REG_PC) | |
8845 | { | |
8846 | inst.error = BAD_PC; | |
8847 | return; | |
8848 | } | |
8849 | ||
16d02dc9 JB |
8850 | /* If we get through parsing the register name, we just insert the number |
8851 | generated into the instruction without further validation. */ | |
8852 | inst.instruction |= (inst.operands[0].reg << 16); | |
f7c21dc7 NC |
8853 | inst.instruction |= (Rt << 12); |
8854 | } | |
8855 | ||
b99bd4ef | 8856 | static void |
c19d1205 | 8857 | do_mrs (void) |
b99bd4ef | 8858 | { |
90ec0d68 MGD |
8859 | unsigned br; |
8860 | ||
037e8744 JB |
8861 | if (do_vfp_nsyn_mrs () == SUCCESS) |
8862 | return; | |
8863 | ||
ff4a8d2b | 8864 | constraint (inst.operands[0].reg == REG_PC, BAD_PC); |
c19d1205 | 8865 | inst.instruction |= inst.operands[0].reg << 12; |
90ec0d68 MGD |
8866 | |
8867 | if (inst.operands[1].isreg) | |
8868 | { | |
8869 | br = inst.operands[1].reg; | |
8870 | if (((br & 0x200) == 0) && ((br & 0xf0000) != 0xf000)) | |
8871 | as_bad (_("bad register for mrs")); | |
8872 | } | |
8873 | else | |
8874 | { | |
8875 | /* mrs only accepts CPSR/SPSR/CPSR_all/SPSR_all. */ | |
8876 | constraint ((inst.operands[1].imm & (PSR_c|PSR_x|PSR_s|PSR_f)) | |
8877 | != (PSR_c|PSR_f), | |
d2cd1205 | 8878 | _("'APSR', 'CPSR' or 'SPSR' expected")); |
90ec0d68 MGD |
8879 | br = (15<<16) | (inst.operands[1].imm & SPSR_BIT); |
8880 | } | |
8881 | ||
8882 | inst.instruction |= br; | |
c19d1205 | 8883 | } |
b99bd4ef | 8884 | |
c19d1205 ZW |
8885 | /* Two possible forms: |
8886 | "{C|S}PSR_<field>, Rm", | |
8887 | "{C|S}PSR_f, #expression". */ | |
b99bd4ef | 8888 | |
c19d1205 ZW |
8889 | static void |
8890 | do_msr (void) | |
8891 | { | |
037e8744 JB |
8892 | if (do_vfp_nsyn_msr () == SUCCESS) |
8893 | return; | |
8894 | ||
c19d1205 ZW |
8895 | inst.instruction |= inst.operands[0].imm; |
8896 | if (inst.operands[1].isreg) | |
8897 | inst.instruction |= inst.operands[1].reg; | |
8898 | else | |
b99bd4ef | 8899 | { |
c19d1205 ZW |
8900 | inst.instruction |= INST_IMMEDIATE; |
8901 | inst.reloc.type = BFD_RELOC_ARM_IMMEDIATE; | |
8902 | inst.reloc.pc_rel = 0; | |
b99bd4ef | 8903 | } |
b99bd4ef NC |
8904 | } |
8905 | ||
c19d1205 ZW |
8906 | static void |
8907 | do_mul (void) | |
a737bd4d | 8908 | { |
ff4a8d2b NC |
8909 | constraint (inst.operands[2].reg == REG_PC, BAD_PC); |
8910 | ||
c19d1205 ZW |
8911 | if (!inst.operands[2].present) |
8912 | inst.operands[2].reg = inst.operands[0].reg; | |
8913 | inst.instruction |= inst.operands[0].reg << 16; | |
8914 | inst.instruction |= inst.operands[1].reg; | |
8915 | inst.instruction |= inst.operands[2].reg << 8; | |
a737bd4d | 8916 | |
8fb9d7b9 MS |
8917 | if (inst.operands[0].reg == inst.operands[1].reg |
8918 | && !ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v6)) | |
8919 | as_tsktsk (_("Rd and Rm should be different in mul")); | |
a737bd4d NC |
8920 | } |
8921 | ||
c19d1205 ZW |
8922 | /* Long Multiply Parser |
8923 | UMULL RdLo, RdHi, Rm, Rs | |
8924 | SMULL RdLo, RdHi, Rm, Rs | |
8925 | UMLAL RdLo, RdHi, Rm, Rs | |
8926 | SMLAL RdLo, RdHi, Rm, Rs. */ | |
b99bd4ef NC |
8927 | |
8928 | static void | |
c19d1205 | 8929 | do_mull (void) |
b99bd4ef | 8930 | { |
c19d1205 ZW |
8931 | inst.instruction |= inst.operands[0].reg << 12; |
8932 | inst.instruction |= inst.operands[1].reg << 16; | |
8933 | inst.instruction |= inst.operands[2].reg; | |
8934 | inst.instruction |= inst.operands[3].reg << 8; | |
b99bd4ef | 8935 | |
682b27ad PB |
8936 | /* rdhi and rdlo must be different. */ |
8937 | if (inst.operands[0].reg == inst.operands[1].reg) | |
8938 | as_tsktsk (_("rdhi and rdlo must be different")); | |
8939 | ||
8940 | /* rdhi, rdlo and rm must all be different before armv6. */ | |
8941 | if ((inst.operands[0].reg == inst.operands[2].reg | |
c19d1205 | 8942 | || inst.operands[1].reg == inst.operands[2].reg) |
682b27ad | 8943 | && !ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v6)) |
c19d1205 ZW |
8944 | as_tsktsk (_("rdhi, rdlo and rm must all be different")); |
8945 | } | |
b99bd4ef | 8946 | |
c19d1205 ZW |
8947 | static void |
8948 | do_nop (void) | |
8949 | { | |
e7495e45 NS |
8950 | if (inst.operands[0].present |
8951 | || ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v6k)) | |
c19d1205 ZW |
8952 | { |
8953 | /* Architectural NOP hints are CPSR sets with no bits selected. */ | |
8954 | inst.instruction &= 0xf0000000; | |
e7495e45 NS |
8955 | inst.instruction |= 0x0320f000; |
8956 | if (inst.operands[0].present) | |
8957 | inst.instruction |= inst.operands[0].imm; | |
c19d1205 | 8958 | } |
b99bd4ef NC |
8959 | } |
8960 | ||
c19d1205 ZW |
8961 | /* ARM V6 Pack Halfword Bottom Top instruction (argument parse). |
8962 | PKHBT {<cond>} <Rd>, <Rn>, <Rm> {, LSL #<shift_imm>} | |
8963 | Condition defaults to COND_ALWAYS. | |
8964 | Error if Rd, Rn or Rm are R15. */ | |
b99bd4ef NC |
8965 | |
8966 | static void | |
c19d1205 | 8967 | do_pkhbt (void) |
b99bd4ef | 8968 | { |
c19d1205 ZW |
8969 | inst.instruction |= inst.operands[0].reg << 12; |
8970 | inst.instruction |= inst.operands[1].reg << 16; | |
8971 | inst.instruction |= inst.operands[2].reg; | |
8972 | if (inst.operands[3].present) | |
8973 | encode_arm_shift (3); | |
8974 | } | |
b99bd4ef | 8975 | |
c19d1205 | 8976 | /* ARM V6 PKHTB (Argument Parse). */ |
b99bd4ef | 8977 | |
c19d1205 ZW |
8978 | static void |
8979 | do_pkhtb (void) | |
8980 | { | |
8981 | if (!inst.operands[3].present) | |
b99bd4ef | 8982 | { |
c19d1205 ZW |
8983 | /* If the shift specifier is omitted, turn the instruction |
8984 | into pkhbt rd, rm, rn. */ | |
8985 | inst.instruction &= 0xfff00010; | |
8986 | inst.instruction |= inst.operands[0].reg << 12; | |
8987 | inst.instruction |= inst.operands[1].reg; | |
8988 | inst.instruction |= inst.operands[2].reg << 16; | |
b99bd4ef NC |
8989 | } |
8990 | else | |
8991 | { | |
c19d1205 ZW |
8992 | inst.instruction |= inst.operands[0].reg << 12; |
8993 | inst.instruction |= inst.operands[1].reg << 16; | |
8994 | inst.instruction |= inst.operands[2].reg; | |
8995 | encode_arm_shift (3); | |
b99bd4ef NC |
8996 | } |
8997 | } | |
8998 | ||
c19d1205 | 8999 | /* ARMv5TE: Preload-Cache |
60e5ef9f | 9000 | MP Extensions: Preload for write |
c19d1205 | 9001 | |
60e5ef9f | 9002 | PLD(W) <addr_mode> |
c19d1205 ZW |
9003 | |
9004 | Syntactically, like LDR with B=1, W=0, L=1. */ | |
b99bd4ef NC |
9005 | |
9006 | static void | |
c19d1205 | 9007 | do_pld (void) |
b99bd4ef | 9008 | { |
c19d1205 ZW |
9009 | constraint (!inst.operands[0].isreg, |
9010 | _("'[' expected after PLD mnemonic")); | |
9011 | constraint (inst.operands[0].postind, | |
9012 | _("post-indexed expression used in preload instruction")); | |
9013 | constraint (inst.operands[0].writeback, | |
9014 | _("writeback used in preload instruction")); | |
9015 | constraint (!inst.operands[0].preind, | |
9016 | _("unindexed addressing used in preload instruction")); | |
c19d1205 ZW |
9017 | encode_arm_addr_mode_2 (0, /*is_t=*/FALSE); |
9018 | } | |
b99bd4ef | 9019 | |
62b3e311 PB |
9020 | /* ARMv7: PLI <addr_mode> */ |
9021 | static void | |
9022 | do_pli (void) | |
9023 | { | |
9024 | constraint (!inst.operands[0].isreg, | |
9025 | _("'[' expected after PLI mnemonic")); | |
9026 | constraint (inst.operands[0].postind, | |
9027 | _("post-indexed expression used in preload instruction")); | |
9028 | constraint (inst.operands[0].writeback, | |
9029 | _("writeback used in preload instruction")); | |
9030 | constraint (!inst.operands[0].preind, | |
9031 | _("unindexed addressing used in preload instruction")); | |
9032 | encode_arm_addr_mode_2 (0, /*is_t=*/FALSE); | |
9033 | inst.instruction &= ~PRE_INDEX; | |
9034 | } | |
9035 | ||
c19d1205 ZW |
9036 | static void |
9037 | do_push_pop (void) | |
9038 | { | |
9039 | inst.operands[1] = inst.operands[0]; | |
9040 | memset (&inst.operands[0], 0, sizeof inst.operands[0]); | |
9041 | inst.operands[0].isreg = 1; | |
9042 | inst.operands[0].writeback = 1; | |
9043 | inst.operands[0].reg = REG_SP; | |
6530b175 | 9044 | encode_ldmstm (/*from_push_pop_mnem=*/TRUE); |
c19d1205 | 9045 | } |
b99bd4ef | 9046 | |
c19d1205 ZW |
9047 | /* ARM V6 RFE (Return from Exception) loads the PC and CPSR from the |
9048 | word at the specified address and the following word | |
9049 | respectively. | |
9050 | Unconditionally executed. | |
9051 | Error if Rn is R15. */ | |
b99bd4ef | 9052 | |
c19d1205 ZW |
9053 | static void |
9054 | do_rfe (void) | |
9055 | { | |
9056 | inst.instruction |= inst.operands[0].reg << 16; | |
9057 | if (inst.operands[0].writeback) | |
9058 | inst.instruction |= WRITE_BACK; | |
9059 | } | |
b99bd4ef | 9060 | |
c19d1205 | 9061 | /* ARM V6 ssat (argument parse). */ |
b99bd4ef | 9062 | |
c19d1205 ZW |
9063 | static void |
9064 | do_ssat (void) | |
9065 | { | |
9066 | inst.instruction |= inst.operands[0].reg << 12; | |
9067 | inst.instruction |= (inst.operands[1].imm - 1) << 16; | |
9068 | inst.instruction |= inst.operands[2].reg; | |
b99bd4ef | 9069 | |
c19d1205 ZW |
9070 | if (inst.operands[3].present) |
9071 | encode_arm_shift (3); | |
b99bd4ef NC |
9072 | } |
9073 | ||
c19d1205 | 9074 | /* ARM V6 usat (argument parse). */ |
b99bd4ef NC |
9075 | |
9076 | static void | |
c19d1205 | 9077 | do_usat (void) |
b99bd4ef | 9078 | { |
c19d1205 ZW |
9079 | inst.instruction |= inst.operands[0].reg << 12; |
9080 | inst.instruction |= inst.operands[1].imm << 16; | |
9081 | inst.instruction |= inst.operands[2].reg; | |
b99bd4ef | 9082 | |
c19d1205 ZW |
9083 | if (inst.operands[3].present) |
9084 | encode_arm_shift (3); | |
b99bd4ef NC |
9085 | } |
9086 | ||
c19d1205 | 9087 | /* ARM V6 ssat16 (argument parse). */ |
09d92015 MM |
9088 | |
9089 | static void | |
c19d1205 | 9090 | do_ssat16 (void) |
09d92015 | 9091 | { |
c19d1205 ZW |
9092 | inst.instruction |= inst.operands[0].reg << 12; |
9093 | inst.instruction |= ((inst.operands[1].imm - 1) << 16); | |
9094 | inst.instruction |= inst.operands[2].reg; | |
09d92015 MM |
9095 | } |
9096 | ||
c19d1205 ZW |
9097 | static void |
9098 | do_usat16 (void) | |
a737bd4d | 9099 | { |
c19d1205 ZW |
9100 | inst.instruction |= inst.operands[0].reg << 12; |
9101 | inst.instruction |= inst.operands[1].imm << 16; | |
9102 | inst.instruction |= inst.operands[2].reg; | |
9103 | } | |
a737bd4d | 9104 | |
c19d1205 ZW |
9105 | /* ARM V6 SETEND (argument parse). Sets the E bit in the CPSR while |
9106 | preserving the other bits. | |
a737bd4d | 9107 | |
c19d1205 ZW |
9108 | setend <endian_specifier>, where <endian_specifier> is either |
9109 | BE or LE. */ | |
a737bd4d | 9110 | |
c19d1205 ZW |
9111 | static void |
9112 | do_setend (void) | |
9113 | { | |
12e37cbc MGD |
9114 | if (warn_on_deprecated |
9115 | && ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v8)) | |
5c3696f8 | 9116 | as_tsktsk (_("setend use is deprecated for ARMv8")); |
12e37cbc | 9117 | |
c19d1205 ZW |
9118 | if (inst.operands[0].imm) |
9119 | inst.instruction |= 0x200; | |
a737bd4d NC |
9120 | } |
9121 | ||
9122 | static void | |
c19d1205 | 9123 | do_shift (void) |
a737bd4d | 9124 | { |
c19d1205 ZW |
9125 | unsigned int Rm = (inst.operands[1].present |
9126 | ? inst.operands[1].reg | |
9127 | : inst.operands[0].reg); | |
a737bd4d | 9128 | |
c19d1205 ZW |
9129 | inst.instruction |= inst.operands[0].reg << 12; |
9130 | inst.instruction |= Rm; | |
9131 | if (inst.operands[2].isreg) /* Rd, {Rm,} Rs */ | |
a737bd4d | 9132 | { |
c19d1205 ZW |
9133 | inst.instruction |= inst.operands[2].reg << 8; |
9134 | inst.instruction |= SHIFT_BY_REG; | |
94342ec3 NC |
9135 | /* PR 12854: Error on extraneous shifts. */ |
9136 | constraint (inst.operands[2].shifted, | |
9137 | _("extraneous shift as part of operand to shift insn")); | |
a737bd4d NC |
9138 | } |
9139 | else | |
c19d1205 | 9140 | inst.reloc.type = BFD_RELOC_ARM_SHIFT_IMM; |
a737bd4d NC |
9141 | } |
9142 | ||
09d92015 | 9143 | static void |
3eb17e6b | 9144 | do_smc (void) |
09d92015 | 9145 | { |
3eb17e6b | 9146 | inst.reloc.type = BFD_RELOC_ARM_SMC; |
c19d1205 | 9147 | inst.reloc.pc_rel = 0; |
09d92015 MM |
9148 | } |
9149 | ||
90ec0d68 MGD |
9150 | static void |
9151 | do_hvc (void) | |
9152 | { | |
9153 | inst.reloc.type = BFD_RELOC_ARM_HVC; | |
9154 | inst.reloc.pc_rel = 0; | |
9155 | } | |
9156 | ||
09d92015 | 9157 | static void |
c19d1205 | 9158 | do_swi (void) |
09d92015 | 9159 | { |
c19d1205 ZW |
9160 | inst.reloc.type = BFD_RELOC_ARM_SWI; |
9161 | inst.reloc.pc_rel = 0; | |
09d92015 MM |
9162 | } |
9163 | ||
c19d1205 ZW |
9164 | /* ARM V5E (El Segundo) signed-multiply-accumulate (argument parse) |
9165 | SMLAxy{cond} Rd,Rm,Rs,Rn | |
9166 | SMLAWy{cond} Rd,Rm,Rs,Rn | |
9167 | Error if any register is R15. */ | |
e16bb312 | 9168 | |
c19d1205 ZW |
9169 | static void |
9170 | do_smla (void) | |
e16bb312 | 9171 | { |
c19d1205 ZW |
9172 | inst.instruction |= inst.operands[0].reg << 16; |
9173 | inst.instruction |= inst.operands[1].reg; | |
9174 | inst.instruction |= inst.operands[2].reg << 8; | |
9175 | inst.instruction |= inst.operands[3].reg << 12; | |
9176 | } | |
a737bd4d | 9177 | |
c19d1205 ZW |
9178 | /* ARM V5E (El Segundo) signed-multiply-accumulate-long (argument parse) |
9179 | SMLALxy{cond} Rdlo,Rdhi,Rm,Rs | |
9180 | Error if any register is R15. | |
9181 | Warning if Rdlo == Rdhi. */ | |
a737bd4d | 9182 | |
c19d1205 ZW |
9183 | static void |
9184 | do_smlal (void) | |
9185 | { | |
9186 | inst.instruction |= inst.operands[0].reg << 12; | |
9187 | inst.instruction |= inst.operands[1].reg << 16; | |
9188 | inst.instruction |= inst.operands[2].reg; | |
9189 | inst.instruction |= inst.operands[3].reg << 8; | |
a737bd4d | 9190 | |
c19d1205 ZW |
9191 | if (inst.operands[0].reg == inst.operands[1].reg) |
9192 | as_tsktsk (_("rdhi and rdlo must be different")); | |
9193 | } | |
a737bd4d | 9194 | |
c19d1205 ZW |
9195 | /* ARM V5E (El Segundo) signed-multiply (argument parse) |
9196 | SMULxy{cond} Rd,Rm,Rs | |
9197 | Error if any register is R15. */ | |
a737bd4d | 9198 | |
c19d1205 ZW |
9199 | static void |
9200 | do_smul (void) | |
9201 | { | |
9202 | inst.instruction |= inst.operands[0].reg << 16; | |
9203 | inst.instruction |= inst.operands[1].reg; | |
9204 | inst.instruction |= inst.operands[2].reg << 8; | |
9205 | } | |
a737bd4d | 9206 | |
b6702015 PB |
9207 | /* ARM V6 srs (argument parse). The variable fields in the encoding are |
9208 | the same for both ARM and Thumb-2. */ | |
a737bd4d | 9209 | |
c19d1205 ZW |
9210 | static void |
9211 | do_srs (void) | |
9212 | { | |
b6702015 PB |
9213 | int reg; |
9214 | ||
9215 | if (inst.operands[0].present) | |
9216 | { | |
9217 | reg = inst.operands[0].reg; | |
fdfde340 | 9218 | constraint (reg != REG_SP, _("SRS base register must be r13")); |
b6702015 PB |
9219 | } |
9220 | else | |
fdfde340 | 9221 | reg = REG_SP; |
b6702015 PB |
9222 | |
9223 | inst.instruction |= reg << 16; | |
9224 | inst.instruction |= inst.operands[1].imm; | |
9225 | if (inst.operands[0].writeback || inst.operands[1].writeback) | |
c19d1205 ZW |
9226 | inst.instruction |= WRITE_BACK; |
9227 | } | |
a737bd4d | 9228 | |
c19d1205 | 9229 | /* ARM V6 strex (argument parse). */ |
a737bd4d | 9230 | |
c19d1205 ZW |
9231 | static void |
9232 | do_strex (void) | |
9233 | { | |
9234 | constraint (!inst.operands[2].isreg || !inst.operands[2].preind | |
9235 | || inst.operands[2].postind || inst.operands[2].writeback | |
9236 | || inst.operands[2].immisreg || inst.operands[2].shifted | |
01cfc07f NC |
9237 | || inst.operands[2].negative |
9238 | /* See comment in do_ldrex(). */ | |
9239 | || (inst.operands[2].reg == REG_PC), | |
9240 | BAD_ADDR_MODE); | |
a737bd4d | 9241 | |
c19d1205 ZW |
9242 | constraint (inst.operands[0].reg == inst.operands[1].reg |
9243 | || inst.operands[0].reg == inst.operands[2].reg, BAD_OVERLAP); | |
a737bd4d | 9244 | |
c19d1205 ZW |
9245 | constraint (inst.reloc.exp.X_op != O_constant |
9246 | || inst.reloc.exp.X_add_number != 0, | |
9247 | _("offset must be zero in ARM encoding")); | |
a737bd4d | 9248 | |
c19d1205 ZW |
9249 | inst.instruction |= inst.operands[0].reg << 12; |
9250 | inst.instruction |= inst.operands[1].reg; | |
9251 | inst.instruction |= inst.operands[2].reg << 16; | |
9252 | inst.reloc.type = BFD_RELOC_UNUSED; | |
e16bb312 NC |
9253 | } |
9254 | ||
877807f8 NC |
9255 | static void |
9256 | do_t_strexbh (void) | |
9257 | { | |
9258 | constraint (!inst.operands[2].isreg || !inst.operands[2].preind | |
9259 | || inst.operands[2].postind || inst.operands[2].writeback | |
9260 | || inst.operands[2].immisreg || inst.operands[2].shifted | |
9261 | || inst.operands[2].negative, | |
9262 | BAD_ADDR_MODE); | |
9263 | ||
9264 | constraint (inst.operands[0].reg == inst.operands[1].reg | |
9265 | || inst.operands[0].reg == inst.operands[2].reg, BAD_OVERLAP); | |
9266 | ||
9267 | do_rm_rd_rn (); | |
9268 | } | |
9269 | ||
e16bb312 | 9270 | static void |
c19d1205 | 9271 | do_strexd (void) |
e16bb312 | 9272 | { |
c19d1205 ZW |
9273 | constraint (inst.operands[1].reg % 2 != 0, |
9274 | _("even register required")); | |
9275 | constraint (inst.operands[2].present | |
9276 | && inst.operands[2].reg != inst.operands[1].reg + 1, | |
9277 | _("can only store two consecutive registers")); | |
9278 | /* If op 2 were present and equal to PC, this function wouldn't | |
9279 | have been called in the first place. */ | |
9280 | constraint (inst.operands[1].reg == REG_LR, _("r14 not allowed here")); | |
e16bb312 | 9281 | |
c19d1205 ZW |
9282 | constraint (inst.operands[0].reg == inst.operands[1].reg |
9283 | || inst.operands[0].reg == inst.operands[1].reg + 1 | |
9284 | || inst.operands[0].reg == inst.operands[3].reg, | |
9285 | BAD_OVERLAP); | |
e16bb312 | 9286 | |
c19d1205 ZW |
9287 | inst.instruction |= inst.operands[0].reg << 12; |
9288 | inst.instruction |= inst.operands[1].reg; | |
9289 | inst.instruction |= inst.operands[3].reg << 16; | |
e16bb312 NC |
9290 | } |
9291 | ||
9eb6c0f1 MGD |
9292 | /* ARM V8 STRL. */ |
9293 | static void | |
4b8c8c02 | 9294 | do_stlex (void) |
9eb6c0f1 MGD |
9295 | { |
9296 | constraint (inst.operands[0].reg == inst.operands[1].reg | |
9297 | || inst.operands[0].reg == inst.operands[2].reg, BAD_OVERLAP); | |
9298 | ||
9299 | do_rd_rm_rn (); | |
9300 | } | |
9301 | ||
9302 | static void | |
4b8c8c02 | 9303 | do_t_stlex (void) |
9eb6c0f1 MGD |
9304 | { |
9305 | constraint (inst.operands[0].reg == inst.operands[1].reg | |
9306 | || inst.operands[0].reg == inst.operands[2].reg, BAD_OVERLAP); | |
9307 | ||
9308 | do_rm_rd_rn (); | |
9309 | } | |
9310 | ||
c19d1205 ZW |
9311 | /* ARM V6 SXTAH extracts a 16-bit value from a register, sign |
9312 | extends it to 32-bits, and adds the result to a value in another | |
9313 | register. You can specify a rotation by 0, 8, 16, or 24 bits | |
9314 | before extracting the 16-bit value. | |
9315 | SXTAH{<cond>} <Rd>, <Rn>, <Rm>{, <rotation>} | |
9316 | Condition defaults to COND_ALWAYS. | |
9317 | Error if any register uses R15. */ | |
9318 | ||
e16bb312 | 9319 | static void |
c19d1205 | 9320 | do_sxtah (void) |
e16bb312 | 9321 | { |
c19d1205 ZW |
9322 | inst.instruction |= inst.operands[0].reg << 12; |
9323 | inst.instruction |= inst.operands[1].reg << 16; | |
9324 | inst.instruction |= inst.operands[2].reg; | |
9325 | inst.instruction |= inst.operands[3].imm << 10; | |
9326 | } | |
e16bb312 | 9327 | |
c19d1205 | 9328 | /* ARM V6 SXTH. |
e16bb312 | 9329 | |
c19d1205 ZW |
9330 | SXTH {<cond>} <Rd>, <Rm>{, <rotation>} |
9331 | Condition defaults to COND_ALWAYS. | |
9332 | Error if any register uses R15. */ | |
e16bb312 NC |
9333 | |
9334 | static void | |
c19d1205 | 9335 | do_sxth (void) |
e16bb312 | 9336 | { |
c19d1205 ZW |
9337 | inst.instruction |= inst.operands[0].reg << 12; |
9338 | inst.instruction |= inst.operands[1].reg; | |
9339 | inst.instruction |= inst.operands[2].imm << 10; | |
e16bb312 | 9340 | } |
c19d1205 ZW |
9341 | \f |
9342 | /* VFP instructions. In a logical order: SP variant first, monad | |
9343 | before dyad, arithmetic then move then load/store. */ | |
e16bb312 NC |
9344 | |
9345 | static void | |
c19d1205 | 9346 | do_vfp_sp_monadic (void) |
e16bb312 | 9347 | { |
5287ad62 JB |
9348 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Sd); |
9349 | encode_arm_vfp_reg (inst.operands[1].reg, VFP_REG_Sm); | |
e16bb312 NC |
9350 | } |
9351 | ||
9352 | static void | |
c19d1205 | 9353 | do_vfp_sp_dyadic (void) |
e16bb312 | 9354 | { |
5287ad62 JB |
9355 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Sd); |
9356 | encode_arm_vfp_reg (inst.operands[1].reg, VFP_REG_Sn); | |
9357 | encode_arm_vfp_reg (inst.operands[2].reg, VFP_REG_Sm); | |
e16bb312 NC |
9358 | } |
9359 | ||
9360 | static void | |
c19d1205 | 9361 | do_vfp_sp_compare_z (void) |
e16bb312 | 9362 | { |
5287ad62 | 9363 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Sd); |
e16bb312 NC |
9364 | } |
9365 | ||
9366 | static void | |
c19d1205 | 9367 | do_vfp_dp_sp_cvt (void) |
e16bb312 | 9368 | { |
5287ad62 JB |
9369 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Dd); |
9370 | encode_arm_vfp_reg (inst.operands[1].reg, VFP_REG_Sm); | |
e16bb312 NC |
9371 | } |
9372 | ||
9373 | static void | |
c19d1205 | 9374 | do_vfp_sp_dp_cvt (void) |
e16bb312 | 9375 | { |
5287ad62 JB |
9376 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Sd); |
9377 | encode_arm_vfp_reg (inst.operands[1].reg, VFP_REG_Dm); | |
e16bb312 NC |
9378 | } |
9379 | ||
9380 | static void | |
c19d1205 | 9381 | do_vfp_reg_from_sp (void) |
e16bb312 | 9382 | { |
c19d1205 | 9383 | inst.instruction |= inst.operands[0].reg << 12; |
5287ad62 | 9384 | encode_arm_vfp_reg (inst.operands[1].reg, VFP_REG_Sn); |
e16bb312 NC |
9385 | } |
9386 | ||
9387 | static void | |
c19d1205 | 9388 | do_vfp_reg2_from_sp2 (void) |
e16bb312 | 9389 | { |
c19d1205 ZW |
9390 | constraint (inst.operands[2].imm != 2, |
9391 | _("only two consecutive VFP SP registers allowed here")); | |
9392 | inst.instruction |= inst.operands[0].reg << 12; | |
9393 | inst.instruction |= inst.operands[1].reg << 16; | |
5287ad62 | 9394 | encode_arm_vfp_reg (inst.operands[2].reg, VFP_REG_Sm); |
e16bb312 NC |
9395 | } |
9396 | ||
9397 | static void | |
c19d1205 | 9398 | do_vfp_sp_from_reg (void) |
e16bb312 | 9399 | { |
5287ad62 | 9400 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Sn); |
c19d1205 | 9401 | inst.instruction |= inst.operands[1].reg << 12; |
e16bb312 NC |
9402 | } |
9403 | ||
9404 | static void | |
c19d1205 | 9405 | do_vfp_sp2_from_reg2 (void) |
e16bb312 | 9406 | { |
c19d1205 ZW |
9407 | constraint (inst.operands[0].imm != 2, |
9408 | _("only two consecutive VFP SP registers allowed here")); | |
5287ad62 | 9409 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Sm); |
c19d1205 ZW |
9410 | inst.instruction |= inst.operands[1].reg << 12; |
9411 | inst.instruction |= inst.operands[2].reg << 16; | |
e16bb312 NC |
9412 | } |
9413 | ||
9414 | static void | |
c19d1205 | 9415 | do_vfp_sp_ldst (void) |
e16bb312 | 9416 | { |
5287ad62 | 9417 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Sd); |
c19d1205 | 9418 | encode_arm_cp_address (1, FALSE, TRUE, 0); |
e16bb312 NC |
9419 | } |
9420 | ||
9421 | static void | |
c19d1205 | 9422 | do_vfp_dp_ldst (void) |
e16bb312 | 9423 | { |
5287ad62 | 9424 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Dd); |
c19d1205 | 9425 | encode_arm_cp_address (1, FALSE, TRUE, 0); |
e16bb312 NC |
9426 | } |
9427 | ||
c19d1205 | 9428 | |
e16bb312 | 9429 | static void |
c19d1205 | 9430 | vfp_sp_ldstm (enum vfp_ldstm_type ldstm_type) |
e16bb312 | 9431 | { |
c19d1205 ZW |
9432 | if (inst.operands[0].writeback) |
9433 | inst.instruction |= WRITE_BACK; | |
9434 | else | |
9435 | constraint (ldstm_type != VFP_LDSTMIA, | |
9436 | _("this addressing mode requires base-register writeback")); | |
9437 | inst.instruction |= inst.operands[0].reg << 16; | |
5287ad62 | 9438 | encode_arm_vfp_reg (inst.operands[1].reg, VFP_REG_Sd); |
c19d1205 | 9439 | inst.instruction |= inst.operands[1].imm; |
e16bb312 NC |
9440 | } |
9441 | ||
9442 | static void | |
c19d1205 | 9443 | vfp_dp_ldstm (enum vfp_ldstm_type ldstm_type) |
e16bb312 | 9444 | { |
c19d1205 | 9445 | int count; |
e16bb312 | 9446 | |
c19d1205 ZW |
9447 | if (inst.operands[0].writeback) |
9448 | inst.instruction |= WRITE_BACK; | |
9449 | else | |
9450 | constraint (ldstm_type != VFP_LDSTMIA && ldstm_type != VFP_LDSTMIAX, | |
9451 | _("this addressing mode requires base-register writeback")); | |
e16bb312 | 9452 | |
c19d1205 | 9453 | inst.instruction |= inst.operands[0].reg << 16; |
5287ad62 | 9454 | encode_arm_vfp_reg (inst.operands[1].reg, VFP_REG_Dd); |
e16bb312 | 9455 | |
c19d1205 ZW |
9456 | count = inst.operands[1].imm << 1; |
9457 | if (ldstm_type == VFP_LDSTMIAX || ldstm_type == VFP_LDSTMDBX) | |
9458 | count += 1; | |
e16bb312 | 9459 | |
c19d1205 | 9460 | inst.instruction |= count; |
e16bb312 NC |
9461 | } |
9462 | ||
9463 | static void | |
c19d1205 | 9464 | do_vfp_sp_ldstmia (void) |
e16bb312 | 9465 | { |
c19d1205 | 9466 | vfp_sp_ldstm (VFP_LDSTMIA); |
e16bb312 NC |
9467 | } |
9468 | ||
9469 | static void | |
c19d1205 | 9470 | do_vfp_sp_ldstmdb (void) |
e16bb312 | 9471 | { |
c19d1205 | 9472 | vfp_sp_ldstm (VFP_LDSTMDB); |
e16bb312 NC |
9473 | } |
9474 | ||
9475 | static void | |
c19d1205 | 9476 | do_vfp_dp_ldstmia (void) |
e16bb312 | 9477 | { |
c19d1205 | 9478 | vfp_dp_ldstm (VFP_LDSTMIA); |
e16bb312 NC |
9479 | } |
9480 | ||
9481 | static void | |
c19d1205 | 9482 | do_vfp_dp_ldstmdb (void) |
e16bb312 | 9483 | { |
c19d1205 | 9484 | vfp_dp_ldstm (VFP_LDSTMDB); |
e16bb312 NC |
9485 | } |
9486 | ||
9487 | static void | |
c19d1205 | 9488 | do_vfp_xp_ldstmia (void) |
e16bb312 | 9489 | { |
c19d1205 ZW |
9490 | vfp_dp_ldstm (VFP_LDSTMIAX); |
9491 | } | |
e16bb312 | 9492 | |
c19d1205 ZW |
9493 | static void |
9494 | do_vfp_xp_ldstmdb (void) | |
9495 | { | |
9496 | vfp_dp_ldstm (VFP_LDSTMDBX); | |
e16bb312 | 9497 | } |
5287ad62 JB |
9498 | |
9499 | static void | |
9500 | do_vfp_dp_rd_rm (void) | |
9501 | { | |
9502 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Dd); | |
9503 | encode_arm_vfp_reg (inst.operands[1].reg, VFP_REG_Dm); | |
9504 | } | |
9505 | ||
9506 | static void | |
9507 | do_vfp_dp_rn_rd (void) | |
9508 | { | |
9509 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Dn); | |
9510 | encode_arm_vfp_reg (inst.operands[1].reg, VFP_REG_Dd); | |
9511 | } | |
9512 | ||
9513 | static void | |
9514 | do_vfp_dp_rd_rn (void) | |
9515 | { | |
9516 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Dd); | |
9517 | encode_arm_vfp_reg (inst.operands[1].reg, VFP_REG_Dn); | |
9518 | } | |
9519 | ||
9520 | static void | |
9521 | do_vfp_dp_rd_rn_rm (void) | |
9522 | { | |
9523 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Dd); | |
9524 | encode_arm_vfp_reg (inst.operands[1].reg, VFP_REG_Dn); | |
9525 | encode_arm_vfp_reg (inst.operands[2].reg, VFP_REG_Dm); | |
9526 | } | |
9527 | ||
9528 | static void | |
9529 | do_vfp_dp_rd (void) | |
9530 | { | |
9531 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Dd); | |
9532 | } | |
9533 | ||
9534 | static void | |
9535 | do_vfp_dp_rm_rd_rn (void) | |
9536 | { | |
9537 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Dm); | |
9538 | encode_arm_vfp_reg (inst.operands[1].reg, VFP_REG_Dd); | |
9539 | encode_arm_vfp_reg (inst.operands[2].reg, VFP_REG_Dn); | |
9540 | } | |
9541 | ||
9542 | /* VFPv3 instructions. */ | |
9543 | static void | |
9544 | do_vfp_sp_const (void) | |
9545 | { | |
9546 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Sd); | |
00249aaa PB |
9547 | inst.instruction |= (inst.operands[1].imm & 0xf0) << 12; |
9548 | inst.instruction |= (inst.operands[1].imm & 0x0f); | |
5287ad62 JB |
9549 | } |
9550 | ||
9551 | static void | |
9552 | do_vfp_dp_const (void) | |
9553 | { | |
9554 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Dd); | |
00249aaa PB |
9555 | inst.instruction |= (inst.operands[1].imm & 0xf0) << 12; |
9556 | inst.instruction |= (inst.operands[1].imm & 0x0f); | |
5287ad62 JB |
9557 | } |
9558 | ||
9559 | static void | |
9560 | vfp_conv (int srcsize) | |
9561 | { | |
5f1af56b MGD |
9562 | int immbits = srcsize - inst.operands[1].imm; |
9563 | ||
fa94de6b RM |
9564 | if (srcsize == 16 && !(immbits >= 0 && immbits <= srcsize)) |
9565 | { | |
5f1af56b | 9566 | /* If srcsize is 16, inst.operands[1].imm must be in the range 0-16. |
477330fc | 9567 | i.e. immbits must be in range 0 - 16. */ |
5f1af56b MGD |
9568 | inst.error = _("immediate value out of range, expected range [0, 16]"); |
9569 | return; | |
9570 | } | |
fa94de6b | 9571 | else if (srcsize == 32 && !(immbits >= 0 && immbits < srcsize)) |
5f1af56b MGD |
9572 | { |
9573 | /* If srcsize is 32, inst.operands[1].imm must be in the range 1-32. | |
477330fc | 9574 | i.e. immbits must be in range 0 - 31. */ |
5f1af56b MGD |
9575 | inst.error = _("immediate value out of range, expected range [1, 32]"); |
9576 | return; | |
9577 | } | |
9578 | ||
5287ad62 JB |
9579 | inst.instruction |= (immbits & 1) << 5; |
9580 | inst.instruction |= (immbits >> 1); | |
9581 | } | |
9582 | ||
9583 | static void | |
9584 | do_vfp_sp_conv_16 (void) | |
9585 | { | |
9586 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Sd); | |
9587 | vfp_conv (16); | |
9588 | } | |
9589 | ||
9590 | static void | |
9591 | do_vfp_dp_conv_16 (void) | |
9592 | { | |
9593 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Dd); | |
9594 | vfp_conv (16); | |
9595 | } | |
9596 | ||
9597 | static void | |
9598 | do_vfp_sp_conv_32 (void) | |
9599 | { | |
9600 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Sd); | |
9601 | vfp_conv (32); | |
9602 | } | |
9603 | ||
9604 | static void | |
9605 | do_vfp_dp_conv_32 (void) | |
9606 | { | |
9607 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Dd); | |
9608 | vfp_conv (32); | |
9609 | } | |
c19d1205 ZW |
9610 | \f |
9611 | /* FPA instructions. Also in a logical order. */ | |
e16bb312 | 9612 | |
c19d1205 ZW |
9613 | static void |
9614 | do_fpa_cmp (void) | |
9615 | { | |
9616 | inst.instruction |= inst.operands[0].reg << 16; | |
9617 | inst.instruction |= inst.operands[1].reg; | |
9618 | } | |
b99bd4ef NC |
9619 | |
9620 | static void | |
c19d1205 | 9621 | do_fpa_ldmstm (void) |
b99bd4ef | 9622 | { |
c19d1205 ZW |
9623 | inst.instruction |= inst.operands[0].reg << 12; |
9624 | switch (inst.operands[1].imm) | |
9625 | { | |
9626 | case 1: inst.instruction |= CP_T_X; break; | |
9627 | case 2: inst.instruction |= CP_T_Y; break; | |
9628 | case 3: inst.instruction |= CP_T_Y | CP_T_X; break; | |
9629 | case 4: break; | |
9630 | default: abort (); | |
9631 | } | |
b99bd4ef | 9632 | |
c19d1205 ZW |
9633 | if (inst.instruction & (PRE_INDEX | INDEX_UP)) |
9634 | { | |
9635 | /* The instruction specified "ea" or "fd", so we can only accept | |
9636 | [Rn]{!}. The instruction does not really support stacking or | |
9637 | unstacking, so we have to emulate these by setting appropriate | |
9638 | bits and offsets. */ | |
9639 | constraint (inst.reloc.exp.X_op != O_constant | |
9640 | || inst.reloc.exp.X_add_number != 0, | |
9641 | _("this instruction does not support indexing")); | |
b99bd4ef | 9642 | |
c19d1205 ZW |
9643 | if ((inst.instruction & PRE_INDEX) || inst.operands[2].writeback) |
9644 | inst.reloc.exp.X_add_number = 12 * inst.operands[1].imm; | |
b99bd4ef | 9645 | |
c19d1205 ZW |
9646 | if (!(inst.instruction & INDEX_UP)) |
9647 | inst.reloc.exp.X_add_number = -inst.reloc.exp.X_add_number; | |
b99bd4ef | 9648 | |
c19d1205 ZW |
9649 | if (!(inst.instruction & PRE_INDEX) && inst.operands[2].writeback) |
9650 | { | |
9651 | inst.operands[2].preind = 0; | |
9652 | inst.operands[2].postind = 1; | |
9653 | } | |
9654 | } | |
b99bd4ef | 9655 | |
c19d1205 | 9656 | encode_arm_cp_address (2, TRUE, TRUE, 0); |
b99bd4ef | 9657 | } |
c19d1205 ZW |
9658 | \f |
9659 | /* iWMMXt instructions: strictly in alphabetical order. */ | |
b99bd4ef | 9660 | |
c19d1205 ZW |
9661 | static void |
9662 | do_iwmmxt_tandorc (void) | |
9663 | { | |
9664 | constraint (inst.operands[0].reg != REG_PC, _("only r15 allowed here")); | |
9665 | } | |
b99bd4ef | 9666 | |
c19d1205 ZW |
9667 | static void |
9668 | do_iwmmxt_textrc (void) | |
9669 | { | |
9670 | inst.instruction |= inst.operands[0].reg << 12; | |
9671 | inst.instruction |= inst.operands[1].imm; | |
9672 | } | |
b99bd4ef NC |
9673 | |
9674 | static void | |
c19d1205 | 9675 | do_iwmmxt_textrm (void) |
b99bd4ef | 9676 | { |
c19d1205 ZW |
9677 | inst.instruction |= inst.operands[0].reg << 12; |
9678 | inst.instruction |= inst.operands[1].reg << 16; | |
9679 | inst.instruction |= inst.operands[2].imm; | |
9680 | } | |
b99bd4ef | 9681 | |
c19d1205 ZW |
9682 | static void |
9683 | do_iwmmxt_tinsr (void) | |
9684 | { | |
9685 | inst.instruction |= inst.operands[0].reg << 16; | |
9686 | inst.instruction |= inst.operands[1].reg << 12; | |
9687 | inst.instruction |= inst.operands[2].imm; | |
9688 | } | |
b99bd4ef | 9689 | |
c19d1205 ZW |
9690 | static void |
9691 | do_iwmmxt_tmia (void) | |
9692 | { | |
9693 | inst.instruction |= inst.operands[0].reg << 5; | |
9694 | inst.instruction |= inst.operands[1].reg; | |
9695 | inst.instruction |= inst.operands[2].reg << 12; | |
9696 | } | |
b99bd4ef | 9697 | |
c19d1205 ZW |
9698 | static void |
9699 | do_iwmmxt_waligni (void) | |
9700 | { | |
9701 | inst.instruction |= inst.operands[0].reg << 12; | |
9702 | inst.instruction |= inst.operands[1].reg << 16; | |
9703 | inst.instruction |= inst.operands[2].reg; | |
9704 | inst.instruction |= inst.operands[3].imm << 20; | |
9705 | } | |
b99bd4ef | 9706 | |
2d447fca JM |
9707 | static void |
9708 | do_iwmmxt_wmerge (void) | |
9709 | { | |
9710 | inst.instruction |= inst.operands[0].reg << 12; | |
9711 | inst.instruction |= inst.operands[1].reg << 16; | |
9712 | inst.instruction |= inst.operands[2].reg; | |
9713 | inst.instruction |= inst.operands[3].imm << 21; | |
9714 | } | |
9715 | ||
c19d1205 ZW |
9716 | static void |
9717 | do_iwmmxt_wmov (void) | |
9718 | { | |
9719 | /* WMOV rD, rN is an alias for WOR rD, rN, rN. */ | |
9720 | inst.instruction |= inst.operands[0].reg << 12; | |
9721 | inst.instruction |= inst.operands[1].reg << 16; | |
9722 | inst.instruction |= inst.operands[1].reg; | |
9723 | } | |
b99bd4ef | 9724 | |
c19d1205 ZW |
9725 | static void |
9726 | do_iwmmxt_wldstbh (void) | |
9727 | { | |
8f06b2d8 | 9728 | int reloc; |
c19d1205 | 9729 | inst.instruction |= inst.operands[0].reg << 12; |
8f06b2d8 PB |
9730 | if (thumb_mode) |
9731 | reloc = BFD_RELOC_ARM_T32_CP_OFF_IMM_S2; | |
9732 | else | |
9733 | reloc = BFD_RELOC_ARM_CP_OFF_IMM_S2; | |
9734 | encode_arm_cp_address (1, TRUE, FALSE, reloc); | |
b99bd4ef NC |
9735 | } |
9736 | ||
c19d1205 ZW |
9737 | static void |
9738 | do_iwmmxt_wldstw (void) | |
9739 | { | |
9740 | /* RIWR_RIWC clears .isreg for a control register. */ | |
9741 | if (!inst.operands[0].isreg) | |
9742 | { | |
9743 | constraint (inst.cond != COND_ALWAYS, BAD_COND); | |
9744 | inst.instruction |= 0xf0000000; | |
9745 | } | |
b99bd4ef | 9746 | |
c19d1205 ZW |
9747 | inst.instruction |= inst.operands[0].reg << 12; |
9748 | encode_arm_cp_address (1, TRUE, TRUE, 0); | |
9749 | } | |
b99bd4ef NC |
9750 | |
9751 | static void | |
c19d1205 | 9752 | do_iwmmxt_wldstd (void) |
b99bd4ef | 9753 | { |
c19d1205 | 9754 | inst.instruction |= inst.operands[0].reg << 12; |
2d447fca JM |
9755 | if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_cext_iwmmxt2) |
9756 | && inst.operands[1].immisreg) | |
9757 | { | |
9758 | inst.instruction &= ~0x1a000ff; | |
9759 | inst.instruction |= (0xf << 28); | |
9760 | if (inst.operands[1].preind) | |
9761 | inst.instruction |= PRE_INDEX; | |
9762 | if (!inst.operands[1].negative) | |
9763 | inst.instruction |= INDEX_UP; | |
9764 | if (inst.operands[1].writeback) | |
9765 | inst.instruction |= WRITE_BACK; | |
9766 | inst.instruction |= inst.operands[1].reg << 16; | |
9767 | inst.instruction |= inst.reloc.exp.X_add_number << 4; | |
9768 | inst.instruction |= inst.operands[1].imm; | |
9769 | } | |
9770 | else | |
9771 | encode_arm_cp_address (1, TRUE, FALSE, 0); | |
c19d1205 | 9772 | } |
b99bd4ef | 9773 | |
c19d1205 ZW |
9774 | static void |
9775 | do_iwmmxt_wshufh (void) | |
9776 | { | |
9777 | inst.instruction |= inst.operands[0].reg << 12; | |
9778 | inst.instruction |= inst.operands[1].reg << 16; | |
9779 | inst.instruction |= ((inst.operands[2].imm & 0xf0) << 16); | |
9780 | inst.instruction |= (inst.operands[2].imm & 0x0f); | |
9781 | } | |
b99bd4ef | 9782 | |
c19d1205 ZW |
9783 | static void |
9784 | do_iwmmxt_wzero (void) | |
9785 | { | |
9786 | /* WZERO reg is an alias for WANDN reg, reg, reg. */ | |
9787 | inst.instruction |= inst.operands[0].reg; | |
9788 | inst.instruction |= inst.operands[0].reg << 12; | |
9789 | inst.instruction |= inst.operands[0].reg << 16; | |
9790 | } | |
2d447fca JM |
9791 | |
9792 | static void | |
9793 | do_iwmmxt_wrwrwr_or_imm5 (void) | |
9794 | { | |
9795 | if (inst.operands[2].isreg) | |
9796 | do_rd_rn_rm (); | |
9797 | else { | |
9798 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, arm_cext_iwmmxt2), | |
9799 | _("immediate operand requires iWMMXt2")); | |
9800 | do_rd_rn (); | |
9801 | if (inst.operands[2].imm == 0) | |
9802 | { | |
9803 | switch ((inst.instruction >> 20) & 0xf) | |
9804 | { | |
9805 | case 4: | |
9806 | case 5: | |
9807 | case 6: | |
5f4273c7 | 9808 | case 7: |
2d447fca JM |
9809 | /* w...h wrd, wrn, #0 -> wrorh wrd, wrn, #16. */ |
9810 | inst.operands[2].imm = 16; | |
9811 | inst.instruction = (inst.instruction & 0xff0fffff) | (0x7 << 20); | |
9812 | break; | |
9813 | case 8: | |
9814 | case 9: | |
9815 | case 10: | |
9816 | case 11: | |
9817 | /* w...w wrd, wrn, #0 -> wrorw wrd, wrn, #32. */ | |
9818 | inst.operands[2].imm = 32; | |
9819 | inst.instruction = (inst.instruction & 0xff0fffff) | (0xb << 20); | |
9820 | break; | |
9821 | case 12: | |
9822 | case 13: | |
9823 | case 14: | |
9824 | case 15: | |
9825 | { | |
9826 | /* w...d wrd, wrn, #0 -> wor wrd, wrn, wrn. */ | |
9827 | unsigned long wrn; | |
9828 | wrn = (inst.instruction >> 16) & 0xf; | |
9829 | inst.instruction &= 0xff0fff0f; | |
9830 | inst.instruction |= wrn; | |
9831 | /* Bail out here; the instruction is now assembled. */ | |
9832 | return; | |
9833 | } | |
9834 | } | |
9835 | } | |
9836 | /* Map 32 -> 0, etc. */ | |
9837 | inst.operands[2].imm &= 0x1f; | |
9838 | inst.instruction |= (0xf << 28) | ((inst.operands[2].imm & 0x10) << 4) | (inst.operands[2].imm & 0xf); | |
9839 | } | |
9840 | } | |
c19d1205 ZW |
9841 | \f |
9842 | /* Cirrus Maverick instructions. Simple 2-, 3-, and 4-register | |
9843 | operations first, then control, shift, and load/store. */ | |
b99bd4ef | 9844 | |
c19d1205 | 9845 | /* Insns like "foo X,Y,Z". */ |
b99bd4ef | 9846 | |
c19d1205 ZW |
9847 | static void |
9848 | do_mav_triple (void) | |
9849 | { | |
9850 | inst.instruction |= inst.operands[0].reg << 16; | |
9851 | inst.instruction |= inst.operands[1].reg; | |
9852 | inst.instruction |= inst.operands[2].reg << 12; | |
9853 | } | |
b99bd4ef | 9854 | |
c19d1205 ZW |
9855 | /* Insns like "foo W,X,Y,Z". |
9856 | where W=MVAX[0:3] and X,Y,Z=MVFX[0:15]. */ | |
a737bd4d | 9857 | |
c19d1205 ZW |
9858 | static void |
9859 | do_mav_quad (void) | |
9860 | { | |
9861 | inst.instruction |= inst.operands[0].reg << 5; | |
9862 | inst.instruction |= inst.operands[1].reg << 12; | |
9863 | inst.instruction |= inst.operands[2].reg << 16; | |
9864 | inst.instruction |= inst.operands[3].reg; | |
a737bd4d NC |
9865 | } |
9866 | ||
c19d1205 ZW |
9867 | /* cfmvsc32<cond> DSPSC,MVDX[15:0]. */ |
9868 | static void | |
9869 | do_mav_dspsc (void) | |
a737bd4d | 9870 | { |
c19d1205 ZW |
9871 | inst.instruction |= inst.operands[1].reg << 12; |
9872 | } | |
a737bd4d | 9873 | |
c19d1205 ZW |
9874 | /* Maverick shift immediate instructions. |
9875 | cfsh32<cond> MVFX[15:0],MVFX[15:0],Shift[6:0]. | |
9876 | cfsh64<cond> MVDX[15:0],MVDX[15:0],Shift[6:0]. */ | |
a737bd4d | 9877 | |
c19d1205 ZW |
9878 | static void |
9879 | do_mav_shift (void) | |
9880 | { | |
9881 | int imm = inst.operands[2].imm; | |
a737bd4d | 9882 | |
c19d1205 ZW |
9883 | inst.instruction |= inst.operands[0].reg << 12; |
9884 | inst.instruction |= inst.operands[1].reg << 16; | |
a737bd4d | 9885 | |
c19d1205 ZW |
9886 | /* Bits 0-3 of the insn should have bits 0-3 of the immediate. |
9887 | Bits 5-7 of the insn should have bits 4-6 of the immediate. | |
9888 | Bit 4 should be 0. */ | |
9889 | imm = (imm & 0xf) | ((imm & 0x70) << 1); | |
a737bd4d | 9890 | |
c19d1205 ZW |
9891 | inst.instruction |= imm; |
9892 | } | |
9893 | \f | |
9894 | /* XScale instructions. Also sorted arithmetic before move. */ | |
a737bd4d | 9895 | |
c19d1205 ZW |
9896 | /* Xscale multiply-accumulate (argument parse) |
9897 | MIAcc acc0,Rm,Rs | |
9898 | MIAPHcc acc0,Rm,Rs | |
9899 | MIAxycc acc0,Rm,Rs. */ | |
a737bd4d | 9900 | |
c19d1205 ZW |
9901 | static void |
9902 | do_xsc_mia (void) | |
9903 | { | |
9904 | inst.instruction |= inst.operands[1].reg; | |
9905 | inst.instruction |= inst.operands[2].reg << 12; | |
9906 | } | |
a737bd4d | 9907 | |
c19d1205 | 9908 | /* Xscale move-accumulator-register (argument parse) |
a737bd4d | 9909 | |
c19d1205 | 9910 | MARcc acc0,RdLo,RdHi. */ |
b99bd4ef | 9911 | |
c19d1205 ZW |
9912 | static void |
9913 | do_xsc_mar (void) | |
9914 | { | |
9915 | inst.instruction |= inst.operands[1].reg << 12; | |
9916 | inst.instruction |= inst.operands[2].reg << 16; | |
b99bd4ef NC |
9917 | } |
9918 | ||
c19d1205 | 9919 | /* Xscale move-register-accumulator (argument parse) |
b99bd4ef | 9920 | |
c19d1205 | 9921 | MRAcc RdLo,RdHi,acc0. */ |
b99bd4ef NC |
9922 | |
9923 | static void | |
c19d1205 | 9924 | do_xsc_mra (void) |
b99bd4ef | 9925 | { |
c19d1205 ZW |
9926 | constraint (inst.operands[0].reg == inst.operands[1].reg, BAD_OVERLAP); |
9927 | inst.instruction |= inst.operands[0].reg << 12; | |
9928 | inst.instruction |= inst.operands[1].reg << 16; | |
9929 | } | |
9930 | \f | |
9931 | /* Encoding functions relevant only to Thumb. */ | |
b99bd4ef | 9932 | |
c19d1205 ZW |
9933 | /* inst.operands[i] is a shifted-register operand; encode |
9934 | it into inst.instruction in the format used by Thumb32. */ | |
9935 | ||
9936 | static void | |
9937 | encode_thumb32_shifted_operand (int i) | |
9938 | { | |
9939 | unsigned int value = inst.reloc.exp.X_add_number; | |
9940 | unsigned int shift = inst.operands[i].shift_kind; | |
b99bd4ef | 9941 | |
9c3c69f2 PB |
9942 | constraint (inst.operands[i].immisreg, |
9943 | _("shift by register not allowed in thumb mode")); | |
c19d1205 ZW |
9944 | inst.instruction |= inst.operands[i].reg; |
9945 | if (shift == SHIFT_RRX) | |
9946 | inst.instruction |= SHIFT_ROR << 4; | |
9947 | else | |
b99bd4ef | 9948 | { |
c19d1205 ZW |
9949 | constraint (inst.reloc.exp.X_op != O_constant, |
9950 | _("expression too complex")); | |
9951 | ||
9952 | constraint (value > 32 | |
9953 | || (value == 32 && (shift == SHIFT_LSL | |
9954 | || shift == SHIFT_ROR)), | |
9955 | _("shift expression is too large")); | |
9956 | ||
9957 | if (value == 0) | |
9958 | shift = SHIFT_LSL; | |
9959 | else if (value == 32) | |
9960 | value = 0; | |
9961 | ||
9962 | inst.instruction |= shift << 4; | |
9963 | inst.instruction |= (value & 0x1c) << 10; | |
9964 | inst.instruction |= (value & 0x03) << 6; | |
b99bd4ef | 9965 | } |
c19d1205 | 9966 | } |
b99bd4ef | 9967 | |
b99bd4ef | 9968 | |
c19d1205 ZW |
9969 | /* inst.operands[i] was set up by parse_address. Encode it into a |
9970 | Thumb32 format load or store instruction. Reject forms that cannot | |
9971 | be used with such instructions. If is_t is true, reject forms that | |
9972 | cannot be used with a T instruction; if is_d is true, reject forms | |
5be8be5d DG |
9973 | that cannot be used with a D instruction. If it is a store insn, |
9974 | reject PC in Rn. */ | |
b99bd4ef | 9975 | |
c19d1205 ZW |
9976 | static void |
9977 | encode_thumb32_addr_mode (int i, bfd_boolean is_t, bfd_boolean is_d) | |
9978 | { | |
5be8be5d | 9979 | const bfd_boolean is_pc = (inst.operands[i].reg == REG_PC); |
c19d1205 ZW |
9980 | |
9981 | constraint (!inst.operands[i].isreg, | |
53365c0d | 9982 | _("Instruction does not support =N addresses")); |
b99bd4ef | 9983 | |
c19d1205 ZW |
9984 | inst.instruction |= inst.operands[i].reg << 16; |
9985 | if (inst.operands[i].immisreg) | |
b99bd4ef | 9986 | { |
5be8be5d | 9987 | constraint (is_pc, BAD_PC_ADDRESSING); |
c19d1205 ZW |
9988 | constraint (is_t || is_d, _("cannot use register index with this instruction")); |
9989 | constraint (inst.operands[i].negative, | |
9990 | _("Thumb does not support negative register indexing")); | |
9991 | constraint (inst.operands[i].postind, | |
9992 | _("Thumb does not support register post-indexing")); | |
9993 | constraint (inst.operands[i].writeback, | |
9994 | _("Thumb does not support register indexing with writeback")); | |
9995 | constraint (inst.operands[i].shifted && inst.operands[i].shift_kind != SHIFT_LSL, | |
9996 | _("Thumb supports only LSL in shifted register indexing")); | |
b99bd4ef | 9997 | |
f40d1643 | 9998 | inst.instruction |= inst.operands[i].imm; |
c19d1205 | 9999 | if (inst.operands[i].shifted) |
b99bd4ef | 10000 | { |
c19d1205 ZW |
10001 | constraint (inst.reloc.exp.X_op != O_constant, |
10002 | _("expression too complex")); | |
9c3c69f2 PB |
10003 | constraint (inst.reloc.exp.X_add_number < 0 |
10004 | || inst.reloc.exp.X_add_number > 3, | |
c19d1205 | 10005 | _("shift out of range")); |
9c3c69f2 | 10006 | inst.instruction |= inst.reloc.exp.X_add_number << 4; |
c19d1205 ZW |
10007 | } |
10008 | inst.reloc.type = BFD_RELOC_UNUSED; | |
10009 | } | |
10010 | else if (inst.operands[i].preind) | |
10011 | { | |
5be8be5d | 10012 | constraint (is_pc && inst.operands[i].writeback, BAD_PC_WRITEBACK); |
f40d1643 | 10013 | constraint (is_t && inst.operands[i].writeback, |
c19d1205 | 10014 | _("cannot use writeback with this instruction")); |
4755303e WN |
10015 | constraint (is_pc && ((inst.instruction & THUMB2_LOAD_BIT) == 0), |
10016 | BAD_PC_ADDRESSING); | |
c19d1205 ZW |
10017 | |
10018 | if (is_d) | |
10019 | { | |
10020 | inst.instruction |= 0x01000000; | |
10021 | if (inst.operands[i].writeback) | |
10022 | inst.instruction |= 0x00200000; | |
b99bd4ef | 10023 | } |
c19d1205 | 10024 | else |
b99bd4ef | 10025 | { |
c19d1205 ZW |
10026 | inst.instruction |= 0x00000c00; |
10027 | if (inst.operands[i].writeback) | |
10028 | inst.instruction |= 0x00000100; | |
b99bd4ef | 10029 | } |
c19d1205 | 10030 | inst.reloc.type = BFD_RELOC_ARM_T32_OFFSET_IMM; |
b99bd4ef | 10031 | } |
c19d1205 | 10032 | else if (inst.operands[i].postind) |
b99bd4ef | 10033 | { |
9c2799c2 | 10034 | gas_assert (inst.operands[i].writeback); |
c19d1205 ZW |
10035 | constraint (is_pc, _("cannot use post-indexing with PC-relative addressing")); |
10036 | constraint (is_t, _("cannot use post-indexing with this instruction")); | |
10037 | ||
10038 | if (is_d) | |
10039 | inst.instruction |= 0x00200000; | |
10040 | else | |
10041 | inst.instruction |= 0x00000900; | |
10042 | inst.reloc.type = BFD_RELOC_ARM_T32_OFFSET_IMM; | |
10043 | } | |
10044 | else /* unindexed - only for coprocessor */ | |
10045 | inst.error = _("instruction does not accept unindexed addressing"); | |
10046 | } | |
10047 | ||
10048 | /* Table of Thumb instructions which exist in both 16- and 32-bit | |
10049 | encodings (the latter only in post-V6T2 cores). The index is the | |
10050 | value used in the insns table below. When there is more than one | |
10051 | possible 16-bit encoding for the instruction, this table always | |
0110f2b8 PB |
10052 | holds variant (1). |
10053 | Also contains several pseudo-instructions used during relaxation. */ | |
c19d1205 | 10054 | #define T16_32_TAB \ |
21d799b5 NC |
10055 | X(_adc, 4140, eb400000), \ |
10056 | X(_adcs, 4140, eb500000), \ | |
10057 | X(_add, 1c00, eb000000), \ | |
10058 | X(_adds, 1c00, eb100000), \ | |
10059 | X(_addi, 0000, f1000000), \ | |
10060 | X(_addis, 0000, f1100000), \ | |
10061 | X(_add_pc,000f, f20f0000), \ | |
10062 | X(_add_sp,000d, f10d0000), \ | |
10063 | X(_adr, 000f, f20f0000), \ | |
10064 | X(_and, 4000, ea000000), \ | |
10065 | X(_ands, 4000, ea100000), \ | |
10066 | X(_asr, 1000, fa40f000), \ | |
10067 | X(_asrs, 1000, fa50f000), \ | |
10068 | X(_b, e000, f000b000), \ | |
10069 | X(_bcond, d000, f0008000), \ | |
10070 | X(_bic, 4380, ea200000), \ | |
10071 | X(_bics, 4380, ea300000), \ | |
10072 | X(_cmn, 42c0, eb100f00), \ | |
10073 | X(_cmp, 2800, ebb00f00), \ | |
10074 | X(_cpsie, b660, f3af8400), \ | |
10075 | X(_cpsid, b670, f3af8600), \ | |
10076 | X(_cpy, 4600, ea4f0000), \ | |
10077 | X(_dec_sp,80dd, f1ad0d00), \ | |
10078 | X(_eor, 4040, ea800000), \ | |
10079 | X(_eors, 4040, ea900000), \ | |
10080 | X(_inc_sp,00dd, f10d0d00), \ | |
10081 | X(_ldmia, c800, e8900000), \ | |
10082 | X(_ldr, 6800, f8500000), \ | |
10083 | X(_ldrb, 7800, f8100000), \ | |
10084 | X(_ldrh, 8800, f8300000), \ | |
10085 | X(_ldrsb, 5600, f9100000), \ | |
10086 | X(_ldrsh, 5e00, f9300000), \ | |
10087 | X(_ldr_pc,4800, f85f0000), \ | |
10088 | X(_ldr_pc2,4800, f85f0000), \ | |
10089 | X(_ldr_sp,9800, f85d0000), \ | |
10090 | X(_lsl, 0000, fa00f000), \ | |
10091 | X(_lsls, 0000, fa10f000), \ | |
10092 | X(_lsr, 0800, fa20f000), \ | |
10093 | X(_lsrs, 0800, fa30f000), \ | |
10094 | X(_mov, 2000, ea4f0000), \ | |
10095 | X(_movs, 2000, ea5f0000), \ | |
10096 | X(_mul, 4340, fb00f000), \ | |
10097 | X(_muls, 4340, ffffffff), /* no 32b muls */ \ | |
10098 | X(_mvn, 43c0, ea6f0000), \ | |
10099 | X(_mvns, 43c0, ea7f0000), \ | |
10100 | X(_neg, 4240, f1c00000), /* rsb #0 */ \ | |
10101 | X(_negs, 4240, f1d00000), /* rsbs #0 */ \ | |
10102 | X(_orr, 4300, ea400000), \ | |
10103 | X(_orrs, 4300, ea500000), \ | |
10104 | X(_pop, bc00, e8bd0000), /* ldmia sp!,... */ \ | |
10105 | X(_push, b400, e92d0000), /* stmdb sp!,... */ \ | |
10106 | X(_rev, ba00, fa90f080), \ | |
10107 | X(_rev16, ba40, fa90f090), \ | |
10108 | X(_revsh, bac0, fa90f0b0), \ | |
10109 | X(_ror, 41c0, fa60f000), \ | |
10110 | X(_rors, 41c0, fa70f000), \ | |
10111 | X(_sbc, 4180, eb600000), \ | |
10112 | X(_sbcs, 4180, eb700000), \ | |
10113 | X(_stmia, c000, e8800000), \ | |
10114 | X(_str, 6000, f8400000), \ | |
10115 | X(_strb, 7000, f8000000), \ | |
10116 | X(_strh, 8000, f8200000), \ | |
10117 | X(_str_sp,9000, f84d0000), \ | |
10118 | X(_sub, 1e00, eba00000), \ | |
10119 | X(_subs, 1e00, ebb00000), \ | |
10120 | X(_subi, 8000, f1a00000), \ | |
10121 | X(_subis, 8000, f1b00000), \ | |
10122 | X(_sxtb, b240, fa4ff080), \ | |
10123 | X(_sxth, b200, fa0ff080), \ | |
10124 | X(_tst, 4200, ea100f00), \ | |
10125 | X(_uxtb, b2c0, fa5ff080), \ | |
10126 | X(_uxth, b280, fa1ff080), \ | |
10127 | X(_nop, bf00, f3af8000), \ | |
10128 | X(_yield, bf10, f3af8001), \ | |
10129 | X(_wfe, bf20, f3af8002), \ | |
10130 | X(_wfi, bf30, f3af8003), \ | |
53c4b28b | 10131 | X(_sev, bf40, f3af8004), \ |
74db7efb NC |
10132 | X(_sevl, bf50, f3af8005), \ |
10133 | X(_udf, de00, f7f0a000) | |
c19d1205 ZW |
10134 | |
10135 | /* To catch errors in encoding functions, the codes are all offset by | |
10136 | 0xF800, putting them in one of the 32-bit prefix ranges, ergo undefined | |
10137 | as 16-bit instructions. */ | |
21d799b5 | 10138 | #define X(a,b,c) T_MNEM##a |
c19d1205 ZW |
10139 | enum t16_32_codes { T16_32_OFFSET = 0xF7FF, T16_32_TAB }; |
10140 | #undef X | |
10141 | ||
10142 | #define X(a,b,c) 0x##b | |
10143 | static const unsigned short thumb_op16[] = { T16_32_TAB }; | |
10144 | #define THUMB_OP16(n) (thumb_op16[(n) - (T16_32_OFFSET + 1)]) | |
10145 | #undef X | |
10146 | ||
10147 | #define X(a,b,c) 0x##c | |
10148 | static const unsigned int thumb_op32[] = { T16_32_TAB }; | |
c921be7d NC |
10149 | #define THUMB_OP32(n) (thumb_op32[(n) - (T16_32_OFFSET + 1)]) |
10150 | #define THUMB_SETS_FLAGS(n) (THUMB_OP32 (n) & 0x00100000) | |
c19d1205 ZW |
10151 | #undef X |
10152 | #undef T16_32_TAB | |
10153 | ||
10154 | /* Thumb instruction encoders, in alphabetical order. */ | |
10155 | ||
92e90b6e | 10156 | /* ADDW or SUBW. */ |
c921be7d | 10157 | |
92e90b6e PB |
10158 | static void |
10159 | do_t_add_sub_w (void) | |
10160 | { | |
10161 | int Rd, Rn; | |
10162 | ||
10163 | Rd = inst.operands[0].reg; | |
10164 | Rn = inst.operands[1].reg; | |
10165 | ||
539d4391 NC |
10166 | /* If Rn is REG_PC, this is ADR; if Rn is REG_SP, then this |
10167 | is the SP-{plus,minus}-immediate form of the instruction. */ | |
10168 | if (Rn == REG_SP) | |
10169 | constraint (Rd == REG_PC, BAD_PC); | |
10170 | else | |
10171 | reject_bad_reg (Rd); | |
fdfde340 | 10172 | |
92e90b6e PB |
10173 | inst.instruction |= (Rn << 16) | (Rd << 8); |
10174 | inst.reloc.type = BFD_RELOC_ARM_T32_IMM12; | |
10175 | } | |
10176 | ||
c19d1205 ZW |
10177 | /* Parse an add or subtract instruction. We get here with inst.instruction |
10178 | equalling any of THUMB_OPCODE_add, adds, sub, or subs. */ | |
10179 | ||
10180 | static void | |
10181 | do_t_add_sub (void) | |
10182 | { | |
10183 | int Rd, Rs, Rn; | |
10184 | ||
10185 | Rd = inst.operands[0].reg; | |
10186 | Rs = (inst.operands[1].present | |
10187 | ? inst.operands[1].reg /* Rd, Rs, foo */ | |
10188 | : inst.operands[0].reg); /* Rd, foo -> Rd, Rd, foo */ | |
10189 | ||
e07e6e58 NC |
10190 | if (Rd == REG_PC) |
10191 | set_it_insn_type_last (); | |
10192 | ||
c19d1205 ZW |
10193 | if (unified_syntax) |
10194 | { | |
0110f2b8 PB |
10195 | bfd_boolean flags; |
10196 | bfd_boolean narrow; | |
10197 | int opcode; | |
10198 | ||
10199 | flags = (inst.instruction == T_MNEM_adds | |
10200 | || inst.instruction == T_MNEM_subs); | |
10201 | if (flags) | |
e07e6e58 | 10202 | narrow = !in_it_block (); |
0110f2b8 | 10203 | else |
e07e6e58 | 10204 | narrow = in_it_block (); |
c19d1205 | 10205 | if (!inst.operands[2].isreg) |
b99bd4ef | 10206 | { |
16805f35 PB |
10207 | int add; |
10208 | ||
fdfde340 JM |
10209 | constraint (Rd == REG_SP && Rs != REG_SP, BAD_SP); |
10210 | ||
16805f35 PB |
10211 | add = (inst.instruction == T_MNEM_add |
10212 | || inst.instruction == T_MNEM_adds); | |
0110f2b8 PB |
10213 | opcode = 0; |
10214 | if (inst.size_req != 4) | |
10215 | { | |
0110f2b8 | 10216 | /* Attempt to use a narrow opcode, with relaxation if |
477330fc | 10217 | appropriate. */ |
0110f2b8 PB |
10218 | if (Rd == REG_SP && Rs == REG_SP && !flags) |
10219 | opcode = add ? T_MNEM_inc_sp : T_MNEM_dec_sp; | |
10220 | else if (Rd <= 7 && Rs == REG_SP && add && !flags) | |
10221 | opcode = T_MNEM_add_sp; | |
10222 | else if (Rd <= 7 && Rs == REG_PC && add && !flags) | |
10223 | opcode = T_MNEM_add_pc; | |
10224 | else if (Rd <= 7 && Rs <= 7 && narrow) | |
10225 | { | |
10226 | if (flags) | |
10227 | opcode = add ? T_MNEM_addis : T_MNEM_subis; | |
10228 | else | |
10229 | opcode = add ? T_MNEM_addi : T_MNEM_subi; | |
10230 | } | |
10231 | if (opcode) | |
10232 | { | |
10233 | inst.instruction = THUMB_OP16(opcode); | |
10234 | inst.instruction |= (Rd << 4) | Rs; | |
10235 | inst.reloc.type = BFD_RELOC_ARM_THUMB_ADD; | |
10236 | if (inst.size_req != 2) | |
10237 | inst.relax = opcode; | |
10238 | } | |
10239 | else | |
10240 | constraint (inst.size_req == 2, BAD_HIREG); | |
10241 | } | |
10242 | if (inst.size_req == 4 | |
10243 | || (inst.size_req != 2 && !opcode)) | |
10244 | { | |
efd81785 PB |
10245 | if (Rd == REG_PC) |
10246 | { | |
fdfde340 | 10247 | constraint (add, BAD_PC); |
efd81785 PB |
10248 | constraint (Rs != REG_LR || inst.instruction != T_MNEM_subs, |
10249 | _("only SUBS PC, LR, #const allowed")); | |
10250 | constraint (inst.reloc.exp.X_op != O_constant, | |
10251 | _("expression too complex")); | |
10252 | constraint (inst.reloc.exp.X_add_number < 0 | |
10253 | || inst.reloc.exp.X_add_number > 0xff, | |
10254 | _("immediate value out of range")); | |
10255 | inst.instruction = T2_SUBS_PC_LR | |
10256 | | inst.reloc.exp.X_add_number; | |
10257 | inst.reloc.type = BFD_RELOC_UNUSED; | |
10258 | return; | |
10259 | } | |
10260 | else if (Rs == REG_PC) | |
16805f35 PB |
10261 | { |
10262 | /* Always use addw/subw. */ | |
10263 | inst.instruction = add ? 0xf20f0000 : 0xf2af0000; | |
10264 | inst.reloc.type = BFD_RELOC_ARM_T32_IMM12; | |
10265 | } | |
10266 | else | |
10267 | { | |
10268 | inst.instruction = THUMB_OP32 (inst.instruction); | |
10269 | inst.instruction = (inst.instruction & 0xe1ffffff) | |
10270 | | 0x10000000; | |
10271 | if (flags) | |
10272 | inst.reloc.type = BFD_RELOC_ARM_T32_IMMEDIATE; | |
10273 | else | |
10274 | inst.reloc.type = BFD_RELOC_ARM_T32_ADD_IMM; | |
10275 | } | |
dc4503c6 PB |
10276 | inst.instruction |= Rd << 8; |
10277 | inst.instruction |= Rs << 16; | |
0110f2b8 | 10278 | } |
b99bd4ef | 10279 | } |
c19d1205 ZW |
10280 | else |
10281 | { | |
5f4cb198 NC |
10282 | unsigned int value = inst.reloc.exp.X_add_number; |
10283 | unsigned int shift = inst.operands[2].shift_kind; | |
10284 | ||
c19d1205 ZW |
10285 | Rn = inst.operands[2].reg; |
10286 | /* See if we can do this with a 16-bit instruction. */ | |
10287 | if (!inst.operands[2].shifted && inst.size_req != 4) | |
10288 | { | |
e27ec89e PB |
10289 | if (Rd > 7 || Rs > 7 || Rn > 7) |
10290 | narrow = FALSE; | |
10291 | ||
10292 | if (narrow) | |
c19d1205 | 10293 | { |
e27ec89e PB |
10294 | inst.instruction = ((inst.instruction == T_MNEM_adds |
10295 | || inst.instruction == T_MNEM_add) | |
c19d1205 ZW |
10296 | ? T_OPCODE_ADD_R3 |
10297 | : T_OPCODE_SUB_R3); | |
10298 | inst.instruction |= Rd | (Rs << 3) | (Rn << 6); | |
10299 | return; | |
10300 | } | |
b99bd4ef | 10301 | |
7e806470 | 10302 | if (inst.instruction == T_MNEM_add && (Rd == Rs || Rd == Rn)) |
c19d1205 | 10303 | { |
7e806470 PB |
10304 | /* Thumb-1 cores (except v6-M) require at least one high |
10305 | register in a narrow non flag setting add. */ | |
10306 | if (Rd > 7 || Rn > 7 | |
10307 | || ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v6t2) | |
10308 | || ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_msr)) | |
c19d1205 | 10309 | { |
7e806470 PB |
10310 | if (Rd == Rn) |
10311 | { | |
10312 | Rn = Rs; | |
10313 | Rs = Rd; | |
10314 | } | |
c19d1205 ZW |
10315 | inst.instruction = T_OPCODE_ADD_HI; |
10316 | inst.instruction |= (Rd & 8) << 4; | |
10317 | inst.instruction |= (Rd & 7); | |
10318 | inst.instruction |= Rn << 3; | |
10319 | return; | |
10320 | } | |
c19d1205 ZW |
10321 | } |
10322 | } | |
c921be7d | 10323 | |
fdfde340 JM |
10324 | constraint (Rd == REG_PC, BAD_PC); |
10325 | constraint (Rd == REG_SP && Rs != REG_SP, BAD_SP); | |
10326 | constraint (Rs == REG_PC, BAD_PC); | |
10327 | reject_bad_reg (Rn); | |
10328 | ||
c19d1205 ZW |
10329 | /* If we get here, it can't be done in 16 bits. */ |
10330 | constraint (inst.operands[2].shifted && inst.operands[2].immisreg, | |
10331 | _("shift must be constant")); | |
10332 | inst.instruction = THUMB_OP32 (inst.instruction); | |
10333 | inst.instruction |= Rd << 8; | |
10334 | inst.instruction |= Rs << 16; | |
5f4cb198 NC |
10335 | constraint (Rd == REG_SP && Rs == REG_SP && value > 3, |
10336 | _("shift value over 3 not allowed in thumb mode")); | |
10337 | constraint (Rd == REG_SP && Rs == REG_SP && shift != SHIFT_LSL, | |
10338 | _("only LSL shift allowed in thumb mode")); | |
c19d1205 ZW |
10339 | encode_thumb32_shifted_operand (2); |
10340 | } | |
10341 | } | |
10342 | else | |
10343 | { | |
10344 | constraint (inst.instruction == T_MNEM_adds | |
10345 | || inst.instruction == T_MNEM_subs, | |
10346 | BAD_THUMB32); | |
b99bd4ef | 10347 | |
c19d1205 | 10348 | if (!inst.operands[2].isreg) /* Rd, Rs, #imm */ |
b99bd4ef | 10349 | { |
c19d1205 ZW |
10350 | constraint ((Rd > 7 && (Rd != REG_SP || Rs != REG_SP)) |
10351 | || (Rs > 7 && Rs != REG_SP && Rs != REG_PC), | |
10352 | BAD_HIREG); | |
10353 | ||
10354 | inst.instruction = (inst.instruction == T_MNEM_add | |
10355 | ? 0x0000 : 0x8000); | |
10356 | inst.instruction |= (Rd << 4) | Rs; | |
10357 | inst.reloc.type = BFD_RELOC_ARM_THUMB_ADD; | |
b99bd4ef NC |
10358 | return; |
10359 | } | |
10360 | ||
c19d1205 ZW |
10361 | Rn = inst.operands[2].reg; |
10362 | constraint (inst.operands[2].shifted, _("unshifted register required")); | |
b99bd4ef | 10363 | |
c19d1205 ZW |
10364 | /* We now have Rd, Rs, and Rn set to registers. */ |
10365 | if (Rd > 7 || Rs > 7 || Rn > 7) | |
b99bd4ef | 10366 | { |
c19d1205 ZW |
10367 | /* Can't do this for SUB. */ |
10368 | constraint (inst.instruction == T_MNEM_sub, BAD_HIREG); | |
10369 | inst.instruction = T_OPCODE_ADD_HI; | |
10370 | inst.instruction |= (Rd & 8) << 4; | |
10371 | inst.instruction |= (Rd & 7); | |
10372 | if (Rs == Rd) | |
10373 | inst.instruction |= Rn << 3; | |
10374 | else if (Rn == Rd) | |
10375 | inst.instruction |= Rs << 3; | |
10376 | else | |
10377 | constraint (1, _("dest must overlap one source register")); | |
10378 | } | |
10379 | else | |
10380 | { | |
10381 | inst.instruction = (inst.instruction == T_MNEM_add | |
10382 | ? T_OPCODE_ADD_R3 : T_OPCODE_SUB_R3); | |
10383 | inst.instruction |= Rd | (Rs << 3) | (Rn << 6); | |
b99bd4ef | 10384 | } |
b99bd4ef | 10385 | } |
b99bd4ef NC |
10386 | } |
10387 | ||
c19d1205 ZW |
10388 | static void |
10389 | do_t_adr (void) | |
10390 | { | |
fdfde340 JM |
10391 | unsigned Rd; |
10392 | ||
10393 | Rd = inst.operands[0].reg; | |
10394 | reject_bad_reg (Rd); | |
10395 | ||
10396 | if (unified_syntax && inst.size_req == 0 && Rd <= 7) | |
0110f2b8 PB |
10397 | { |
10398 | /* Defer to section relaxation. */ | |
10399 | inst.relax = inst.instruction; | |
10400 | inst.instruction = THUMB_OP16 (inst.instruction); | |
fdfde340 | 10401 | inst.instruction |= Rd << 4; |
0110f2b8 PB |
10402 | } |
10403 | else if (unified_syntax && inst.size_req != 2) | |
e9f89963 | 10404 | { |
0110f2b8 | 10405 | /* Generate a 32-bit opcode. */ |
e9f89963 | 10406 | inst.instruction = THUMB_OP32 (inst.instruction); |
fdfde340 | 10407 | inst.instruction |= Rd << 8; |
e9f89963 PB |
10408 | inst.reloc.type = BFD_RELOC_ARM_T32_ADD_PC12; |
10409 | inst.reloc.pc_rel = 1; | |
10410 | } | |
10411 | else | |
10412 | { | |
0110f2b8 | 10413 | /* Generate a 16-bit opcode. */ |
e9f89963 PB |
10414 | inst.instruction = THUMB_OP16 (inst.instruction); |
10415 | inst.reloc.type = BFD_RELOC_ARM_THUMB_ADD; | |
10416 | inst.reloc.exp.X_add_number -= 4; /* PC relative adjust. */ | |
10417 | inst.reloc.pc_rel = 1; | |
b99bd4ef | 10418 | |
fdfde340 | 10419 | inst.instruction |= Rd << 4; |
e9f89963 | 10420 | } |
c19d1205 | 10421 | } |
b99bd4ef | 10422 | |
c19d1205 ZW |
10423 | /* Arithmetic instructions for which there is just one 16-bit |
10424 | instruction encoding, and it allows only two low registers. | |
10425 | For maximal compatibility with ARM syntax, we allow three register | |
10426 | operands even when Thumb-32 instructions are not available, as long | |
10427 | as the first two are identical. For instance, both "sbc r0,r1" and | |
10428 | "sbc r0,r0,r1" are allowed. */ | |
b99bd4ef | 10429 | static void |
c19d1205 | 10430 | do_t_arit3 (void) |
b99bd4ef | 10431 | { |
c19d1205 | 10432 | int Rd, Rs, Rn; |
b99bd4ef | 10433 | |
c19d1205 ZW |
10434 | Rd = inst.operands[0].reg; |
10435 | Rs = (inst.operands[1].present | |
10436 | ? inst.operands[1].reg /* Rd, Rs, foo */ | |
10437 | : inst.operands[0].reg); /* Rd, foo -> Rd, Rd, foo */ | |
10438 | Rn = inst.operands[2].reg; | |
b99bd4ef | 10439 | |
fdfde340 JM |
10440 | reject_bad_reg (Rd); |
10441 | reject_bad_reg (Rs); | |
10442 | if (inst.operands[2].isreg) | |
10443 | reject_bad_reg (Rn); | |
10444 | ||
c19d1205 | 10445 | if (unified_syntax) |
b99bd4ef | 10446 | { |
c19d1205 ZW |
10447 | if (!inst.operands[2].isreg) |
10448 | { | |
10449 | /* For an immediate, we always generate a 32-bit opcode; | |
10450 | section relaxation will shrink it later if possible. */ | |
10451 | inst.instruction = THUMB_OP32 (inst.instruction); | |
10452 | inst.instruction = (inst.instruction & 0xe1ffffff) | 0x10000000; | |
10453 | inst.instruction |= Rd << 8; | |
10454 | inst.instruction |= Rs << 16; | |
10455 | inst.reloc.type = BFD_RELOC_ARM_T32_IMMEDIATE; | |
10456 | } | |
10457 | else | |
10458 | { | |
e27ec89e PB |
10459 | bfd_boolean narrow; |
10460 | ||
c19d1205 | 10461 | /* See if we can do this with a 16-bit instruction. */ |
e27ec89e | 10462 | if (THUMB_SETS_FLAGS (inst.instruction)) |
e07e6e58 | 10463 | narrow = !in_it_block (); |
e27ec89e | 10464 | else |
e07e6e58 | 10465 | narrow = in_it_block (); |
e27ec89e PB |
10466 | |
10467 | if (Rd > 7 || Rn > 7 || Rs > 7) | |
10468 | narrow = FALSE; | |
10469 | if (inst.operands[2].shifted) | |
10470 | narrow = FALSE; | |
10471 | if (inst.size_req == 4) | |
10472 | narrow = FALSE; | |
10473 | ||
10474 | if (narrow | |
c19d1205 ZW |
10475 | && Rd == Rs) |
10476 | { | |
10477 | inst.instruction = THUMB_OP16 (inst.instruction); | |
10478 | inst.instruction |= Rd; | |
10479 | inst.instruction |= Rn << 3; | |
10480 | return; | |
10481 | } | |
b99bd4ef | 10482 | |
c19d1205 ZW |
10483 | /* If we get here, it can't be done in 16 bits. */ |
10484 | constraint (inst.operands[2].shifted | |
10485 | && inst.operands[2].immisreg, | |
10486 | _("shift must be constant")); | |
10487 | inst.instruction = THUMB_OP32 (inst.instruction); | |
10488 | inst.instruction |= Rd << 8; | |
10489 | inst.instruction |= Rs << 16; | |
10490 | encode_thumb32_shifted_operand (2); | |
10491 | } | |
a737bd4d | 10492 | } |
c19d1205 | 10493 | else |
b99bd4ef | 10494 | { |
c19d1205 ZW |
10495 | /* On its face this is a lie - the instruction does set the |
10496 | flags. However, the only supported mnemonic in this mode | |
10497 | says it doesn't. */ | |
10498 | constraint (THUMB_SETS_FLAGS (inst.instruction), BAD_THUMB32); | |
a737bd4d | 10499 | |
c19d1205 ZW |
10500 | constraint (!inst.operands[2].isreg || inst.operands[2].shifted, |
10501 | _("unshifted register required")); | |
10502 | constraint (Rd > 7 || Rs > 7 || Rn > 7, BAD_HIREG); | |
10503 | constraint (Rd != Rs, | |
10504 | _("dest and source1 must be the same register")); | |
a737bd4d | 10505 | |
c19d1205 ZW |
10506 | inst.instruction = THUMB_OP16 (inst.instruction); |
10507 | inst.instruction |= Rd; | |
10508 | inst.instruction |= Rn << 3; | |
b99bd4ef | 10509 | } |
a737bd4d | 10510 | } |
b99bd4ef | 10511 | |
c19d1205 ZW |
10512 | /* Similarly, but for instructions where the arithmetic operation is |
10513 | commutative, so we can allow either of them to be different from | |
10514 | the destination operand in a 16-bit instruction. For instance, all | |
10515 | three of "adc r0,r1", "adc r0,r0,r1", and "adc r0,r1,r0" are | |
10516 | accepted. */ | |
10517 | static void | |
10518 | do_t_arit3c (void) | |
a737bd4d | 10519 | { |
c19d1205 | 10520 | int Rd, Rs, Rn; |
b99bd4ef | 10521 | |
c19d1205 ZW |
10522 | Rd = inst.operands[0].reg; |
10523 | Rs = (inst.operands[1].present | |
10524 | ? inst.operands[1].reg /* Rd, Rs, foo */ | |
10525 | : inst.operands[0].reg); /* Rd, foo -> Rd, Rd, foo */ | |
10526 | Rn = inst.operands[2].reg; | |
c921be7d | 10527 | |
fdfde340 JM |
10528 | reject_bad_reg (Rd); |
10529 | reject_bad_reg (Rs); | |
10530 | if (inst.operands[2].isreg) | |
10531 | reject_bad_reg (Rn); | |
a737bd4d | 10532 | |
c19d1205 | 10533 | if (unified_syntax) |
a737bd4d | 10534 | { |
c19d1205 | 10535 | if (!inst.operands[2].isreg) |
b99bd4ef | 10536 | { |
c19d1205 ZW |
10537 | /* For an immediate, we always generate a 32-bit opcode; |
10538 | section relaxation will shrink it later if possible. */ | |
10539 | inst.instruction = THUMB_OP32 (inst.instruction); | |
10540 | inst.instruction = (inst.instruction & 0xe1ffffff) | 0x10000000; | |
10541 | inst.instruction |= Rd << 8; | |
10542 | inst.instruction |= Rs << 16; | |
10543 | inst.reloc.type = BFD_RELOC_ARM_T32_IMMEDIATE; | |
b99bd4ef | 10544 | } |
c19d1205 | 10545 | else |
a737bd4d | 10546 | { |
e27ec89e PB |
10547 | bfd_boolean narrow; |
10548 | ||
c19d1205 | 10549 | /* See if we can do this with a 16-bit instruction. */ |
e27ec89e | 10550 | if (THUMB_SETS_FLAGS (inst.instruction)) |
e07e6e58 | 10551 | narrow = !in_it_block (); |
e27ec89e | 10552 | else |
e07e6e58 | 10553 | narrow = in_it_block (); |
e27ec89e PB |
10554 | |
10555 | if (Rd > 7 || Rn > 7 || Rs > 7) | |
10556 | narrow = FALSE; | |
10557 | if (inst.operands[2].shifted) | |
10558 | narrow = FALSE; | |
10559 | if (inst.size_req == 4) | |
10560 | narrow = FALSE; | |
10561 | ||
10562 | if (narrow) | |
a737bd4d | 10563 | { |
c19d1205 | 10564 | if (Rd == Rs) |
a737bd4d | 10565 | { |
c19d1205 ZW |
10566 | inst.instruction = THUMB_OP16 (inst.instruction); |
10567 | inst.instruction |= Rd; | |
10568 | inst.instruction |= Rn << 3; | |
10569 | return; | |
a737bd4d | 10570 | } |
c19d1205 | 10571 | if (Rd == Rn) |
a737bd4d | 10572 | { |
c19d1205 ZW |
10573 | inst.instruction = THUMB_OP16 (inst.instruction); |
10574 | inst.instruction |= Rd; | |
10575 | inst.instruction |= Rs << 3; | |
10576 | return; | |
a737bd4d NC |
10577 | } |
10578 | } | |
c19d1205 ZW |
10579 | |
10580 | /* If we get here, it can't be done in 16 bits. */ | |
10581 | constraint (inst.operands[2].shifted | |
10582 | && inst.operands[2].immisreg, | |
10583 | _("shift must be constant")); | |
10584 | inst.instruction = THUMB_OP32 (inst.instruction); | |
10585 | inst.instruction |= Rd << 8; | |
10586 | inst.instruction |= Rs << 16; | |
10587 | encode_thumb32_shifted_operand (2); | |
a737bd4d | 10588 | } |
b99bd4ef | 10589 | } |
c19d1205 ZW |
10590 | else |
10591 | { | |
10592 | /* On its face this is a lie - the instruction does set the | |
10593 | flags. However, the only supported mnemonic in this mode | |
10594 | says it doesn't. */ | |
10595 | constraint (THUMB_SETS_FLAGS (inst.instruction), BAD_THUMB32); | |
a737bd4d | 10596 | |
c19d1205 ZW |
10597 | constraint (!inst.operands[2].isreg || inst.operands[2].shifted, |
10598 | _("unshifted register required")); | |
10599 | constraint (Rd > 7 || Rs > 7 || Rn > 7, BAD_HIREG); | |
10600 | ||
10601 | inst.instruction = THUMB_OP16 (inst.instruction); | |
10602 | inst.instruction |= Rd; | |
10603 | ||
10604 | if (Rd == Rs) | |
10605 | inst.instruction |= Rn << 3; | |
10606 | else if (Rd == Rn) | |
10607 | inst.instruction |= Rs << 3; | |
10608 | else | |
10609 | constraint (1, _("dest must overlap one source register")); | |
10610 | } | |
a737bd4d NC |
10611 | } |
10612 | ||
c19d1205 ZW |
10613 | static void |
10614 | do_t_bfc (void) | |
a737bd4d | 10615 | { |
fdfde340 | 10616 | unsigned Rd; |
c19d1205 ZW |
10617 | unsigned int msb = inst.operands[1].imm + inst.operands[2].imm; |
10618 | constraint (msb > 32, _("bit-field extends past end of register")); | |
10619 | /* The instruction encoding stores the LSB and MSB, | |
10620 | not the LSB and width. */ | |
fdfde340 JM |
10621 | Rd = inst.operands[0].reg; |
10622 | reject_bad_reg (Rd); | |
10623 | inst.instruction |= Rd << 8; | |
c19d1205 ZW |
10624 | inst.instruction |= (inst.operands[1].imm & 0x1c) << 10; |
10625 | inst.instruction |= (inst.operands[1].imm & 0x03) << 6; | |
10626 | inst.instruction |= msb - 1; | |
b99bd4ef NC |
10627 | } |
10628 | ||
c19d1205 ZW |
10629 | static void |
10630 | do_t_bfi (void) | |
b99bd4ef | 10631 | { |
fdfde340 | 10632 | int Rd, Rn; |
c19d1205 | 10633 | unsigned int msb; |
b99bd4ef | 10634 | |
fdfde340 JM |
10635 | Rd = inst.operands[0].reg; |
10636 | reject_bad_reg (Rd); | |
10637 | ||
c19d1205 ZW |
10638 | /* #0 in second position is alternative syntax for bfc, which is |
10639 | the same instruction but with REG_PC in the Rm field. */ | |
10640 | if (!inst.operands[1].isreg) | |
fdfde340 JM |
10641 | Rn = REG_PC; |
10642 | else | |
10643 | { | |
10644 | Rn = inst.operands[1].reg; | |
10645 | reject_bad_reg (Rn); | |
10646 | } | |
b99bd4ef | 10647 | |
c19d1205 ZW |
10648 | msb = inst.operands[2].imm + inst.operands[3].imm; |
10649 | constraint (msb > 32, _("bit-field extends past end of register")); | |
10650 | /* The instruction encoding stores the LSB and MSB, | |
10651 | not the LSB and width. */ | |
fdfde340 JM |
10652 | inst.instruction |= Rd << 8; |
10653 | inst.instruction |= Rn << 16; | |
c19d1205 ZW |
10654 | inst.instruction |= (inst.operands[2].imm & 0x1c) << 10; |
10655 | inst.instruction |= (inst.operands[2].imm & 0x03) << 6; | |
10656 | inst.instruction |= msb - 1; | |
b99bd4ef NC |
10657 | } |
10658 | ||
c19d1205 ZW |
10659 | static void |
10660 | do_t_bfx (void) | |
b99bd4ef | 10661 | { |
fdfde340 JM |
10662 | unsigned Rd, Rn; |
10663 | ||
10664 | Rd = inst.operands[0].reg; | |
10665 | Rn = inst.operands[1].reg; | |
10666 | ||
10667 | reject_bad_reg (Rd); | |
10668 | reject_bad_reg (Rn); | |
10669 | ||
c19d1205 ZW |
10670 | constraint (inst.operands[2].imm + inst.operands[3].imm > 32, |
10671 | _("bit-field extends past end of register")); | |
fdfde340 JM |
10672 | inst.instruction |= Rd << 8; |
10673 | inst.instruction |= Rn << 16; | |
c19d1205 ZW |
10674 | inst.instruction |= (inst.operands[2].imm & 0x1c) << 10; |
10675 | inst.instruction |= (inst.operands[2].imm & 0x03) << 6; | |
10676 | inst.instruction |= inst.operands[3].imm - 1; | |
10677 | } | |
b99bd4ef | 10678 | |
c19d1205 ZW |
10679 | /* ARM V5 Thumb BLX (argument parse) |
10680 | BLX <target_addr> which is BLX(1) | |
10681 | BLX <Rm> which is BLX(2) | |
10682 | Unfortunately, there are two different opcodes for this mnemonic. | |
10683 | So, the insns[].value is not used, and the code here zaps values | |
10684 | into inst.instruction. | |
b99bd4ef | 10685 | |
c19d1205 ZW |
10686 | ??? How to take advantage of the additional two bits of displacement |
10687 | available in Thumb32 mode? Need new relocation? */ | |
b99bd4ef | 10688 | |
c19d1205 ZW |
10689 | static void |
10690 | do_t_blx (void) | |
10691 | { | |
e07e6e58 NC |
10692 | set_it_insn_type_last (); |
10693 | ||
c19d1205 | 10694 | if (inst.operands[0].isreg) |
fdfde340 JM |
10695 | { |
10696 | constraint (inst.operands[0].reg == REG_PC, BAD_PC); | |
10697 | /* We have a register, so this is BLX(2). */ | |
10698 | inst.instruction |= inst.operands[0].reg << 3; | |
10699 | } | |
b99bd4ef NC |
10700 | else |
10701 | { | |
c19d1205 | 10702 | /* No register. This must be BLX(1). */ |
2fc8bdac | 10703 | inst.instruction = 0xf000e800; |
0855e32b | 10704 | encode_branch (BFD_RELOC_THUMB_PCREL_BLX); |
b99bd4ef NC |
10705 | } |
10706 | } | |
10707 | ||
c19d1205 ZW |
10708 | static void |
10709 | do_t_branch (void) | |
b99bd4ef | 10710 | { |
0110f2b8 | 10711 | int opcode; |
dfa9f0d5 | 10712 | int cond; |
9ae92b05 | 10713 | int reloc; |
dfa9f0d5 | 10714 | |
e07e6e58 NC |
10715 | cond = inst.cond; |
10716 | set_it_insn_type (IF_INSIDE_IT_LAST_INSN); | |
10717 | ||
10718 | if (in_it_block ()) | |
dfa9f0d5 PB |
10719 | { |
10720 | /* Conditional branches inside IT blocks are encoded as unconditional | |
477330fc | 10721 | branches. */ |
dfa9f0d5 | 10722 | cond = COND_ALWAYS; |
dfa9f0d5 PB |
10723 | } |
10724 | else | |
10725 | cond = inst.cond; | |
10726 | ||
10727 | if (cond != COND_ALWAYS) | |
0110f2b8 PB |
10728 | opcode = T_MNEM_bcond; |
10729 | else | |
10730 | opcode = inst.instruction; | |
10731 | ||
12d6b0b7 RS |
10732 | if (unified_syntax |
10733 | && (inst.size_req == 4 | |
10960bfb PB |
10734 | || (inst.size_req != 2 |
10735 | && (inst.operands[0].hasreloc | |
10736 | || inst.reloc.exp.X_op == O_constant)))) | |
c19d1205 | 10737 | { |
0110f2b8 | 10738 | inst.instruction = THUMB_OP32(opcode); |
dfa9f0d5 | 10739 | if (cond == COND_ALWAYS) |
9ae92b05 | 10740 | reloc = BFD_RELOC_THUMB_PCREL_BRANCH25; |
c19d1205 ZW |
10741 | else |
10742 | { | |
9c2799c2 | 10743 | gas_assert (cond != 0xF); |
dfa9f0d5 | 10744 | inst.instruction |= cond << 22; |
9ae92b05 | 10745 | reloc = BFD_RELOC_THUMB_PCREL_BRANCH20; |
c19d1205 ZW |
10746 | } |
10747 | } | |
b99bd4ef NC |
10748 | else |
10749 | { | |
0110f2b8 | 10750 | inst.instruction = THUMB_OP16(opcode); |
dfa9f0d5 | 10751 | if (cond == COND_ALWAYS) |
9ae92b05 | 10752 | reloc = BFD_RELOC_THUMB_PCREL_BRANCH12; |
c19d1205 | 10753 | else |
b99bd4ef | 10754 | { |
dfa9f0d5 | 10755 | inst.instruction |= cond << 8; |
9ae92b05 | 10756 | reloc = BFD_RELOC_THUMB_PCREL_BRANCH9; |
b99bd4ef | 10757 | } |
0110f2b8 PB |
10758 | /* Allow section relaxation. */ |
10759 | if (unified_syntax && inst.size_req != 2) | |
10760 | inst.relax = opcode; | |
b99bd4ef | 10761 | } |
9ae92b05 | 10762 | inst.reloc.type = reloc; |
c19d1205 | 10763 | inst.reloc.pc_rel = 1; |
b99bd4ef NC |
10764 | } |
10765 | ||
8884b720 | 10766 | /* Actually do the work for Thumb state bkpt and hlt. The only difference |
bacebabc | 10767 | between the two is the maximum immediate allowed - which is passed in |
8884b720 | 10768 | RANGE. */ |
b99bd4ef | 10769 | static void |
8884b720 | 10770 | do_t_bkpt_hlt1 (int range) |
b99bd4ef | 10771 | { |
dfa9f0d5 PB |
10772 | constraint (inst.cond != COND_ALWAYS, |
10773 | _("instruction is always unconditional")); | |
c19d1205 | 10774 | if (inst.operands[0].present) |
b99bd4ef | 10775 | { |
8884b720 | 10776 | constraint (inst.operands[0].imm > range, |
c19d1205 ZW |
10777 | _("immediate value out of range")); |
10778 | inst.instruction |= inst.operands[0].imm; | |
b99bd4ef | 10779 | } |
8884b720 MGD |
10780 | |
10781 | set_it_insn_type (NEUTRAL_IT_INSN); | |
10782 | } | |
10783 | ||
10784 | static void | |
10785 | do_t_hlt (void) | |
10786 | { | |
10787 | do_t_bkpt_hlt1 (63); | |
10788 | } | |
10789 | ||
10790 | static void | |
10791 | do_t_bkpt (void) | |
10792 | { | |
10793 | do_t_bkpt_hlt1 (255); | |
b99bd4ef NC |
10794 | } |
10795 | ||
10796 | static void | |
c19d1205 | 10797 | do_t_branch23 (void) |
b99bd4ef | 10798 | { |
e07e6e58 | 10799 | set_it_insn_type_last (); |
0855e32b | 10800 | encode_branch (BFD_RELOC_THUMB_PCREL_BRANCH23); |
fa94de6b | 10801 | |
0855e32b NS |
10802 | /* md_apply_fix blows up with 'bl foo(PLT)' where foo is defined in |
10803 | this file. We used to simply ignore the PLT reloc type here -- | |
10804 | the branch encoding is now needed to deal with TLSCALL relocs. | |
10805 | So if we see a PLT reloc now, put it back to how it used to be to | |
10806 | keep the preexisting behaviour. */ | |
10807 | if (inst.reloc.type == BFD_RELOC_ARM_PLT32) | |
10808 | inst.reloc.type = BFD_RELOC_THUMB_PCREL_BRANCH23; | |
90e4755a | 10809 | |
4343666d | 10810 | #if defined(OBJ_COFF) |
c19d1205 ZW |
10811 | /* If the destination of the branch is a defined symbol which does not have |
10812 | the THUMB_FUNC attribute, then we must be calling a function which has | |
10813 | the (interfacearm) attribute. We look for the Thumb entry point to that | |
10814 | function and change the branch to refer to that function instead. */ | |
10815 | if ( inst.reloc.exp.X_op == O_symbol | |
10816 | && inst.reloc.exp.X_add_symbol != NULL | |
10817 | && S_IS_DEFINED (inst.reloc.exp.X_add_symbol) | |
10818 | && ! THUMB_IS_FUNC (inst.reloc.exp.X_add_symbol)) | |
10819 | inst.reloc.exp.X_add_symbol = | |
10820 | find_real_start (inst.reloc.exp.X_add_symbol); | |
4343666d | 10821 | #endif |
90e4755a RE |
10822 | } |
10823 | ||
10824 | static void | |
c19d1205 | 10825 | do_t_bx (void) |
90e4755a | 10826 | { |
e07e6e58 | 10827 | set_it_insn_type_last (); |
c19d1205 ZW |
10828 | inst.instruction |= inst.operands[0].reg << 3; |
10829 | /* ??? FIXME: Should add a hacky reloc here if reg is REG_PC. The reloc | |
10830 | should cause the alignment to be checked once it is known. This is | |
10831 | because BX PC only works if the instruction is word aligned. */ | |
10832 | } | |
90e4755a | 10833 | |
c19d1205 ZW |
10834 | static void |
10835 | do_t_bxj (void) | |
10836 | { | |
fdfde340 | 10837 | int Rm; |
90e4755a | 10838 | |
e07e6e58 | 10839 | set_it_insn_type_last (); |
fdfde340 JM |
10840 | Rm = inst.operands[0].reg; |
10841 | reject_bad_reg (Rm); | |
10842 | inst.instruction |= Rm << 16; | |
90e4755a RE |
10843 | } |
10844 | ||
10845 | static void | |
c19d1205 | 10846 | do_t_clz (void) |
90e4755a | 10847 | { |
fdfde340 JM |
10848 | unsigned Rd; |
10849 | unsigned Rm; | |
10850 | ||
10851 | Rd = inst.operands[0].reg; | |
10852 | Rm = inst.operands[1].reg; | |
10853 | ||
10854 | reject_bad_reg (Rd); | |
10855 | reject_bad_reg (Rm); | |
10856 | ||
10857 | inst.instruction |= Rd << 8; | |
10858 | inst.instruction |= Rm << 16; | |
10859 | inst.instruction |= Rm; | |
c19d1205 | 10860 | } |
90e4755a | 10861 | |
dfa9f0d5 PB |
10862 | static void |
10863 | do_t_cps (void) | |
10864 | { | |
e07e6e58 | 10865 | set_it_insn_type (OUTSIDE_IT_INSN); |
dfa9f0d5 PB |
10866 | inst.instruction |= inst.operands[0].imm; |
10867 | } | |
10868 | ||
c19d1205 ZW |
10869 | static void |
10870 | do_t_cpsi (void) | |
10871 | { | |
e07e6e58 | 10872 | set_it_insn_type (OUTSIDE_IT_INSN); |
c19d1205 | 10873 | if (unified_syntax |
62b3e311 PB |
10874 | && (inst.operands[1].present || inst.size_req == 4) |
10875 | && ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v6_notm)) | |
90e4755a | 10876 | { |
c19d1205 ZW |
10877 | unsigned int imod = (inst.instruction & 0x0030) >> 4; |
10878 | inst.instruction = 0xf3af8000; | |
10879 | inst.instruction |= imod << 9; | |
10880 | inst.instruction |= inst.operands[0].imm << 5; | |
10881 | if (inst.operands[1].present) | |
10882 | inst.instruction |= 0x100 | inst.operands[1].imm; | |
90e4755a | 10883 | } |
c19d1205 | 10884 | else |
90e4755a | 10885 | { |
62b3e311 PB |
10886 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v1) |
10887 | && (inst.operands[0].imm & 4), | |
10888 | _("selected processor does not support 'A' form " | |
10889 | "of this instruction")); | |
10890 | constraint (inst.operands[1].present || inst.size_req == 4, | |
c19d1205 ZW |
10891 | _("Thumb does not support the 2-argument " |
10892 | "form of this instruction")); | |
10893 | inst.instruction |= inst.operands[0].imm; | |
90e4755a | 10894 | } |
90e4755a RE |
10895 | } |
10896 | ||
c19d1205 ZW |
10897 | /* THUMB CPY instruction (argument parse). */ |
10898 | ||
90e4755a | 10899 | static void |
c19d1205 | 10900 | do_t_cpy (void) |
90e4755a | 10901 | { |
c19d1205 | 10902 | if (inst.size_req == 4) |
90e4755a | 10903 | { |
c19d1205 ZW |
10904 | inst.instruction = THUMB_OP32 (T_MNEM_mov); |
10905 | inst.instruction |= inst.operands[0].reg << 8; | |
10906 | inst.instruction |= inst.operands[1].reg; | |
90e4755a | 10907 | } |
c19d1205 | 10908 | else |
90e4755a | 10909 | { |
c19d1205 ZW |
10910 | inst.instruction |= (inst.operands[0].reg & 0x8) << 4; |
10911 | inst.instruction |= (inst.operands[0].reg & 0x7); | |
10912 | inst.instruction |= inst.operands[1].reg << 3; | |
90e4755a | 10913 | } |
90e4755a RE |
10914 | } |
10915 | ||
90e4755a | 10916 | static void |
25fe350b | 10917 | do_t_cbz (void) |
90e4755a | 10918 | { |
e07e6e58 | 10919 | set_it_insn_type (OUTSIDE_IT_INSN); |
c19d1205 ZW |
10920 | constraint (inst.operands[0].reg > 7, BAD_HIREG); |
10921 | inst.instruction |= inst.operands[0].reg; | |
10922 | inst.reloc.pc_rel = 1; | |
10923 | inst.reloc.type = BFD_RELOC_THUMB_PCREL_BRANCH7; | |
10924 | } | |
90e4755a | 10925 | |
62b3e311 PB |
10926 | static void |
10927 | do_t_dbg (void) | |
10928 | { | |
10929 | inst.instruction |= inst.operands[0].imm; | |
10930 | } | |
10931 | ||
10932 | static void | |
10933 | do_t_div (void) | |
10934 | { | |
fdfde340 JM |
10935 | unsigned Rd, Rn, Rm; |
10936 | ||
10937 | Rd = inst.operands[0].reg; | |
10938 | Rn = (inst.operands[1].present | |
10939 | ? inst.operands[1].reg : Rd); | |
10940 | Rm = inst.operands[2].reg; | |
10941 | ||
10942 | reject_bad_reg (Rd); | |
10943 | reject_bad_reg (Rn); | |
10944 | reject_bad_reg (Rm); | |
10945 | ||
10946 | inst.instruction |= Rd << 8; | |
10947 | inst.instruction |= Rn << 16; | |
10948 | inst.instruction |= Rm; | |
62b3e311 PB |
10949 | } |
10950 | ||
c19d1205 ZW |
10951 | static void |
10952 | do_t_hint (void) | |
10953 | { | |
10954 | if (unified_syntax && inst.size_req == 4) | |
10955 | inst.instruction = THUMB_OP32 (inst.instruction); | |
10956 | else | |
10957 | inst.instruction = THUMB_OP16 (inst.instruction); | |
10958 | } | |
90e4755a | 10959 | |
c19d1205 ZW |
10960 | static void |
10961 | do_t_it (void) | |
10962 | { | |
10963 | unsigned int cond = inst.operands[0].imm; | |
e27ec89e | 10964 | |
e07e6e58 NC |
10965 | set_it_insn_type (IT_INSN); |
10966 | now_it.mask = (inst.instruction & 0xf) | 0x10; | |
10967 | now_it.cc = cond; | |
5a01bb1d | 10968 | now_it.warn_deprecated = FALSE; |
e27ec89e PB |
10969 | |
10970 | /* If the condition is a negative condition, invert the mask. */ | |
c19d1205 | 10971 | if ((cond & 0x1) == 0x0) |
90e4755a | 10972 | { |
c19d1205 | 10973 | unsigned int mask = inst.instruction & 0x000f; |
90e4755a | 10974 | |
c19d1205 | 10975 | if ((mask & 0x7) == 0) |
5a01bb1d MGD |
10976 | { |
10977 | /* No conversion needed. */ | |
10978 | now_it.block_length = 1; | |
10979 | } | |
c19d1205 | 10980 | else if ((mask & 0x3) == 0) |
5a01bb1d MGD |
10981 | { |
10982 | mask ^= 0x8; | |
10983 | now_it.block_length = 2; | |
10984 | } | |
e27ec89e | 10985 | else if ((mask & 0x1) == 0) |
5a01bb1d MGD |
10986 | { |
10987 | mask ^= 0xC; | |
10988 | now_it.block_length = 3; | |
10989 | } | |
c19d1205 | 10990 | else |
5a01bb1d MGD |
10991 | { |
10992 | mask ^= 0xE; | |
10993 | now_it.block_length = 4; | |
10994 | } | |
90e4755a | 10995 | |
e27ec89e PB |
10996 | inst.instruction &= 0xfff0; |
10997 | inst.instruction |= mask; | |
c19d1205 | 10998 | } |
90e4755a | 10999 | |
c19d1205 ZW |
11000 | inst.instruction |= cond << 4; |
11001 | } | |
90e4755a | 11002 | |
3c707909 PB |
11003 | /* Helper function used for both push/pop and ldm/stm. */ |
11004 | static void | |
11005 | encode_thumb2_ldmstm (int base, unsigned mask, bfd_boolean writeback) | |
11006 | { | |
11007 | bfd_boolean load; | |
11008 | ||
11009 | load = (inst.instruction & (1 << 20)) != 0; | |
11010 | ||
11011 | if (mask & (1 << 13)) | |
11012 | inst.error = _("SP not allowed in register list"); | |
1e5b0379 NC |
11013 | |
11014 | if ((mask & (1 << base)) != 0 | |
11015 | && writeback) | |
11016 | inst.error = _("having the base register in the register list when " | |
11017 | "using write back is UNPREDICTABLE"); | |
11018 | ||
3c707909 PB |
11019 | if (load) |
11020 | { | |
e07e6e58 | 11021 | if (mask & (1 << 15)) |
477330fc RM |
11022 | { |
11023 | if (mask & (1 << 14)) | |
11024 | inst.error = _("LR and PC should not both be in register list"); | |
11025 | else | |
11026 | set_it_insn_type_last (); | |
11027 | } | |
3c707909 PB |
11028 | } |
11029 | else | |
11030 | { | |
11031 | if (mask & (1 << 15)) | |
11032 | inst.error = _("PC not allowed in register list"); | |
3c707909 PB |
11033 | } |
11034 | ||
11035 | if ((mask & (mask - 1)) == 0) | |
11036 | { | |
11037 | /* Single register transfers implemented as str/ldr. */ | |
11038 | if (writeback) | |
11039 | { | |
11040 | if (inst.instruction & (1 << 23)) | |
11041 | inst.instruction = 0x00000b04; /* ia! -> [base], #4 */ | |
11042 | else | |
11043 | inst.instruction = 0x00000d04; /* db! -> [base, #-4]! */ | |
11044 | } | |
11045 | else | |
11046 | { | |
11047 | if (inst.instruction & (1 << 23)) | |
11048 | inst.instruction = 0x00800000; /* ia -> [base] */ | |
11049 | else | |
11050 | inst.instruction = 0x00000c04; /* db -> [base, #-4] */ | |
11051 | } | |
11052 | ||
11053 | inst.instruction |= 0xf8400000; | |
11054 | if (load) | |
11055 | inst.instruction |= 0x00100000; | |
11056 | ||
5f4273c7 | 11057 | mask = ffs (mask) - 1; |
3c707909 PB |
11058 | mask <<= 12; |
11059 | } | |
11060 | else if (writeback) | |
11061 | inst.instruction |= WRITE_BACK; | |
11062 | ||
11063 | inst.instruction |= mask; | |
11064 | inst.instruction |= base << 16; | |
11065 | } | |
11066 | ||
c19d1205 ZW |
11067 | static void |
11068 | do_t_ldmstm (void) | |
11069 | { | |
11070 | /* This really doesn't seem worth it. */ | |
11071 | constraint (inst.reloc.type != BFD_RELOC_UNUSED, | |
11072 | _("expression too complex")); | |
11073 | constraint (inst.operands[1].writeback, | |
11074 | _("Thumb load/store multiple does not support {reglist}^")); | |
90e4755a | 11075 | |
c19d1205 ZW |
11076 | if (unified_syntax) |
11077 | { | |
3c707909 PB |
11078 | bfd_boolean narrow; |
11079 | unsigned mask; | |
11080 | ||
11081 | narrow = FALSE; | |
c19d1205 ZW |
11082 | /* See if we can use a 16-bit instruction. */ |
11083 | if (inst.instruction < 0xffff /* not ldmdb/stmdb */ | |
11084 | && inst.size_req != 4 | |
3c707909 | 11085 | && !(inst.operands[1].imm & ~0xff)) |
90e4755a | 11086 | { |
3c707909 | 11087 | mask = 1 << inst.operands[0].reg; |
90e4755a | 11088 | |
eab4f823 | 11089 | if (inst.operands[0].reg <= 7) |
90e4755a | 11090 | { |
3c707909 | 11091 | if (inst.instruction == T_MNEM_stmia |
eab4f823 MGD |
11092 | ? inst.operands[0].writeback |
11093 | : (inst.operands[0].writeback | |
11094 | == !(inst.operands[1].imm & mask))) | |
477330fc | 11095 | { |
eab4f823 MGD |
11096 | if (inst.instruction == T_MNEM_stmia |
11097 | && (inst.operands[1].imm & mask) | |
11098 | && (inst.operands[1].imm & (mask - 1))) | |
11099 | as_warn (_("value stored for r%d is UNKNOWN"), | |
11100 | inst.operands[0].reg); | |
3c707909 | 11101 | |
eab4f823 MGD |
11102 | inst.instruction = THUMB_OP16 (inst.instruction); |
11103 | inst.instruction |= inst.operands[0].reg << 8; | |
11104 | inst.instruction |= inst.operands[1].imm; | |
11105 | narrow = TRUE; | |
11106 | } | |
11107 | else if ((inst.operands[1].imm & (inst.operands[1].imm-1)) == 0) | |
11108 | { | |
11109 | /* This means 1 register in reg list one of 3 situations: | |
11110 | 1. Instruction is stmia, but without writeback. | |
11111 | 2. lmdia without writeback, but with Rn not in | |
477330fc | 11112 | reglist. |
eab4f823 MGD |
11113 | 3. ldmia with writeback, but with Rn in reglist. |
11114 | Case 3 is UNPREDICTABLE behaviour, so we handle | |
11115 | case 1 and 2 which can be converted into a 16-bit | |
11116 | str or ldr. The SP cases are handled below. */ | |
11117 | unsigned long opcode; | |
11118 | /* First, record an error for Case 3. */ | |
11119 | if (inst.operands[1].imm & mask | |
11120 | && inst.operands[0].writeback) | |
fa94de6b | 11121 | inst.error = |
eab4f823 MGD |
11122 | _("having the base register in the register list when " |
11123 | "using write back is UNPREDICTABLE"); | |
fa94de6b RM |
11124 | |
11125 | opcode = (inst.instruction == T_MNEM_stmia ? T_MNEM_str | |
eab4f823 MGD |
11126 | : T_MNEM_ldr); |
11127 | inst.instruction = THUMB_OP16 (opcode); | |
11128 | inst.instruction |= inst.operands[0].reg << 3; | |
11129 | inst.instruction |= (ffs (inst.operands[1].imm)-1); | |
11130 | narrow = TRUE; | |
11131 | } | |
90e4755a | 11132 | } |
eab4f823 | 11133 | else if (inst.operands[0] .reg == REG_SP) |
90e4755a | 11134 | { |
eab4f823 MGD |
11135 | if (inst.operands[0].writeback) |
11136 | { | |
fa94de6b | 11137 | inst.instruction = |
eab4f823 | 11138 | THUMB_OP16 (inst.instruction == T_MNEM_stmia |
477330fc | 11139 | ? T_MNEM_push : T_MNEM_pop); |
eab4f823 | 11140 | inst.instruction |= inst.operands[1].imm; |
477330fc | 11141 | narrow = TRUE; |
eab4f823 MGD |
11142 | } |
11143 | else if ((inst.operands[1].imm & (inst.operands[1].imm-1)) == 0) | |
11144 | { | |
fa94de6b | 11145 | inst.instruction = |
eab4f823 | 11146 | THUMB_OP16 (inst.instruction == T_MNEM_stmia |
477330fc | 11147 | ? T_MNEM_str_sp : T_MNEM_ldr_sp); |
eab4f823 | 11148 | inst.instruction |= ((ffs (inst.operands[1].imm)-1) << 8); |
477330fc | 11149 | narrow = TRUE; |
eab4f823 | 11150 | } |
90e4755a | 11151 | } |
3c707909 PB |
11152 | } |
11153 | ||
11154 | if (!narrow) | |
11155 | { | |
c19d1205 ZW |
11156 | if (inst.instruction < 0xffff) |
11157 | inst.instruction = THUMB_OP32 (inst.instruction); | |
3c707909 | 11158 | |
5f4273c7 NC |
11159 | encode_thumb2_ldmstm (inst.operands[0].reg, inst.operands[1].imm, |
11160 | inst.operands[0].writeback); | |
90e4755a RE |
11161 | } |
11162 | } | |
c19d1205 | 11163 | else |
90e4755a | 11164 | { |
c19d1205 ZW |
11165 | constraint (inst.operands[0].reg > 7 |
11166 | || (inst.operands[1].imm & ~0xff), BAD_HIREG); | |
1198ca51 PB |
11167 | constraint (inst.instruction != T_MNEM_ldmia |
11168 | && inst.instruction != T_MNEM_stmia, | |
11169 | _("Thumb-2 instruction only valid in unified syntax")); | |
c19d1205 | 11170 | if (inst.instruction == T_MNEM_stmia) |
f03698e6 | 11171 | { |
c19d1205 ZW |
11172 | if (!inst.operands[0].writeback) |
11173 | as_warn (_("this instruction will write back the base register")); | |
11174 | if ((inst.operands[1].imm & (1 << inst.operands[0].reg)) | |
11175 | && (inst.operands[1].imm & ((1 << inst.operands[0].reg) - 1))) | |
1e5b0379 | 11176 | as_warn (_("value stored for r%d is UNKNOWN"), |
c19d1205 | 11177 | inst.operands[0].reg); |
f03698e6 | 11178 | } |
c19d1205 | 11179 | else |
90e4755a | 11180 | { |
c19d1205 ZW |
11181 | if (!inst.operands[0].writeback |
11182 | && !(inst.operands[1].imm & (1 << inst.operands[0].reg))) | |
11183 | as_warn (_("this instruction will write back the base register")); | |
11184 | else if (inst.operands[0].writeback | |
11185 | && (inst.operands[1].imm & (1 << inst.operands[0].reg))) | |
11186 | as_warn (_("this instruction will not write back the base register")); | |
90e4755a RE |
11187 | } |
11188 | ||
c19d1205 ZW |
11189 | inst.instruction = THUMB_OP16 (inst.instruction); |
11190 | inst.instruction |= inst.operands[0].reg << 8; | |
11191 | inst.instruction |= inst.operands[1].imm; | |
11192 | } | |
11193 | } | |
e28cd48c | 11194 | |
c19d1205 ZW |
11195 | static void |
11196 | do_t_ldrex (void) | |
11197 | { | |
11198 | constraint (!inst.operands[1].isreg || !inst.operands[1].preind | |
11199 | || inst.operands[1].postind || inst.operands[1].writeback | |
11200 | || inst.operands[1].immisreg || inst.operands[1].shifted | |
11201 | || inst.operands[1].negative, | |
01cfc07f | 11202 | BAD_ADDR_MODE); |
e28cd48c | 11203 | |
5be8be5d DG |
11204 | constraint ((inst.operands[1].reg == REG_PC), BAD_PC); |
11205 | ||
c19d1205 ZW |
11206 | inst.instruction |= inst.operands[0].reg << 12; |
11207 | inst.instruction |= inst.operands[1].reg << 16; | |
11208 | inst.reloc.type = BFD_RELOC_ARM_T32_OFFSET_U8; | |
11209 | } | |
e28cd48c | 11210 | |
c19d1205 ZW |
11211 | static void |
11212 | do_t_ldrexd (void) | |
11213 | { | |
11214 | if (!inst.operands[1].present) | |
1cac9012 | 11215 | { |
c19d1205 ZW |
11216 | constraint (inst.operands[0].reg == REG_LR, |
11217 | _("r14 not allowed as first register " | |
11218 | "when second register is omitted")); | |
11219 | inst.operands[1].reg = inst.operands[0].reg + 1; | |
b99bd4ef | 11220 | } |
c19d1205 ZW |
11221 | constraint (inst.operands[0].reg == inst.operands[1].reg, |
11222 | BAD_OVERLAP); | |
b99bd4ef | 11223 | |
c19d1205 ZW |
11224 | inst.instruction |= inst.operands[0].reg << 12; |
11225 | inst.instruction |= inst.operands[1].reg << 8; | |
11226 | inst.instruction |= inst.operands[2].reg << 16; | |
b99bd4ef NC |
11227 | } |
11228 | ||
11229 | static void | |
c19d1205 | 11230 | do_t_ldst (void) |
b99bd4ef | 11231 | { |
0110f2b8 PB |
11232 | unsigned long opcode; |
11233 | int Rn; | |
11234 | ||
e07e6e58 NC |
11235 | if (inst.operands[0].isreg |
11236 | && !inst.operands[0].preind | |
11237 | && inst.operands[0].reg == REG_PC) | |
11238 | set_it_insn_type_last (); | |
11239 | ||
0110f2b8 | 11240 | opcode = inst.instruction; |
c19d1205 | 11241 | if (unified_syntax) |
b99bd4ef | 11242 | { |
53365c0d PB |
11243 | if (!inst.operands[1].isreg) |
11244 | { | |
11245 | if (opcode <= 0xffff) | |
11246 | inst.instruction = THUMB_OP32 (opcode); | |
8335d6aa | 11247 | if (move_or_literal_pool (0, CONST_THUMB, /*mode_3=*/FALSE)) |
53365c0d PB |
11248 | return; |
11249 | } | |
0110f2b8 PB |
11250 | if (inst.operands[1].isreg |
11251 | && !inst.operands[1].writeback | |
c19d1205 ZW |
11252 | && !inst.operands[1].shifted && !inst.operands[1].postind |
11253 | && !inst.operands[1].negative && inst.operands[0].reg <= 7 | |
0110f2b8 PB |
11254 | && opcode <= 0xffff |
11255 | && inst.size_req != 4) | |
c19d1205 | 11256 | { |
0110f2b8 PB |
11257 | /* Insn may have a 16-bit form. */ |
11258 | Rn = inst.operands[1].reg; | |
11259 | if (inst.operands[1].immisreg) | |
11260 | { | |
11261 | inst.instruction = THUMB_OP16 (opcode); | |
5f4273c7 | 11262 | /* [Rn, Rik] */ |
0110f2b8 PB |
11263 | if (Rn <= 7 && inst.operands[1].imm <= 7) |
11264 | goto op16; | |
5be8be5d DG |
11265 | else if (opcode != T_MNEM_ldr && opcode != T_MNEM_str) |
11266 | reject_bad_reg (inst.operands[1].imm); | |
0110f2b8 PB |
11267 | } |
11268 | else if ((Rn <= 7 && opcode != T_MNEM_ldrsh | |
11269 | && opcode != T_MNEM_ldrsb) | |
11270 | || ((Rn == REG_PC || Rn == REG_SP) && opcode == T_MNEM_ldr) | |
11271 | || (Rn == REG_SP && opcode == T_MNEM_str)) | |
11272 | { | |
11273 | /* [Rn, #const] */ | |
11274 | if (Rn > 7) | |
11275 | { | |
11276 | if (Rn == REG_PC) | |
11277 | { | |
11278 | if (inst.reloc.pc_rel) | |
11279 | opcode = T_MNEM_ldr_pc2; | |
11280 | else | |
11281 | opcode = T_MNEM_ldr_pc; | |
11282 | } | |
11283 | else | |
11284 | { | |
11285 | if (opcode == T_MNEM_ldr) | |
11286 | opcode = T_MNEM_ldr_sp; | |
11287 | else | |
11288 | opcode = T_MNEM_str_sp; | |
11289 | } | |
11290 | inst.instruction = inst.operands[0].reg << 8; | |
11291 | } | |
11292 | else | |
11293 | { | |
11294 | inst.instruction = inst.operands[0].reg; | |
11295 | inst.instruction |= inst.operands[1].reg << 3; | |
11296 | } | |
11297 | inst.instruction |= THUMB_OP16 (opcode); | |
11298 | if (inst.size_req == 2) | |
11299 | inst.reloc.type = BFD_RELOC_ARM_THUMB_OFFSET; | |
11300 | else | |
11301 | inst.relax = opcode; | |
11302 | return; | |
11303 | } | |
c19d1205 | 11304 | } |
0110f2b8 | 11305 | /* Definitely a 32-bit variant. */ |
5be8be5d | 11306 | |
8d67f500 NC |
11307 | /* Warning for Erratum 752419. */ |
11308 | if (opcode == T_MNEM_ldr | |
11309 | && inst.operands[0].reg == REG_SP | |
11310 | && inst.operands[1].writeback == 1 | |
11311 | && !inst.operands[1].immisreg) | |
11312 | { | |
11313 | if (no_cpu_selected () | |
11314 | || (ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v7) | |
477330fc RM |
11315 | && !ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v7a) |
11316 | && !ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v7r))) | |
8d67f500 NC |
11317 | as_warn (_("This instruction may be unpredictable " |
11318 | "if executed on M-profile cores " | |
11319 | "with interrupts enabled.")); | |
11320 | } | |
11321 | ||
5be8be5d | 11322 | /* Do some validations regarding addressing modes. */ |
1be5fd2e | 11323 | if (inst.operands[1].immisreg) |
5be8be5d DG |
11324 | reject_bad_reg (inst.operands[1].imm); |
11325 | ||
1be5fd2e NC |
11326 | constraint (inst.operands[1].writeback == 1 |
11327 | && inst.operands[0].reg == inst.operands[1].reg, | |
11328 | BAD_OVERLAP); | |
11329 | ||
0110f2b8 | 11330 | inst.instruction = THUMB_OP32 (opcode); |
c19d1205 ZW |
11331 | inst.instruction |= inst.operands[0].reg << 12; |
11332 | encode_thumb32_addr_mode (1, /*is_t=*/FALSE, /*is_d=*/FALSE); | |
1be5fd2e | 11333 | check_ldr_r15_aligned (); |
b99bd4ef NC |
11334 | return; |
11335 | } | |
11336 | ||
c19d1205 ZW |
11337 | constraint (inst.operands[0].reg > 7, BAD_HIREG); |
11338 | ||
11339 | if (inst.instruction == T_MNEM_ldrsh || inst.instruction == T_MNEM_ldrsb) | |
b99bd4ef | 11340 | { |
c19d1205 ZW |
11341 | /* Only [Rn,Rm] is acceptable. */ |
11342 | constraint (inst.operands[1].reg > 7 || inst.operands[1].imm > 7, BAD_HIREG); | |
11343 | constraint (!inst.operands[1].isreg || !inst.operands[1].immisreg | |
11344 | || inst.operands[1].postind || inst.operands[1].shifted | |
11345 | || inst.operands[1].negative, | |
11346 | _("Thumb does not support this addressing mode")); | |
11347 | inst.instruction = THUMB_OP16 (inst.instruction); | |
11348 | goto op16; | |
b99bd4ef | 11349 | } |
5f4273c7 | 11350 | |
c19d1205 ZW |
11351 | inst.instruction = THUMB_OP16 (inst.instruction); |
11352 | if (!inst.operands[1].isreg) | |
8335d6aa | 11353 | if (move_or_literal_pool (0, CONST_THUMB, /*mode_3=*/FALSE)) |
c19d1205 | 11354 | return; |
b99bd4ef | 11355 | |
c19d1205 ZW |
11356 | constraint (!inst.operands[1].preind |
11357 | || inst.operands[1].shifted | |
11358 | || inst.operands[1].writeback, | |
11359 | _("Thumb does not support this addressing mode")); | |
11360 | if (inst.operands[1].reg == REG_PC || inst.operands[1].reg == REG_SP) | |
90e4755a | 11361 | { |
c19d1205 ZW |
11362 | constraint (inst.instruction & 0x0600, |
11363 | _("byte or halfword not valid for base register")); | |
11364 | constraint (inst.operands[1].reg == REG_PC | |
11365 | && !(inst.instruction & THUMB_LOAD_BIT), | |
11366 | _("r15 based store not allowed")); | |
11367 | constraint (inst.operands[1].immisreg, | |
11368 | _("invalid base register for register offset")); | |
b99bd4ef | 11369 | |
c19d1205 ZW |
11370 | if (inst.operands[1].reg == REG_PC) |
11371 | inst.instruction = T_OPCODE_LDR_PC; | |
11372 | else if (inst.instruction & THUMB_LOAD_BIT) | |
11373 | inst.instruction = T_OPCODE_LDR_SP; | |
11374 | else | |
11375 | inst.instruction = T_OPCODE_STR_SP; | |
b99bd4ef | 11376 | |
c19d1205 ZW |
11377 | inst.instruction |= inst.operands[0].reg << 8; |
11378 | inst.reloc.type = BFD_RELOC_ARM_THUMB_OFFSET; | |
11379 | return; | |
11380 | } | |
90e4755a | 11381 | |
c19d1205 ZW |
11382 | constraint (inst.operands[1].reg > 7, BAD_HIREG); |
11383 | if (!inst.operands[1].immisreg) | |
11384 | { | |
11385 | /* Immediate offset. */ | |
11386 | inst.instruction |= inst.operands[0].reg; | |
11387 | inst.instruction |= inst.operands[1].reg << 3; | |
11388 | inst.reloc.type = BFD_RELOC_ARM_THUMB_OFFSET; | |
11389 | return; | |
11390 | } | |
90e4755a | 11391 | |
c19d1205 ZW |
11392 | /* Register offset. */ |
11393 | constraint (inst.operands[1].imm > 7, BAD_HIREG); | |
11394 | constraint (inst.operands[1].negative, | |
11395 | _("Thumb does not support this addressing mode")); | |
90e4755a | 11396 | |
c19d1205 ZW |
11397 | op16: |
11398 | switch (inst.instruction) | |
11399 | { | |
11400 | case T_OPCODE_STR_IW: inst.instruction = T_OPCODE_STR_RW; break; | |
11401 | case T_OPCODE_STR_IH: inst.instruction = T_OPCODE_STR_RH; break; | |
11402 | case T_OPCODE_STR_IB: inst.instruction = T_OPCODE_STR_RB; break; | |
11403 | case T_OPCODE_LDR_IW: inst.instruction = T_OPCODE_LDR_RW; break; | |
11404 | case T_OPCODE_LDR_IH: inst.instruction = T_OPCODE_LDR_RH; break; | |
11405 | case T_OPCODE_LDR_IB: inst.instruction = T_OPCODE_LDR_RB; break; | |
11406 | case 0x5600 /* ldrsb */: | |
11407 | case 0x5e00 /* ldrsh */: break; | |
11408 | default: abort (); | |
11409 | } | |
90e4755a | 11410 | |
c19d1205 ZW |
11411 | inst.instruction |= inst.operands[0].reg; |
11412 | inst.instruction |= inst.operands[1].reg << 3; | |
11413 | inst.instruction |= inst.operands[1].imm << 6; | |
11414 | } | |
90e4755a | 11415 | |
c19d1205 ZW |
11416 | static void |
11417 | do_t_ldstd (void) | |
11418 | { | |
11419 | if (!inst.operands[1].present) | |
b99bd4ef | 11420 | { |
c19d1205 ZW |
11421 | inst.operands[1].reg = inst.operands[0].reg + 1; |
11422 | constraint (inst.operands[0].reg == REG_LR, | |
11423 | _("r14 not allowed here")); | |
bd340a04 | 11424 | constraint (inst.operands[0].reg == REG_R12, |
477330fc | 11425 | _("r12 not allowed here")); |
b99bd4ef | 11426 | } |
bd340a04 MGD |
11427 | |
11428 | if (inst.operands[2].writeback | |
11429 | && (inst.operands[0].reg == inst.operands[2].reg | |
11430 | || inst.operands[1].reg == inst.operands[2].reg)) | |
11431 | as_warn (_("base register written back, and overlaps " | |
477330fc | 11432 | "one of transfer registers")); |
bd340a04 | 11433 | |
c19d1205 ZW |
11434 | inst.instruction |= inst.operands[0].reg << 12; |
11435 | inst.instruction |= inst.operands[1].reg << 8; | |
11436 | encode_thumb32_addr_mode (2, /*is_t=*/FALSE, /*is_d=*/TRUE); | |
b99bd4ef NC |
11437 | } |
11438 | ||
c19d1205 ZW |
11439 | static void |
11440 | do_t_ldstt (void) | |
11441 | { | |
11442 | inst.instruction |= inst.operands[0].reg << 12; | |
11443 | encode_thumb32_addr_mode (1, /*is_t=*/TRUE, /*is_d=*/FALSE); | |
11444 | } | |
a737bd4d | 11445 | |
b99bd4ef | 11446 | static void |
c19d1205 | 11447 | do_t_mla (void) |
b99bd4ef | 11448 | { |
fdfde340 | 11449 | unsigned Rd, Rn, Rm, Ra; |
c921be7d | 11450 | |
fdfde340 JM |
11451 | Rd = inst.operands[0].reg; |
11452 | Rn = inst.operands[1].reg; | |
11453 | Rm = inst.operands[2].reg; | |
11454 | Ra = inst.operands[3].reg; | |
11455 | ||
11456 | reject_bad_reg (Rd); | |
11457 | reject_bad_reg (Rn); | |
11458 | reject_bad_reg (Rm); | |
11459 | reject_bad_reg (Ra); | |
11460 | ||
11461 | inst.instruction |= Rd << 8; | |
11462 | inst.instruction |= Rn << 16; | |
11463 | inst.instruction |= Rm; | |
11464 | inst.instruction |= Ra << 12; | |
c19d1205 | 11465 | } |
b99bd4ef | 11466 | |
c19d1205 ZW |
11467 | static void |
11468 | do_t_mlal (void) | |
11469 | { | |
fdfde340 JM |
11470 | unsigned RdLo, RdHi, Rn, Rm; |
11471 | ||
11472 | RdLo = inst.operands[0].reg; | |
11473 | RdHi = inst.operands[1].reg; | |
11474 | Rn = inst.operands[2].reg; | |
11475 | Rm = inst.operands[3].reg; | |
11476 | ||
11477 | reject_bad_reg (RdLo); | |
11478 | reject_bad_reg (RdHi); | |
11479 | reject_bad_reg (Rn); | |
11480 | reject_bad_reg (Rm); | |
11481 | ||
11482 | inst.instruction |= RdLo << 12; | |
11483 | inst.instruction |= RdHi << 8; | |
11484 | inst.instruction |= Rn << 16; | |
11485 | inst.instruction |= Rm; | |
c19d1205 | 11486 | } |
b99bd4ef | 11487 | |
c19d1205 ZW |
11488 | static void |
11489 | do_t_mov_cmp (void) | |
11490 | { | |
fdfde340 JM |
11491 | unsigned Rn, Rm; |
11492 | ||
11493 | Rn = inst.operands[0].reg; | |
11494 | Rm = inst.operands[1].reg; | |
11495 | ||
e07e6e58 NC |
11496 | if (Rn == REG_PC) |
11497 | set_it_insn_type_last (); | |
11498 | ||
c19d1205 | 11499 | if (unified_syntax) |
b99bd4ef | 11500 | { |
c19d1205 ZW |
11501 | int r0off = (inst.instruction == T_MNEM_mov |
11502 | || inst.instruction == T_MNEM_movs) ? 8 : 16; | |
0110f2b8 | 11503 | unsigned long opcode; |
3d388997 PB |
11504 | bfd_boolean narrow; |
11505 | bfd_boolean low_regs; | |
11506 | ||
fdfde340 | 11507 | low_regs = (Rn <= 7 && Rm <= 7); |
0110f2b8 | 11508 | opcode = inst.instruction; |
e07e6e58 | 11509 | if (in_it_block ()) |
0110f2b8 | 11510 | narrow = opcode != T_MNEM_movs; |
3d388997 | 11511 | else |
0110f2b8 | 11512 | narrow = opcode != T_MNEM_movs || low_regs; |
3d388997 PB |
11513 | if (inst.size_req == 4 |
11514 | || inst.operands[1].shifted) | |
11515 | narrow = FALSE; | |
11516 | ||
efd81785 PB |
11517 | /* MOVS PC, LR is encoded as SUBS PC, LR, #0. */ |
11518 | if (opcode == T_MNEM_movs && inst.operands[1].isreg | |
11519 | && !inst.operands[1].shifted | |
fdfde340 JM |
11520 | && Rn == REG_PC |
11521 | && Rm == REG_LR) | |
efd81785 PB |
11522 | { |
11523 | inst.instruction = T2_SUBS_PC_LR; | |
11524 | return; | |
11525 | } | |
11526 | ||
fdfde340 JM |
11527 | if (opcode == T_MNEM_cmp) |
11528 | { | |
11529 | constraint (Rn == REG_PC, BAD_PC); | |
94206790 MM |
11530 | if (narrow) |
11531 | { | |
11532 | /* In the Thumb-2 ISA, use of R13 as Rm is deprecated, | |
11533 | but valid. */ | |
11534 | warn_deprecated_sp (Rm); | |
11535 | /* R15 was documented as a valid choice for Rm in ARMv6, | |
11536 | but as UNPREDICTABLE in ARMv7. ARM's proprietary | |
11537 | tools reject R15, so we do too. */ | |
11538 | constraint (Rm == REG_PC, BAD_PC); | |
11539 | } | |
11540 | else | |
11541 | reject_bad_reg (Rm); | |
fdfde340 JM |
11542 | } |
11543 | else if (opcode == T_MNEM_mov | |
11544 | || opcode == T_MNEM_movs) | |
11545 | { | |
11546 | if (inst.operands[1].isreg) | |
11547 | { | |
11548 | if (opcode == T_MNEM_movs) | |
11549 | { | |
11550 | reject_bad_reg (Rn); | |
11551 | reject_bad_reg (Rm); | |
11552 | } | |
76fa04a4 MGD |
11553 | else if (narrow) |
11554 | { | |
11555 | /* This is mov.n. */ | |
11556 | if ((Rn == REG_SP || Rn == REG_PC) | |
11557 | && (Rm == REG_SP || Rm == REG_PC)) | |
11558 | { | |
5c3696f8 | 11559 | as_tsktsk (_("Use of r%u as a source register is " |
76fa04a4 MGD |
11560 | "deprecated when r%u is the destination " |
11561 | "register."), Rm, Rn); | |
11562 | } | |
11563 | } | |
11564 | else | |
11565 | { | |
11566 | /* This is mov.w. */ | |
11567 | constraint (Rn == REG_PC, BAD_PC); | |
11568 | constraint (Rm == REG_PC, BAD_PC); | |
11569 | constraint (Rn == REG_SP && Rm == REG_SP, BAD_SP); | |
11570 | } | |
fdfde340 JM |
11571 | } |
11572 | else | |
11573 | reject_bad_reg (Rn); | |
11574 | } | |
11575 | ||
c19d1205 ZW |
11576 | if (!inst.operands[1].isreg) |
11577 | { | |
0110f2b8 | 11578 | /* Immediate operand. */ |
e07e6e58 | 11579 | if (!in_it_block () && opcode == T_MNEM_mov) |
0110f2b8 PB |
11580 | narrow = 0; |
11581 | if (low_regs && narrow) | |
11582 | { | |
11583 | inst.instruction = THUMB_OP16 (opcode); | |
fdfde340 | 11584 | inst.instruction |= Rn << 8; |
0110f2b8 PB |
11585 | if (inst.size_req == 2) |
11586 | inst.reloc.type = BFD_RELOC_ARM_THUMB_IMM; | |
11587 | else | |
11588 | inst.relax = opcode; | |
11589 | } | |
11590 | else | |
11591 | { | |
11592 | inst.instruction = THUMB_OP32 (inst.instruction); | |
11593 | inst.instruction = (inst.instruction & 0xe1ffffff) | 0x10000000; | |
fdfde340 | 11594 | inst.instruction |= Rn << r0off; |
0110f2b8 PB |
11595 | inst.reloc.type = BFD_RELOC_ARM_T32_IMMEDIATE; |
11596 | } | |
c19d1205 | 11597 | } |
728ca7c9 PB |
11598 | else if (inst.operands[1].shifted && inst.operands[1].immisreg |
11599 | && (inst.instruction == T_MNEM_mov | |
11600 | || inst.instruction == T_MNEM_movs)) | |
11601 | { | |
11602 | /* Register shifts are encoded as separate shift instructions. */ | |
11603 | bfd_boolean flags = (inst.instruction == T_MNEM_movs); | |
11604 | ||
e07e6e58 | 11605 | if (in_it_block ()) |
728ca7c9 PB |
11606 | narrow = !flags; |
11607 | else | |
11608 | narrow = flags; | |
11609 | ||
11610 | if (inst.size_req == 4) | |
11611 | narrow = FALSE; | |
11612 | ||
11613 | if (!low_regs || inst.operands[1].imm > 7) | |
11614 | narrow = FALSE; | |
11615 | ||
fdfde340 | 11616 | if (Rn != Rm) |
728ca7c9 PB |
11617 | narrow = FALSE; |
11618 | ||
11619 | switch (inst.operands[1].shift_kind) | |
11620 | { | |
11621 | case SHIFT_LSL: | |
11622 | opcode = narrow ? T_OPCODE_LSL_R : THUMB_OP32 (T_MNEM_lsl); | |
11623 | break; | |
11624 | case SHIFT_ASR: | |
11625 | opcode = narrow ? T_OPCODE_ASR_R : THUMB_OP32 (T_MNEM_asr); | |
11626 | break; | |
11627 | case SHIFT_LSR: | |
11628 | opcode = narrow ? T_OPCODE_LSR_R : THUMB_OP32 (T_MNEM_lsr); | |
11629 | break; | |
11630 | case SHIFT_ROR: | |
11631 | opcode = narrow ? T_OPCODE_ROR_R : THUMB_OP32 (T_MNEM_ror); | |
11632 | break; | |
11633 | default: | |
5f4273c7 | 11634 | abort (); |
728ca7c9 PB |
11635 | } |
11636 | ||
11637 | inst.instruction = opcode; | |
11638 | if (narrow) | |
11639 | { | |
fdfde340 | 11640 | inst.instruction |= Rn; |
728ca7c9 PB |
11641 | inst.instruction |= inst.operands[1].imm << 3; |
11642 | } | |
11643 | else | |
11644 | { | |
11645 | if (flags) | |
11646 | inst.instruction |= CONDS_BIT; | |
11647 | ||
fdfde340 JM |
11648 | inst.instruction |= Rn << 8; |
11649 | inst.instruction |= Rm << 16; | |
728ca7c9 PB |
11650 | inst.instruction |= inst.operands[1].imm; |
11651 | } | |
11652 | } | |
3d388997 | 11653 | else if (!narrow) |
c19d1205 | 11654 | { |
728ca7c9 PB |
11655 | /* Some mov with immediate shift have narrow variants. |
11656 | Register shifts are handled above. */ | |
11657 | if (low_regs && inst.operands[1].shifted | |
11658 | && (inst.instruction == T_MNEM_mov | |
11659 | || inst.instruction == T_MNEM_movs)) | |
11660 | { | |
e07e6e58 | 11661 | if (in_it_block ()) |
728ca7c9 PB |
11662 | narrow = (inst.instruction == T_MNEM_mov); |
11663 | else | |
11664 | narrow = (inst.instruction == T_MNEM_movs); | |
11665 | } | |
11666 | ||
11667 | if (narrow) | |
11668 | { | |
11669 | switch (inst.operands[1].shift_kind) | |
11670 | { | |
11671 | case SHIFT_LSL: inst.instruction = T_OPCODE_LSL_I; break; | |
11672 | case SHIFT_LSR: inst.instruction = T_OPCODE_LSR_I; break; | |
11673 | case SHIFT_ASR: inst.instruction = T_OPCODE_ASR_I; break; | |
11674 | default: narrow = FALSE; break; | |
11675 | } | |
11676 | } | |
11677 | ||
11678 | if (narrow) | |
11679 | { | |
fdfde340 JM |
11680 | inst.instruction |= Rn; |
11681 | inst.instruction |= Rm << 3; | |
728ca7c9 PB |
11682 | inst.reloc.type = BFD_RELOC_ARM_THUMB_SHIFT; |
11683 | } | |
11684 | else | |
11685 | { | |
11686 | inst.instruction = THUMB_OP32 (inst.instruction); | |
fdfde340 | 11687 | inst.instruction |= Rn << r0off; |
728ca7c9 PB |
11688 | encode_thumb32_shifted_operand (1); |
11689 | } | |
c19d1205 ZW |
11690 | } |
11691 | else | |
11692 | switch (inst.instruction) | |
11693 | { | |
11694 | case T_MNEM_mov: | |
837b3435 | 11695 | /* In v4t or v5t a move of two lowregs produces unpredictable |
c6400f8a MGD |
11696 | results. Don't allow this. */ |
11697 | if (low_regs) | |
11698 | { | |
11699 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v6), | |
11700 | "MOV Rd, Rs with two low registers is not " | |
11701 | "permitted on this architecture"); | |
fa94de6b | 11702 | ARM_MERGE_FEATURE_SETS (thumb_arch_used, thumb_arch_used, |
c6400f8a MGD |
11703 | arm_ext_v6); |
11704 | } | |
11705 | ||
c19d1205 | 11706 | inst.instruction = T_OPCODE_MOV_HR; |
fdfde340 JM |
11707 | inst.instruction |= (Rn & 0x8) << 4; |
11708 | inst.instruction |= (Rn & 0x7); | |
11709 | inst.instruction |= Rm << 3; | |
c19d1205 | 11710 | break; |
b99bd4ef | 11711 | |
c19d1205 ZW |
11712 | case T_MNEM_movs: |
11713 | /* We know we have low registers at this point. | |
941a8a52 MGD |
11714 | Generate LSLS Rd, Rs, #0. */ |
11715 | inst.instruction = T_OPCODE_LSL_I; | |
fdfde340 JM |
11716 | inst.instruction |= Rn; |
11717 | inst.instruction |= Rm << 3; | |
c19d1205 ZW |
11718 | break; |
11719 | ||
11720 | case T_MNEM_cmp: | |
3d388997 | 11721 | if (low_regs) |
c19d1205 ZW |
11722 | { |
11723 | inst.instruction = T_OPCODE_CMP_LR; | |
fdfde340 JM |
11724 | inst.instruction |= Rn; |
11725 | inst.instruction |= Rm << 3; | |
c19d1205 ZW |
11726 | } |
11727 | else | |
11728 | { | |
11729 | inst.instruction = T_OPCODE_CMP_HR; | |
fdfde340 JM |
11730 | inst.instruction |= (Rn & 0x8) << 4; |
11731 | inst.instruction |= (Rn & 0x7); | |
11732 | inst.instruction |= Rm << 3; | |
c19d1205 ZW |
11733 | } |
11734 | break; | |
11735 | } | |
b99bd4ef NC |
11736 | return; |
11737 | } | |
11738 | ||
c19d1205 | 11739 | inst.instruction = THUMB_OP16 (inst.instruction); |
539d4391 NC |
11740 | |
11741 | /* PR 10443: Do not silently ignore shifted operands. */ | |
11742 | constraint (inst.operands[1].shifted, | |
11743 | _("shifts in CMP/MOV instructions are only supported in unified syntax")); | |
11744 | ||
c19d1205 | 11745 | if (inst.operands[1].isreg) |
b99bd4ef | 11746 | { |
fdfde340 | 11747 | if (Rn < 8 && Rm < 8) |
b99bd4ef | 11748 | { |
c19d1205 ZW |
11749 | /* A move of two lowregs is encoded as ADD Rd, Rs, #0 |
11750 | since a MOV instruction produces unpredictable results. */ | |
11751 | if (inst.instruction == T_OPCODE_MOV_I8) | |
11752 | inst.instruction = T_OPCODE_ADD_I3; | |
b99bd4ef | 11753 | else |
c19d1205 | 11754 | inst.instruction = T_OPCODE_CMP_LR; |
b99bd4ef | 11755 | |
fdfde340 JM |
11756 | inst.instruction |= Rn; |
11757 | inst.instruction |= Rm << 3; | |
b99bd4ef NC |
11758 | } |
11759 | else | |
11760 | { | |
c19d1205 ZW |
11761 | if (inst.instruction == T_OPCODE_MOV_I8) |
11762 | inst.instruction = T_OPCODE_MOV_HR; | |
11763 | else | |
11764 | inst.instruction = T_OPCODE_CMP_HR; | |
11765 | do_t_cpy (); | |
b99bd4ef NC |
11766 | } |
11767 | } | |
c19d1205 | 11768 | else |
b99bd4ef | 11769 | { |
fdfde340 | 11770 | constraint (Rn > 7, |
c19d1205 | 11771 | _("only lo regs allowed with immediate")); |
fdfde340 | 11772 | inst.instruction |= Rn << 8; |
c19d1205 ZW |
11773 | inst.reloc.type = BFD_RELOC_ARM_THUMB_IMM; |
11774 | } | |
11775 | } | |
b99bd4ef | 11776 | |
c19d1205 ZW |
11777 | static void |
11778 | do_t_mov16 (void) | |
11779 | { | |
fdfde340 | 11780 | unsigned Rd; |
b6895b4f PB |
11781 | bfd_vma imm; |
11782 | bfd_boolean top; | |
11783 | ||
11784 | top = (inst.instruction & 0x00800000) != 0; | |
11785 | if (inst.reloc.type == BFD_RELOC_ARM_MOVW) | |
11786 | { | |
11787 | constraint (top, _(":lower16: not allowed this instruction")); | |
11788 | inst.reloc.type = BFD_RELOC_ARM_THUMB_MOVW; | |
11789 | } | |
11790 | else if (inst.reloc.type == BFD_RELOC_ARM_MOVT) | |
11791 | { | |
11792 | constraint (!top, _(":upper16: not allowed this instruction")); | |
11793 | inst.reloc.type = BFD_RELOC_ARM_THUMB_MOVT; | |
11794 | } | |
11795 | ||
fdfde340 JM |
11796 | Rd = inst.operands[0].reg; |
11797 | reject_bad_reg (Rd); | |
11798 | ||
11799 | inst.instruction |= Rd << 8; | |
b6895b4f PB |
11800 | if (inst.reloc.type == BFD_RELOC_UNUSED) |
11801 | { | |
11802 | imm = inst.reloc.exp.X_add_number; | |
11803 | inst.instruction |= (imm & 0xf000) << 4; | |
11804 | inst.instruction |= (imm & 0x0800) << 15; | |
11805 | inst.instruction |= (imm & 0x0700) << 4; | |
11806 | inst.instruction |= (imm & 0x00ff); | |
11807 | } | |
c19d1205 | 11808 | } |
b99bd4ef | 11809 | |
c19d1205 ZW |
11810 | static void |
11811 | do_t_mvn_tst (void) | |
11812 | { | |
fdfde340 | 11813 | unsigned Rn, Rm; |
c921be7d | 11814 | |
fdfde340 JM |
11815 | Rn = inst.operands[0].reg; |
11816 | Rm = inst.operands[1].reg; | |
11817 | ||
11818 | if (inst.instruction == T_MNEM_cmp | |
11819 | || inst.instruction == T_MNEM_cmn) | |
11820 | constraint (Rn == REG_PC, BAD_PC); | |
11821 | else | |
11822 | reject_bad_reg (Rn); | |
11823 | reject_bad_reg (Rm); | |
11824 | ||
c19d1205 ZW |
11825 | if (unified_syntax) |
11826 | { | |
11827 | int r0off = (inst.instruction == T_MNEM_mvn | |
11828 | || inst.instruction == T_MNEM_mvns) ? 8 : 16; | |
3d388997 PB |
11829 | bfd_boolean narrow; |
11830 | ||
11831 | if (inst.size_req == 4 | |
11832 | || inst.instruction > 0xffff | |
11833 | || inst.operands[1].shifted | |
fdfde340 | 11834 | || Rn > 7 || Rm > 7) |
3d388997 | 11835 | narrow = FALSE; |
fe8b4cc3 KT |
11836 | else if (inst.instruction == T_MNEM_cmn |
11837 | || inst.instruction == T_MNEM_tst) | |
3d388997 PB |
11838 | narrow = TRUE; |
11839 | else if (THUMB_SETS_FLAGS (inst.instruction)) | |
e07e6e58 | 11840 | narrow = !in_it_block (); |
3d388997 | 11841 | else |
e07e6e58 | 11842 | narrow = in_it_block (); |
3d388997 | 11843 | |
c19d1205 | 11844 | if (!inst.operands[1].isreg) |
b99bd4ef | 11845 | { |
c19d1205 ZW |
11846 | /* For an immediate, we always generate a 32-bit opcode; |
11847 | section relaxation will shrink it later if possible. */ | |
11848 | if (inst.instruction < 0xffff) | |
11849 | inst.instruction = THUMB_OP32 (inst.instruction); | |
11850 | inst.instruction = (inst.instruction & 0xe1ffffff) | 0x10000000; | |
fdfde340 | 11851 | inst.instruction |= Rn << r0off; |
c19d1205 | 11852 | inst.reloc.type = BFD_RELOC_ARM_T32_IMMEDIATE; |
b99bd4ef | 11853 | } |
c19d1205 | 11854 | else |
b99bd4ef | 11855 | { |
c19d1205 | 11856 | /* See if we can do this with a 16-bit instruction. */ |
3d388997 | 11857 | if (narrow) |
b99bd4ef | 11858 | { |
c19d1205 | 11859 | inst.instruction = THUMB_OP16 (inst.instruction); |
fdfde340 JM |
11860 | inst.instruction |= Rn; |
11861 | inst.instruction |= Rm << 3; | |
b99bd4ef | 11862 | } |
c19d1205 | 11863 | else |
b99bd4ef | 11864 | { |
c19d1205 ZW |
11865 | constraint (inst.operands[1].shifted |
11866 | && inst.operands[1].immisreg, | |
11867 | _("shift must be constant")); | |
11868 | if (inst.instruction < 0xffff) | |
11869 | inst.instruction = THUMB_OP32 (inst.instruction); | |
fdfde340 | 11870 | inst.instruction |= Rn << r0off; |
c19d1205 | 11871 | encode_thumb32_shifted_operand (1); |
b99bd4ef | 11872 | } |
b99bd4ef NC |
11873 | } |
11874 | } | |
11875 | else | |
11876 | { | |
c19d1205 ZW |
11877 | constraint (inst.instruction > 0xffff |
11878 | || inst.instruction == T_MNEM_mvns, BAD_THUMB32); | |
11879 | constraint (!inst.operands[1].isreg || inst.operands[1].shifted, | |
11880 | _("unshifted register required")); | |
fdfde340 | 11881 | constraint (Rn > 7 || Rm > 7, |
c19d1205 | 11882 | BAD_HIREG); |
b99bd4ef | 11883 | |
c19d1205 | 11884 | inst.instruction = THUMB_OP16 (inst.instruction); |
fdfde340 JM |
11885 | inst.instruction |= Rn; |
11886 | inst.instruction |= Rm << 3; | |
b99bd4ef | 11887 | } |
b99bd4ef NC |
11888 | } |
11889 | ||
b05fe5cf | 11890 | static void |
c19d1205 | 11891 | do_t_mrs (void) |
b05fe5cf | 11892 | { |
fdfde340 | 11893 | unsigned Rd; |
037e8744 JB |
11894 | |
11895 | if (do_vfp_nsyn_mrs () == SUCCESS) | |
11896 | return; | |
11897 | ||
90ec0d68 MGD |
11898 | Rd = inst.operands[0].reg; |
11899 | reject_bad_reg (Rd); | |
11900 | inst.instruction |= Rd << 8; | |
11901 | ||
11902 | if (inst.operands[1].isreg) | |
62b3e311 | 11903 | { |
90ec0d68 MGD |
11904 | unsigned br = inst.operands[1].reg; |
11905 | if (((br & 0x200) == 0) && ((br & 0xf000) != 0xf000)) | |
11906 | as_bad (_("bad register for mrs")); | |
11907 | ||
11908 | inst.instruction |= br & (0xf << 16); | |
11909 | inst.instruction |= (br & 0x300) >> 4; | |
11910 | inst.instruction |= (br & SPSR_BIT) >> 2; | |
62b3e311 PB |
11911 | } |
11912 | else | |
11913 | { | |
90ec0d68 | 11914 | int flags = inst.operands[1].imm & (PSR_c|PSR_x|PSR_s|PSR_f|SPSR_BIT); |
5f4273c7 | 11915 | |
d2cd1205 | 11916 | if (ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_m)) |
1a43faaf NC |
11917 | { |
11918 | /* PR gas/12698: The constraint is only applied for m_profile. | |
11919 | If the user has specified -march=all, we want to ignore it as | |
11920 | we are building for any CPU type, including non-m variants. */ | |
11921 | bfd_boolean m_profile = selected_cpu.core != arm_arch_any.core; | |
11922 | constraint ((flags != 0) && m_profile, _("selected processor does " | |
11923 | "not support requested special purpose register")); | |
11924 | } | |
90ec0d68 | 11925 | else |
d2cd1205 JB |
11926 | /* mrs only accepts APSR/CPSR/SPSR/CPSR_all/SPSR_all (for non-M profile |
11927 | devices). */ | |
11928 | constraint ((flags & ~SPSR_BIT) != (PSR_c|PSR_f), | |
11929 | _("'APSR', 'CPSR' or 'SPSR' expected")); | |
fdfde340 | 11930 | |
90ec0d68 MGD |
11931 | inst.instruction |= (flags & SPSR_BIT) >> 2; |
11932 | inst.instruction |= inst.operands[1].imm & 0xff; | |
11933 | inst.instruction |= 0xf0000; | |
11934 | } | |
c19d1205 | 11935 | } |
b05fe5cf | 11936 | |
c19d1205 ZW |
11937 | static void |
11938 | do_t_msr (void) | |
11939 | { | |
62b3e311 | 11940 | int flags; |
fdfde340 | 11941 | unsigned Rn; |
62b3e311 | 11942 | |
037e8744 JB |
11943 | if (do_vfp_nsyn_msr () == SUCCESS) |
11944 | return; | |
11945 | ||
c19d1205 ZW |
11946 | constraint (!inst.operands[1].isreg, |
11947 | _("Thumb encoding does not support an immediate here")); | |
90ec0d68 MGD |
11948 | |
11949 | if (inst.operands[0].isreg) | |
11950 | flags = (int)(inst.operands[0].reg); | |
11951 | else | |
11952 | flags = inst.operands[0].imm; | |
11953 | ||
d2cd1205 | 11954 | if (ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_m)) |
62b3e311 | 11955 | { |
d2cd1205 JB |
11956 | int bits = inst.operands[0].imm & (PSR_c|PSR_x|PSR_s|PSR_f|SPSR_BIT); |
11957 | ||
1a43faaf | 11958 | /* PR gas/12698: The constraint is only applied for m_profile. |
477330fc RM |
11959 | If the user has specified -march=all, we want to ignore it as |
11960 | we are building for any CPU type, including non-m variants. */ | |
1a43faaf NC |
11961 | bfd_boolean m_profile = selected_cpu.core != arm_arch_any.core; |
11962 | constraint (((ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v6_dsp) | |
477330fc RM |
11963 | && (bits & ~(PSR_s | PSR_f)) != 0) |
11964 | || (!ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v6_dsp) | |
11965 | && bits != PSR_f)) && m_profile, | |
11966 | _("selected processor does not support requested special " | |
11967 | "purpose register")); | |
62b3e311 PB |
11968 | } |
11969 | else | |
d2cd1205 JB |
11970 | constraint ((flags & 0xff) != 0, _("selected processor does not support " |
11971 | "requested special purpose register")); | |
c921be7d | 11972 | |
fdfde340 JM |
11973 | Rn = inst.operands[1].reg; |
11974 | reject_bad_reg (Rn); | |
11975 | ||
62b3e311 | 11976 | inst.instruction |= (flags & SPSR_BIT) >> 2; |
90ec0d68 MGD |
11977 | inst.instruction |= (flags & 0xf0000) >> 8; |
11978 | inst.instruction |= (flags & 0x300) >> 4; | |
62b3e311 | 11979 | inst.instruction |= (flags & 0xff); |
fdfde340 | 11980 | inst.instruction |= Rn << 16; |
c19d1205 | 11981 | } |
b05fe5cf | 11982 | |
c19d1205 ZW |
11983 | static void |
11984 | do_t_mul (void) | |
11985 | { | |
17828f45 | 11986 | bfd_boolean narrow; |
fdfde340 | 11987 | unsigned Rd, Rn, Rm; |
17828f45 | 11988 | |
c19d1205 ZW |
11989 | if (!inst.operands[2].present) |
11990 | inst.operands[2].reg = inst.operands[0].reg; | |
b05fe5cf | 11991 | |
fdfde340 JM |
11992 | Rd = inst.operands[0].reg; |
11993 | Rn = inst.operands[1].reg; | |
11994 | Rm = inst.operands[2].reg; | |
11995 | ||
17828f45 | 11996 | if (unified_syntax) |
b05fe5cf | 11997 | { |
17828f45 | 11998 | if (inst.size_req == 4 |
fdfde340 JM |
11999 | || (Rd != Rn |
12000 | && Rd != Rm) | |
12001 | || Rn > 7 | |
12002 | || Rm > 7) | |
17828f45 JM |
12003 | narrow = FALSE; |
12004 | else if (inst.instruction == T_MNEM_muls) | |
e07e6e58 | 12005 | narrow = !in_it_block (); |
17828f45 | 12006 | else |
e07e6e58 | 12007 | narrow = in_it_block (); |
b05fe5cf | 12008 | } |
c19d1205 | 12009 | else |
b05fe5cf | 12010 | { |
17828f45 | 12011 | constraint (inst.instruction == T_MNEM_muls, BAD_THUMB32); |
fdfde340 | 12012 | constraint (Rn > 7 || Rm > 7, |
c19d1205 | 12013 | BAD_HIREG); |
17828f45 JM |
12014 | narrow = TRUE; |
12015 | } | |
b05fe5cf | 12016 | |
17828f45 JM |
12017 | if (narrow) |
12018 | { | |
12019 | /* 16-bit MULS/Conditional MUL. */ | |
c19d1205 | 12020 | inst.instruction = THUMB_OP16 (inst.instruction); |
fdfde340 | 12021 | inst.instruction |= Rd; |
b05fe5cf | 12022 | |
fdfde340 JM |
12023 | if (Rd == Rn) |
12024 | inst.instruction |= Rm << 3; | |
12025 | else if (Rd == Rm) | |
12026 | inst.instruction |= Rn << 3; | |
c19d1205 ZW |
12027 | else |
12028 | constraint (1, _("dest must overlap one source register")); | |
12029 | } | |
17828f45 JM |
12030 | else |
12031 | { | |
e07e6e58 NC |
12032 | constraint (inst.instruction != T_MNEM_mul, |
12033 | _("Thumb-2 MUL must not set flags")); | |
17828f45 JM |
12034 | /* 32-bit MUL. */ |
12035 | inst.instruction = THUMB_OP32 (inst.instruction); | |
fdfde340 JM |
12036 | inst.instruction |= Rd << 8; |
12037 | inst.instruction |= Rn << 16; | |
12038 | inst.instruction |= Rm << 0; | |
12039 | ||
12040 | reject_bad_reg (Rd); | |
12041 | reject_bad_reg (Rn); | |
12042 | reject_bad_reg (Rm); | |
17828f45 | 12043 | } |
c19d1205 | 12044 | } |
b05fe5cf | 12045 | |
c19d1205 ZW |
12046 | static void |
12047 | do_t_mull (void) | |
12048 | { | |
fdfde340 | 12049 | unsigned RdLo, RdHi, Rn, Rm; |
b05fe5cf | 12050 | |
fdfde340 JM |
12051 | RdLo = inst.operands[0].reg; |
12052 | RdHi = inst.operands[1].reg; | |
12053 | Rn = inst.operands[2].reg; | |
12054 | Rm = inst.operands[3].reg; | |
12055 | ||
12056 | reject_bad_reg (RdLo); | |
12057 | reject_bad_reg (RdHi); | |
12058 | reject_bad_reg (Rn); | |
12059 | reject_bad_reg (Rm); | |
12060 | ||
12061 | inst.instruction |= RdLo << 12; | |
12062 | inst.instruction |= RdHi << 8; | |
12063 | inst.instruction |= Rn << 16; | |
12064 | inst.instruction |= Rm; | |
12065 | ||
12066 | if (RdLo == RdHi) | |
c19d1205 ZW |
12067 | as_tsktsk (_("rdhi and rdlo must be different")); |
12068 | } | |
b05fe5cf | 12069 | |
c19d1205 ZW |
12070 | static void |
12071 | do_t_nop (void) | |
12072 | { | |
e07e6e58 NC |
12073 | set_it_insn_type (NEUTRAL_IT_INSN); |
12074 | ||
c19d1205 ZW |
12075 | if (unified_syntax) |
12076 | { | |
12077 | if (inst.size_req == 4 || inst.operands[0].imm > 15) | |
b05fe5cf | 12078 | { |
c19d1205 ZW |
12079 | inst.instruction = THUMB_OP32 (inst.instruction); |
12080 | inst.instruction |= inst.operands[0].imm; | |
12081 | } | |
12082 | else | |
12083 | { | |
bc2d1808 NC |
12084 | /* PR9722: Check for Thumb2 availability before |
12085 | generating a thumb2 nop instruction. */ | |
afa62d5e | 12086 | if (ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v6t2)) |
bc2d1808 NC |
12087 | { |
12088 | inst.instruction = THUMB_OP16 (inst.instruction); | |
12089 | inst.instruction |= inst.operands[0].imm << 4; | |
12090 | } | |
12091 | else | |
12092 | inst.instruction = 0x46c0; | |
c19d1205 ZW |
12093 | } |
12094 | } | |
12095 | else | |
12096 | { | |
12097 | constraint (inst.operands[0].present, | |
12098 | _("Thumb does not support NOP with hints")); | |
12099 | inst.instruction = 0x46c0; | |
12100 | } | |
12101 | } | |
b05fe5cf | 12102 | |
c19d1205 ZW |
12103 | static void |
12104 | do_t_neg (void) | |
12105 | { | |
12106 | if (unified_syntax) | |
12107 | { | |
3d388997 PB |
12108 | bfd_boolean narrow; |
12109 | ||
12110 | if (THUMB_SETS_FLAGS (inst.instruction)) | |
e07e6e58 | 12111 | narrow = !in_it_block (); |
3d388997 | 12112 | else |
e07e6e58 | 12113 | narrow = in_it_block (); |
3d388997 PB |
12114 | if (inst.operands[0].reg > 7 || inst.operands[1].reg > 7) |
12115 | narrow = FALSE; | |
12116 | if (inst.size_req == 4) | |
12117 | narrow = FALSE; | |
12118 | ||
12119 | if (!narrow) | |
c19d1205 ZW |
12120 | { |
12121 | inst.instruction = THUMB_OP32 (inst.instruction); | |
12122 | inst.instruction |= inst.operands[0].reg << 8; | |
12123 | inst.instruction |= inst.operands[1].reg << 16; | |
b05fe5cf ZW |
12124 | } |
12125 | else | |
12126 | { | |
c19d1205 ZW |
12127 | inst.instruction = THUMB_OP16 (inst.instruction); |
12128 | inst.instruction |= inst.operands[0].reg; | |
12129 | inst.instruction |= inst.operands[1].reg << 3; | |
b05fe5cf ZW |
12130 | } |
12131 | } | |
12132 | else | |
12133 | { | |
c19d1205 ZW |
12134 | constraint (inst.operands[0].reg > 7 || inst.operands[1].reg > 7, |
12135 | BAD_HIREG); | |
12136 | constraint (THUMB_SETS_FLAGS (inst.instruction), BAD_THUMB32); | |
12137 | ||
12138 | inst.instruction = THUMB_OP16 (inst.instruction); | |
12139 | inst.instruction |= inst.operands[0].reg; | |
12140 | inst.instruction |= inst.operands[1].reg << 3; | |
12141 | } | |
12142 | } | |
12143 | ||
1c444d06 JM |
12144 | static void |
12145 | do_t_orn (void) | |
12146 | { | |
12147 | unsigned Rd, Rn; | |
12148 | ||
12149 | Rd = inst.operands[0].reg; | |
12150 | Rn = inst.operands[1].present ? inst.operands[1].reg : Rd; | |
12151 | ||
fdfde340 JM |
12152 | reject_bad_reg (Rd); |
12153 | /* Rn == REG_SP is unpredictable; Rn == REG_PC is MVN. */ | |
12154 | reject_bad_reg (Rn); | |
12155 | ||
1c444d06 JM |
12156 | inst.instruction |= Rd << 8; |
12157 | inst.instruction |= Rn << 16; | |
12158 | ||
12159 | if (!inst.operands[2].isreg) | |
12160 | { | |
12161 | inst.instruction = (inst.instruction & 0xe1ffffff) | 0x10000000; | |
12162 | inst.reloc.type = BFD_RELOC_ARM_T32_IMMEDIATE; | |
12163 | } | |
12164 | else | |
12165 | { | |
12166 | unsigned Rm; | |
12167 | ||
12168 | Rm = inst.operands[2].reg; | |
fdfde340 | 12169 | reject_bad_reg (Rm); |
1c444d06 JM |
12170 | |
12171 | constraint (inst.operands[2].shifted | |
12172 | && inst.operands[2].immisreg, | |
12173 | _("shift must be constant")); | |
12174 | encode_thumb32_shifted_operand (2); | |
12175 | } | |
12176 | } | |
12177 | ||
c19d1205 ZW |
12178 | static void |
12179 | do_t_pkhbt (void) | |
12180 | { | |
fdfde340 JM |
12181 | unsigned Rd, Rn, Rm; |
12182 | ||
12183 | Rd = inst.operands[0].reg; | |
12184 | Rn = inst.operands[1].reg; | |
12185 | Rm = inst.operands[2].reg; | |
12186 | ||
12187 | reject_bad_reg (Rd); | |
12188 | reject_bad_reg (Rn); | |
12189 | reject_bad_reg (Rm); | |
12190 | ||
12191 | inst.instruction |= Rd << 8; | |
12192 | inst.instruction |= Rn << 16; | |
12193 | inst.instruction |= Rm; | |
c19d1205 ZW |
12194 | if (inst.operands[3].present) |
12195 | { | |
12196 | unsigned int val = inst.reloc.exp.X_add_number; | |
12197 | constraint (inst.reloc.exp.X_op != O_constant, | |
12198 | _("expression too complex")); | |
12199 | inst.instruction |= (val & 0x1c) << 10; | |
12200 | inst.instruction |= (val & 0x03) << 6; | |
b05fe5cf | 12201 | } |
c19d1205 | 12202 | } |
b05fe5cf | 12203 | |
c19d1205 ZW |
12204 | static void |
12205 | do_t_pkhtb (void) | |
12206 | { | |
12207 | if (!inst.operands[3].present) | |
1ef52f49 NC |
12208 | { |
12209 | unsigned Rtmp; | |
12210 | ||
12211 | inst.instruction &= ~0x00000020; | |
12212 | ||
12213 | /* PR 10168. Swap the Rm and Rn registers. */ | |
12214 | Rtmp = inst.operands[1].reg; | |
12215 | inst.operands[1].reg = inst.operands[2].reg; | |
12216 | inst.operands[2].reg = Rtmp; | |
12217 | } | |
c19d1205 | 12218 | do_t_pkhbt (); |
b05fe5cf ZW |
12219 | } |
12220 | ||
c19d1205 ZW |
12221 | static void |
12222 | do_t_pld (void) | |
12223 | { | |
fdfde340 JM |
12224 | if (inst.operands[0].immisreg) |
12225 | reject_bad_reg (inst.operands[0].imm); | |
12226 | ||
c19d1205 ZW |
12227 | encode_thumb32_addr_mode (0, /*is_t=*/FALSE, /*is_d=*/FALSE); |
12228 | } | |
b05fe5cf | 12229 | |
c19d1205 ZW |
12230 | static void |
12231 | do_t_push_pop (void) | |
b99bd4ef | 12232 | { |
e9f89963 | 12233 | unsigned mask; |
5f4273c7 | 12234 | |
c19d1205 ZW |
12235 | constraint (inst.operands[0].writeback, |
12236 | _("push/pop do not support {reglist}^")); | |
12237 | constraint (inst.reloc.type != BFD_RELOC_UNUSED, | |
12238 | _("expression too complex")); | |
b99bd4ef | 12239 | |
e9f89963 | 12240 | mask = inst.operands[0].imm; |
d3bfe16e | 12241 | if (inst.size_req != 4 && (mask & ~0xff) == 0) |
3c707909 | 12242 | inst.instruction = THUMB_OP16 (inst.instruction) | mask; |
d3bfe16e JB |
12243 | else if (inst.size_req != 4 |
12244 | && (mask & ~0xff) == (1 << (inst.instruction == T_MNEM_push | |
12245 | ? REG_LR : REG_PC))) | |
b99bd4ef | 12246 | { |
c19d1205 ZW |
12247 | inst.instruction = THUMB_OP16 (inst.instruction); |
12248 | inst.instruction |= THUMB_PP_PC_LR; | |
3c707909 | 12249 | inst.instruction |= mask & 0xff; |
c19d1205 ZW |
12250 | } |
12251 | else if (unified_syntax) | |
12252 | { | |
3c707909 | 12253 | inst.instruction = THUMB_OP32 (inst.instruction); |
5f4273c7 | 12254 | encode_thumb2_ldmstm (13, mask, TRUE); |
c19d1205 ZW |
12255 | } |
12256 | else | |
12257 | { | |
12258 | inst.error = _("invalid register list to push/pop instruction"); | |
12259 | return; | |
12260 | } | |
c19d1205 | 12261 | } |
b99bd4ef | 12262 | |
c19d1205 ZW |
12263 | static void |
12264 | do_t_rbit (void) | |
12265 | { | |
fdfde340 JM |
12266 | unsigned Rd, Rm; |
12267 | ||
12268 | Rd = inst.operands[0].reg; | |
12269 | Rm = inst.operands[1].reg; | |
12270 | ||
12271 | reject_bad_reg (Rd); | |
12272 | reject_bad_reg (Rm); | |
12273 | ||
12274 | inst.instruction |= Rd << 8; | |
12275 | inst.instruction |= Rm << 16; | |
12276 | inst.instruction |= Rm; | |
c19d1205 | 12277 | } |
b99bd4ef | 12278 | |
c19d1205 ZW |
12279 | static void |
12280 | do_t_rev (void) | |
12281 | { | |
fdfde340 JM |
12282 | unsigned Rd, Rm; |
12283 | ||
12284 | Rd = inst.operands[0].reg; | |
12285 | Rm = inst.operands[1].reg; | |
12286 | ||
12287 | reject_bad_reg (Rd); | |
12288 | reject_bad_reg (Rm); | |
12289 | ||
12290 | if (Rd <= 7 && Rm <= 7 | |
c19d1205 ZW |
12291 | && inst.size_req != 4) |
12292 | { | |
12293 | inst.instruction = THUMB_OP16 (inst.instruction); | |
fdfde340 JM |
12294 | inst.instruction |= Rd; |
12295 | inst.instruction |= Rm << 3; | |
c19d1205 ZW |
12296 | } |
12297 | else if (unified_syntax) | |
12298 | { | |
12299 | inst.instruction = THUMB_OP32 (inst.instruction); | |
fdfde340 JM |
12300 | inst.instruction |= Rd << 8; |
12301 | inst.instruction |= Rm << 16; | |
12302 | inst.instruction |= Rm; | |
c19d1205 ZW |
12303 | } |
12304 | else | |
12305 | inst.error = BAD_HIREG; | |
12306 | } | |
b99bd4ef | 12307 | |
1c444d06 JM |
12308 | static void |
12309 | do_t_rrx (void) | |
12310 | { | |
12311 | unsigned Rd, Rm; | |
12312 | ||
12313 | Rd = inst.operands[0].reg; | |
12314 | Rm = inst.operands[1].reg; | |
12315 | ||
fdfde340 JM |
12316 | reject_bad_reg (Rd); |
12317 | reject_bad_reg (Rm); | |
c921be7d | 12318 | |
1c444d06 JM |
12319 | inst.instruction |= Rd << 8; |
12320 | inst.instruction |= Rm; | |
12321 | } | |
12322 | ||
c19d1205 ZW |
12323 | static void |
12324 | do_t_rsb (void) | |
12325 | { | |
fdfde340 | 12326 | unsigned Rd, Rs; |
b99bd4ef | 12327 | |
c19d1205 ZW |
12328 | Rd = inst.operands[0].reg; |
12329 | Rs = (inst.operands[1].present | |
12330 | ? inst.operands[1].reg /* Rd, Rs, foo */ | |
12331 | : inst.operands[0].reg); /* Rd, foo -> Rd, Rd, foo */ | |
b99bd4ef | 12332 | |
fdfde340 JM |
12333 | reject_bad_reg (Rd); |
12334 | reject_bad_reg (Rs); | |
12335 | if (inst.operands[2].isreg) | |
12336 | reject_bad_reg (inst.operands[2].reg); | |
12337 | ||
c19d1205 ZW |
12338 | inst.instruction |= Rd << 8; |
12339 | inst.instruction |= Rs << 16; | |
12340 | if (!inst.operands[2].isreg) | |
12341 | { | |
026d3abb PB |
12342 | bfd_boolean narrow; |
12343 | ||
12344 | if ((inst.instruction & 0x00100000) != 0) | |
e07e6e58 | 12345 | narrow = !in_it_block (); |
026d3abb | 12346 | else |
e07e6e58 | 12347 | narrow = in_it_block (); |
026d3abb PB |
12348 | |
12349 | if (Rd > 7 || Rs > 7) | |
12350 | narrow = FALSE; | |
12351 | ||
12352 | if (inst.size_req == 4 || !unified_syntax) | |
12353 | narrow = FALSE; | |
12354 | ||
12355 | if (inst.reloc.exp.X_op != O_constant | |
12356 | || inst.reloc.exp.X_add_number != 0) | |
12357 | narrow = FALSE; | |
12358 | ||
12359 | /* Turn rsb #0 into 16-bit neg. We should probably do this via | |
477330fc | 12360 | relaxation, but it doesn't seem worth the hassle. */ |
026d3abb PB |
12361 | if (narrow) |
12362 | { | |
12363 | inst.reloc.type = BFD_RELOC_UNUSED; | |
12364 | inst.instruction = THUMB_OP16 (T_MNEM_negs); | |
12365 | inst.instruction |= Rs << 3; | |
12366 | inst.instruction |= Rd; | |
12367 | } | |
12368 | else | |
12369 | { | |
12370 | inst.instruction = (inst.instruction & 0xe1ffffff) | 0x10000000; | |
12371 | inst.reloc.type = BFD_RELOC_ARM_T32_IMMEDIATE; | |
12372 | } | |
c19d1205 ZW |
12373 | } |
12374 | else | |
12375 | encode_thumb32_shifted_operand (2); | |
12376 | } | |
b99bd4ef | 12377 | |
c19d1205 ZW |
12378 | static void |
12379 | do_t_setend (void) | |
12380 | { | |
12e37cbc MGD |
12381 | if (warn_on_deprecated |
12382 | && ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v8)) | |
5c3696f8 | 12383 | as_tsktsk (_("setend use is deprecated for ARMv8")); |
12e37cbc | 12384 | |
e07e6e58 | 12385 | set_it_insn_type (OUTSIDE_IT_INSN); |
c19d1205 ZW |
12386 | if (inst.operands[0].imm) |
12387 | inst.instruction |= 0x8; | |
12388 | } | |
b99bd4ef | 12389 | |
c19d1205 ZW |
12390 | static void |
12391 | do_t_shift (void) | |
12392 | { | |
12393 | if (!inst.operands[1].present) | |
12394 | inst.operands[1].reg = inst.operands[0].reg; | |
12395 | ||
12396 | if (unified_syntax) | |
12397 | { | |
3d388997 PB |
12398 | bfd_boolean narrow; |
12399 | int shift_kind; | |
12400 | ||
12401 | switch (inst.instruction) | |
12402 | { | |
12403 | case T_MNEM_asr: | |
12404 | case T_MNEM_asrs: shift_kind = SHIFT_ASR; break; | |
12405 | case T_MNEM_lsl: | |
12406 | case T_MNEM_lsls: shift_kind = SHIFT_LSL; break; | |
12407 | case T_MNEM_lsr: | |
12408 | case T_MNEM_lsrs: shift_kind = SHIFT_LSR; break; | |
12409 | case T_MNEM_ror: | |
12410 | case T_MNEM_rors: shift_kind = SHIFT_ROR; break; | |
12411 | default: abort (); | |
12412 | } | |
12413 | ||
12414 | if (THUMB_SETS_FLAGS (inst.instruction)) | |
e07e6e58 | 12415 | narrow = !in_it_block (); |
3d388997 | 12416 | else |
e07e6e58 | 12417 | narrow = in_it_block (); |
3d388997 PB |
12418 | if (inst.operands[0].reg > 7 || inst.operands[1].reg > 7) |
12419 | narrow = FALSE; | |
12420 | if (!inst.operands[2].isreg && shift_kind == SHIFT_ROR) | |
12421 | narrow = FALSE; | |
12422 | if (inst.operands[2].isreg | |
12423 | && (inst.operands[1].reg != inst.operands[0].reg | |
12424 | || inst.operands[2].reg > 7)) | |
12425 | narrow = FALSE; | |
12426 | if (inst.size_req == 4) | |
12427 | narrow = FALSE; | |
12428 | ||
fdfde340 JM |
12429 | reject_bad_reg (inst.operands[0].reg); |
12430 | reject_bad_reg (inst.operands[1].reg); | |
c921be7d | 12431 | |
3d388997 | 12432 | if (!narrow) |
c19d1205 ZW |
12433 | { |
12434 | if (inst.operands[2].isreg) | |
b99bd4ef | 12435 | { |
fdfde340 | 12436 | reject_bad_reg (inst.operands[2].reg); |
c19d1205 ZW |
12437 | inst.instruction = THUMB_OP32 (inst.instruction); |
12438 | inst.instruction |= inst.operands[0].reg << 8; | |
12439 | inst.instruction |= inst.operands[1].reg << 16; | |
12440 | inst.instruction |= inst.operands[2].reg; | |
94342ec3 NC |
12441 | |
12442 | /* PR 12854: Error on extraneous shifts. */ | |
12443 | constraint (inst.operands[2].shifted, | |
12444 | _("extraneous shift as part of operand to shift insn")); | |
c19d1205 ZW |
12445 | } |
12446 | else | |
12447 | { | |
12448 | inst.operands[1].shifted = 1; | |
3d388997 | 12449 | inst.operands[1].shift_kind = shift_kind; |
c19d1205 ZW |
12450 | inst.instruction = THUMB_OP32 (THUMB_SETS_FLAGS (inst.instruction) |
12451 | ? T_MNEM_movs : T_MNEM_mov); | |
12452 | inst.instruction |= inst.operands[0].reg << 8; | |
12453 | encode_thumb32_shifted_operand (1); | |
12454 | /* Prevent the incorrect generation of an ARM_IMMEDIATE fixup. */ | |
12455 | inst.reloc.type = BFD_RELOC_UNUSED; | |
b99bd4ef NC |
12456 | } |
12457 | } | |
12458 | else | |
12459 | { | |
c19d1205 | 12460 | if (inst.operands[2].isreg) |
b99bd4ef | 12461 | { |
3d388997 | 12462 | switch (shift_kind) |
b99bd4ef | 12463 | { |
3d388997 PB |
12464 | case SHIFT_ASR: inst.instruction = T_OPCODE_ASR_R; break; |
12465 | case SHIFT_LSL: inst.instruction = T_OPCODE_LSL_R; break; | |
12466 | case SHIFT_LSR: inst.instruction = T_OPCODE_LSR_R; break; | |
12467 | case SHIFT_ROR: inst.instruction = T_OPCODE_ROR_R; break; | |
c19d1205 | 12468 | default: abort (); |
b99bd4ef | 12469 | } |
5f4273c7 | 12470 | |
c19d1205 ZW |
12471 | inst.instruction |= inst.operands[0].reg; |
12472 | inst.instruction |= inst.operands[2].reg << 3; | |
af199b06 NC |
12473 | |
12474 | /* PR 12854: Error on extraneous shifts. */ | |
12475 | constraint (inst.operands[2].shifted, | |
12476 | _("extraneous shift as part of operand to shift insn")); | |
b99bd4ef NC |
12477 | } |
12478 | else | |
12479 | { | |
3d388997 | 12480 | switch (shift_kind) |
b99bd4ef | 12481 | { |
3d388997 PB |
12482 | case SHIFT_ASR: inst.instruction = T_OPCODE_ASR_I; break; |
12483 | case SHIFT_LSL: inst.instruction = T_OPCODE_LSL_I; break; | |
12484 | case SHIFT_LSR: inst.instruction = T_OPCODE_LSR_I; break; | |
c19d1205 | 12485 | default: abort (); |
b99bd4ef | 12486 | } |
c19d1205 ZW |
12487 | inst.reloc.type = BFD_RELOC_ARM_THUMB_SHIFT; |
12488 | inst.instruction |= inst.operands[0].reg; | |
12489 | inst.instruction |= inst.operands[1].reg << 3; | |
b99bd4ef NC |
12490 | } |
12491 | } | |
c19d1205 ZW |
12492 | } |
12493 | else | |
12494 | { | |
12495 | constraint (inst.operands[0].reg > 7 | |
12496 | || inst.operands[1].reg > 7, BAD_HIREG); | |
12497 | constraint (THUMB_SETS_FLAGS (inst.instruction), BAD_THUMB32); | |
b99bd4ef | 12498 | |
c19d1205 ZW |
12499 | if (inst.operands[2].isreg) /* Rd, {Rs,} Rn */ |
12500 | { | |
12501 | constraint (inst.operands[2].reg > 7, BAD_HIREG); | |
12502 | constraint (inst.operands[0].reg != inst.operands[1].reg, | |
12503 | _("source1 and dest must be same register")); | |
b99bd4ef | 12504 | |
c19d1205 ZW |
12505 | switch (inst.instruction) |
12506 | { | |
12507 | case T_MNEM_asr: inst.instruction = T_OPCODE_ASR_R; break; | |
12508 | case T_MNEM_lsl: inst.instruction = T_OPCODE_LSL_R; break; | |
12509 | case T_MNEM_lsr: inst.instruction = T_OPCODE_LSR_R; break; | |
12510 | case T_MNEM_ror: inst.instruction = T_OPCODE_ROR_R; break; | |
12511 | default: abort (); | |
12512 | } | |
5f4273c7 | 12513 | |
c19d1205 ZW |
12514 | inst.instruction |= inst.operands[0].reg; |
12515 | inst.instruction |= inst.operands[2].reg << 3; | |
af199b06 NC |
12516 | |
12517 | /* PR 12854: Error on extraneous shifts. */ | |
12518 | constraint (inst.operands[2].shifted, | |
12519 | _("extraneous shift as part of operand to shift insn")); | |
c19d1205 ZW |
12520 | } |
12521 | else | |
b99bd4ef | 12522 | { |
c19d1205 ZW |
12523 | switch (inst.instruction) |
12524 | { | |
12525 | case T_MNEM_asr: inst.instruction = T_OPCODE_ASR_I; break; | |
12526 | case T_MNEM_lsl: inst.instruction = T_OPCODE_LSL_I; break; | |
12527 | case T_MNEM_lsr: inst.instruction = T_OPCODE_LSR_I; break; | |
12528 | case T_MNEM_ror: inst.error = _("ror #imm not supported"); return; | |
12529 | default: abort (); | |
12530 | } | |
12531 | inst.reloc.type = BFD_RELOC_ARM_THUMB_SHIFT; | |
12532 | inst.instruction |= inst.operands[0].reg; | |
12533 | inst.instruction |= inst.operands[1].reg << 3; | |
b99bd4ef NC |
12534 | } |
12535 | } | |
b99bd4ef NC |
12536 | } |
12537 | ||
12538 | static void | |
c19d1205 | 12539 | do_t_simd (void) |
b99bd4ef | 12540 | { |
fdfde340 JM |
12541 | unsigned Rd, Rn, Rm; |
12542 | ||
12543 | Rd = inst.operands[0].reg; | |
12544 | Rn = inst.operands[1].reg; | |
12545 | Rm = inst.operands[2].reg; | |
12546 | ||
12547 | reject_bad_reg (Rd); | |
12548 | reject_bad_reg (Rn); | |
12549 | reject_bad_reg (Rm); | |
12550 | ||
12551 | inst.instruction |= Rd << 8; | |
12552 | inst.instruction |= Rn << 16; | |
12553 | inst.instruction |= Rm; | |
c19d1205 | 12554 | } |
b99bd4ef | 12555 | |
03ee1b7f NC |
12556 | static void |
12557 | do_t_simd2 (void) | |
12558 | { | |
12559 | unsigned Rd, Rn, Rm; | |
12560 | ||
12561 | Rd = inst.operands[0].reg; | |
12562 | Rm = inst.operands[1].reg; | |
12563 | Rn = inst.operands[2].reg; | |
12564 | ||
12565 | reject_bad_reg (Rd); | |
12566 | reject_bad_reg (Rn); | |
12567 | reject_bad_reg (Rm); | |
12568 | ||
12569 | inst.instruction |= Rd << 8; | |
12570 | inst.instruction |= Rn << 16; | |
12571 | inst.instruction |= Rm; | |
12572 | } | |
12573 | ||
c19d1205 | 12574 | static void |
3eb17e6b | 12575 | do_t_smc (void) |
c19d1205 ZW |
12576 | { |
12577 | unsigned int value = inst.reloc.exp.X_add_number; | |
f4c65163 MGD |
12578 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v7a), |
12579 | _("SMC is not permitted on this architecture")); | |
c19d1205 ZW |
12580 | constraint (inst.reloc.exp.X_op != O_constant, |
12581 | _("expression too complex")); | |
12582 | inst.reloc.type = BFD_RELOC_UNUSED; | |
12583 | inst.instruction |= (value & 0xf000) >> 12; | |
12584 | inst.instruction |= (value & 0x0ff0); | |
12585 | inst.instruction |= (value & 0x000f) << 16; | |
24382199 NC |
12586 | /* PR gas/15623: SMC instructions must be last in an IT block. */ |
12587 | set_it_insn_type_last (); | |
c19d1205 | 12588 | } |
b99bd4ef | 12589 | |
90ec0d68 MGD |
12590 | static void |
12591 | do_t_hvc (void) | |
12592 | { | |
12593 | unsigned int value = inst.reloc.exp.X_add_number; | |
12594 | ||
12595 | inst.reloc.type = BFD_RELOC_UNUSED; | |
12596 | inst.instruction |= (value & 0x0fff); | |
12597 | inst.instruction |= (value & 0xf000) << 4; | |
12598 | } | |
12599 | ||
c19d1205 | 12600 | static void |
3a21c15a | 12601 | do_t_ssat_usat (int bias) |
c19d1205 | 12602 | { |
fdfde340 JM |
12603 | unsigned Rd, Rn; |
12604 | ||
12605 | Rd = inst.operands[0].reg; | |
12606 | Rn = inst.operands[2].reg; | |
12607 | ||
12608 | reject_bad_reg (Rd); | |
12609 | reject_bad_reg (Rn); | |
12610 | ||
12611 | inst.instruction |= Rd << 8; | |
3a21c15a | 12612 | inst.instruction |= inst.operands[1].imm - bias; |
fdfde340 | 12613 | inst.instruction |= Rn << 16; |
b99bd4ef | 12614 | |
c19d1205 | 12615 | if (inst.operands[3].present) |
b99bd4ef | 12616 | { |
3a21c15a NC |
12617 | offsetT shift_amount = inst.reloc.exp.X_add_number; |
12618 | ||
12619 | inst.reloc.type = BFD_RELOC_UNUSED; | |
12620 | ||
c19d1205 ZW |
12621 | constraint (inst.reloc.exp.X_op != O_constant, |
12622 | _("expression too complex")); | |
b99bd4ef | 12623 | |
3a21c15a | 12624 | if (shift_amount != 0) |
6189168b | 12625 | { |
3a21c15a NC |
12626 | constraint (shift_amount > 31, |
12627 | _("shift expression is too large")); | |
12628 | ||
c19d1205 | 12629 | if (inst.operands[3].shift_kind == SHIFT_ASR) |
3a21c15a NC |
12630 | inst.instruction |= 0x00200000; /* sh bit. */ |
12631 | ||
12632 | inst.instruction |= (shift_amount & 0x1c) << 10; | |
12633 | inst.instruction |= (shift_amount & 0x03) << 6; | |
6189168b NC |
12634 | } |
12635 | } | |
b99bd4ef | 12636 | } |
c921be7d | 12637 | |
3a21c15a NC |
12638 | static void |
12639 | do_t_ssat (void) | |
12640 | { | |
12641 | do_t_ssat_usat (1); | |
12642 | } | |
b99bd4ef | 12643 | |
0dd132b6 | 12644 | static void |
c19d1205 | 12645 | do_t_ssat16 (void) |
0dd132b6 | 12646 | { |
fdfde340 JM |
12647 | unsigned Rd, Rn; |
12648 | ||
12649 | Rd = inst.operands[0].reg; | |
12650 | Rn = inst.operands[2].reg; | |
12651 | ||
12652 | reject_bad_reg (Rd); | |
12653 | reject_bad_reg (Rn); | |
12654 | ||
12655 | inst.instruction |= Rd << 8; | |
c19d1205 | 12656 | inst.instruction |= inst.operands[1].imm - 1; |
fdfde340 | 12657 | inst.instruction |= Rn << 16; |
c19d1205 | 12658 | } |
0dd132b6 | 12659 | |
c19d1205 ZW |
12660 | static void |
12661 | do_t_strex (void) | |
12662 | { | |
12663 | constraint (!inst.operands[2].isreg || !inst.operands[2].preind | |
12664 | || inst.operands[2].postind || inst.operands[2].writeback | |
12665 | || inst.operands[2].immisreg || inst.operands[2].shifted | |
12666 | || inst.operands[2].negative, | |
01cfc07f | 12667 | BAD_ADDR_MODE); |
0dd132b6 | 12668 | |
5be8be5d DG |
12669 | constraint (inst.operands[2].reg == REG_PC, BAD_PC); |
12670 | ||
c19d1205 ZW |
12671 | inst.instruction |= inst.operands[0].reg << 8; |
12672 | inst.instruction |= inst.operands[1].reg << 12; | |
12673 | inst.instruction |= inst.operands[2].reg << 16; | |
12674 | inst.reloc.type = BFD_RELOC_ARM_T32_OFFSET_U8; | |
0dd132b6 NC |
12675 | } |
12676 | ||
b99bd4ef | 12677 | static void |
c19d1205 | 12678 | do_t_strexd (void) |
b99bd4ef | 12679 | { |
c19d1205 ZW |
12680 | if (!inst.operands[2].present) |
12681 | inst.operands[2].reg = inst.operands[1].reg + 1; | |
b99bd4ef | 12682 | |
c19d1205 ZW |
12683 | constraint (inst.operands[0].reg == inst.operands[1].reg |
12684 | || inst.operands[0].reg == inst.operands[2].reg | |
f8a8e9d6 | 12685 | || inst.operands[0].reg == inst.operands[3].reg, |
c19d1205 | 12686 | BAD_OVERLAP); |
b99bd4ef | 12687 | |
c19d1205 ZW |
12688 | inst.instruction |= inst.operands[0].reg; |
12689 | inst.instruction |= inst.operands[1].reg << 12; | |
12690 | inst.instruction |= inst.operands[2].reg << 8; | |
12691 | inst.instruction |= inst.operands[3].reg << 16; | |
b99bd4ef NC |
12692 | } |
12693 | ||
12694 | static void | |
c19d1205 | 12695 | do_t_sxtah (void) |
b99bd4ef | 12696 | { |
fdfde340 JM |
12697 | unsigned Rd, Rn, Rm; |
12698 | ||
12699 | Rd = inst.operands[0].reg; | |
12700 | Rn = inst.operands[1].reg; | |
12701 | Rm = inst.operands[2].reg; | |
12702 | ||
12703 | reject_bad_reg (Rd); | |
12704 | reject_bad_reg (Rn); | |
12705 | reject_bad_reg (Rm); | |
12706 | ||
12707 | inst.instruction |= Rd << 8; | |
12708 | inst.instruction |= Rn << 16; | |
12709 | inst.instruction |= Rm; | |
c19d1205 ZW |
12710 | inst.instruction |= inst.operands[3].imm << 4; |
12711 | } | |
b99bd4ef | 12712 | |
c19d1205 ZW |
12713 | static void |
12714 | do_t_sxth (void) | |
12715 | { | |
fdfde340 JM |
12716 | unsigned Rd, Rm; |
12717 | ||
12718 | Rd = inst.operands[0].reg; | |
12719 | Rm = inst.operands[1].reg; | |
12720 | ||
12721 | reject_bad_reg (Rd); | |
12722 | reject_bad_reg (Rm); | |
c921be7d NC |
12723 | |
12724 | if (inst.instruction <= 0xffff | |
12725 | && inst.size_req != 4 | |
fdfde340 | 12726 | && Rd <= 7 && Rm <= 7 |
c19d1205 | 12727 | && (!inst.operands[2].present || inst.operands[2].imm == 0)) |
b99bd4ef | 12728 | { |
c19d1205 | 12729 | inst.instruction = THUMB_OP16 (inst.instruction); |
fdfde340 JM |
12730 | inst.instruction |= Rd; |
12731 | inst.instruction |= Rm << 3; | |
b99bd4ef | 12732 | } |
c19d1205 | 12733 | else if (unified_syntax) |
b99bd4ef | 12734 | { |
c19d1205 ZW |
12735 | if (inst.instruction <= 0xffff) |
12736 | inst.instruction = THUMB_OP32 (inst.instruction); | |
fdfde340 JM |
12737 | inst.instruction |= Rd << 8; |
12738 | inst.instruction |= Rm; | |
c19d1205 | 12739 | inst.instruction |= inst.operands[2].imm << 4; |
b99bd4ef | 12740 | } |
c19d1205 | 12741 | else |
b99bd4ef | 12742 | { |
c19d1205 ZW |
12743 | constraint (inst.operands[2].present && inst.operands[2].imm != 0, |
12744 | _("Thumb encoding does not support rotation")); | |
12745 | constraint (1, BAD_HIREG); | |
b99bd4ef | 12746 | } |
c19d1205 | 12747 | } |
b99bd4ef | 12748 | |
c19d1205 ZW |
12749 | static void |
12750 | do_t_swi (void) | |
12751 | { | |
b2a5fbdc MGD |
12752 | /* We have to do the following check manually as ARM_EXT_OS only applies |
12753 | to ARM_EXT_V6M. */ | |
12754 | if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v6m)) | |
12755 | { | |
ac7f631b NC |
12756 | if (!ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_os) |
12757 | /* This only applies to the v6m howver, not later architectures. */ | |
12758 | && ! ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v7)) | |
b2a5fbdc MGD |
12759 | as_bad (_("SVC is not permitted on this architecture")); |
12760 | ARM_MERGE_FEATURE_SETS (thumb_arch_used, thumb_arch_used, arm_ext_os); | |
12761 | } | |
12762 | ||
c19d1205 ZW |
12763 | inst.reloc.type = BFD_RELOC_ARM_SWI; |
12764 | } | |
b99bd4ef | 12765 | |
92e90b6e PB |
12766 | static void |
12767 | do_t_tb (void) | |
12768 | { | |
fdfde340 | 12769 | unsigned Rn, Rm; |
92e90b6e PB |
12770 | int half; |
12771 | ||
12772 | half = (inst.instruction & 0x10) != 0; | |
e07e6e58 | 12773 | set_it_insn_type_last (); |
dfa9f0d5 PB |
12774 | constraint (inst.operands[0].immisreg, |
12775 | _("instruction requires register index")); | |
fdfde340 JM |
12776 | |
12777 | Rn = inst.operands[0].reg; | |
12778 | Rm = inst.operands[0].imm; | |
c921be7d | 12779 | |
fdfde340 JM |
12780 | constraint (Rn == REG_SP, BAD_SP); |
12781 | reject_bad_reg (Rm); | |
12782 | ||
92e90b6e PB |
12783 | constraint (!half && inst.operands[0].shifted, |
12784 | _("instruction does not allow shifted index")); | |
fdfde340 | 12785 | inst.instruction |= (Rn << 16) | Rm; |
92e90b6e PB |
12786 | } |
12787 | ||
74db7efb NC |
12788 | static void |
12789 | do_t_udf (void) | |
12790 | { | |
12791 | if (!inst.operands[0].present) | |
12792 | inst.operands[0].imm = 0; | |
12793 | ||
12794 | if ((unsigned int) inst.operands[0].imm > 255 || inst.size_req == 4) | |
12795 | { | |
12796 | constraint (inst.size_req == 2, | |
12797 | _("immediate value out of range")); | |
12798 | inst.instruction = THUMB_OP32 (inst.instruction); | |
12799 | inst.instruction |= (inst.operands[0].imm & 0xf000u) << 4; | |
12800 | inst.instruction |= (inst.operands[0].imm & 0x0fffu) << 0; | |
12801 | } | |
12802 | else | |
12803 | { | |
12804 | inst.instruction = THUMB_OP16 (inst.instruction); | |
12805 | inst.instruction |= inst.operands[0].imm; | |
12806 | } | |
12807 | ||
12808 | set_it_insn_type (NEUTRAL_IT_INSN); | |
12809 | } | |
12810 | ||
12811 | ||
c19d1205 ZW |
12812 | static void |
12813 | do_t_usat (void) | |
12814 | { | |
3a21c15a | 12815 | do_t_ssat_usat (0); |
b99bd4ef NC |
12816 | } |
12817 | ||
12818 | static void | |
c19d1205 | 12819 | do_t_usat16 (void) |
b99bd4ef | 12820 | { |
fdfde340 JM |
12821 | unsigned Rd, Rn; |
12822 | ||
12823 | Rd = inst.operands[0].reg; | |
12824 | Rn = inst.operands[2].reg; | |
12825 | ||
12826 | reject_bad_reg (Rd); | |
12827 | reject_bad_reg (Rn); | |
12828 | ||
12829 | inst.instruction |= Rd << 8; | |
c19d1205 | 12830 | inst.instruction |= inst.operands[1].imm; |
fdfde340 | 12831 | inst.instruction |= Rn << 16; |
b99bd4ef | 12832 | } |
c19d1205 | 12833 | |
5287ad62 | 12834 | /* Neon instruction encoder helpers. */ |
5f4273c7 | 12835 | |
5287ad62 | 12836 | /* Encodings for the different types for various Neon opcodes. */ |
b99bd4ef | 12837 | |
5287ad62 JB |
12838 | /* An "invalid" code for the following tables. */ |
12839 | #define N_INV -1u | |
12840 | ||
12841 | struct neon_tab_entry | |
b99bd4ef | 12842 | { |
5287ad62 JB |
12843 | unsigned integer; |
12844 | unsigned float_or_poly; | |
12845 | unsigned scalar_or_imm; | |
12846 | }; | |
5f4273c7 | 12847 | |
5287ad62 JB |
12848 | /* Map overloaded Neon opcodes to their respective encodings. */ |
12849 | #define NEON_ENC_TAB \ | |
12850 | X(vabd, 0x0000700, 0x1200d00, N_INV), \ | |
12851 | X(vmax, 0x0000600, 0x0000f00, N_INV), \ | |
12852 | X(vmin, 0x0000610, 0x0200f00, N_INV), \ | |
12853 | X(vpadd, 0x0000b10, 0x1000d00, N_INV), \ | |
12854 | X(vpmax, 0x0000a00, 0x1000f00, N_INV), \ | |
12855 | X(vpmin, 0x0000a10, 0x1200f00, N_INV), \ | |
12856 | X(vadd, 0x0000800, 0x0000d00, N_INV), \ | |
12857 | X(vsub, 0x1000800, 0x0200d00, N_INV), \ | |
12858 | X(vceq, 0x1000810, 0x0000e00, 0x1b10100), \ | |
12859 | X(vcge, 0x0000310, 0x1000e00, 0x1b10080), \ | |
12860 | X(vcgt, 0x0000300, 0x1200e00, 0x1b10000), \ | |
12861 | /* Register variants of the following two instructions are encoded as | |
e07e6e58 | 12862 | vcge / vcgt with the operands reversed. */ \ |
92559b5b PB |
12863 | X(vclt, 0x0000300, 0x1200e00, 0x1b10200), \ |
12864 | X(vcle, 0x0000310, 0x1000e00, 0x1b10180), \ | |
62f3b8c8 PB |
12865 | X(vfma, N_INV, 0x0000c10, N_INV), \ |
12866 | X(vfms, N_INV, 0x0200c10, N_INV), \ | |
5287ad62 JB |
12867 | X(vmla, 0x0000900, 0x0000d10, 0x0800040), \ |
12868 | X(vmls, 0x1000900, 0x0200d10, 0x0800440), \ | |
12869 | X(vmul, 0x0000910, 0x1000d10, 0x0800840), \ | |
12870 | X(vmull, 0x0800c00, 0x0800e00, 0x0800a40), /* polynomial not float. */ \ | |
12871 | X(vmlal, 0x0800800, N_INV, 0x0800240), \ | |
12872 | X(vmlsl, 0x0800a00, N_INV, 0x0800640), \ | |
12873 | X(vqdmlal, 0x0800900, N_INV, 0x0800340), \ | |
12874 | X(vqdmlsl, 0x0800b00, N_INV, 0x0800740), \ | |
12875 | X(vqdmull, 0x0800d00, N_INV, 0x0800b40), \ | |
12876 | X(vqdmulh, 0x0000b00, N_INV, 0x0800c40), \ | |
12877 | X(vqrdmulh, 0x1000b00, N_INV, 0x0800d40), \ | |
12878 | X(vshl, 0x0000400, N_INV, 0x0800510), \ | |
12879 | X(vqshl, 0x0000410, N_INV, 0x0800710), \ | |
12880 | X(vand, 0x0000110, N_INV, 0x0800030), \ | |
12881 | X(vbic, 0x0100110, N_INV, 0x0800030), \ | |
12882 | X(veor, 0x1000110, N_INV, N_INV), \ | |
12883 | X(vorn, 0x0300110, N_INV, 0x0800010), \ | |
12884 | X(vorr, 0x0200110, N_INV, 0x0800010), \ | |
12885 | X(vmvn, 0x1b00580, N_INV, 0x0800030), \ | |
12886 | X(vshll, 0x1b20300, N_INV, 0x0800a10), /* max shift, immediate. */ \ | |
12887 | X(vcvt, 0x1b30600, N_INV, 0x0800e10), /* integer, fixed-point. */ \ | |
12888 | X(vdup, 0xe800b10, N_INV, 0x1b00c00), /* arm, scalar. */ \ | |
12889 | X(vld1, 0x0200000, 0x0a00000, 0x0a00c00), /* interlv, lane, dup. */ \ | |
12890 | X(vst1, 0x0000000, 0x0800000, N_INV), \ | |
12891 | X(vld2, 0x0200100, 0x0a00100, 0x0a00d00), \ | |
12892 | X(vst2, 0x0000100, 0x0800100, N_INV), \ | |
12893 | X(vld3, 0x0200200, 0x0a00200, 0x0a00e00), \ | |
12894 | X(vst3, 0x0000200, 0x0800200, N_INV), \ | |
12895 | X(vld4, 0x0200300, 0x0a00300, 0x0a00f00), \ | |
12896 | X(vst4, 0x0000300, 0x0800300, N_INV), \ | |
12897 | X(vmovn, 0x1b20200, N_INV, N_INV), \ | |
12898 | X(vtrn, 0x1b20080, N_INV, N_INV), \ | |
12899 | X(vqmovn, 0x1b20200, N_INV, N_INV), \ | |
037e8744 JB |
12900 | X(vqmovun, 0x1b20240, N_INV, N_INV), \ |
12901 | X(vnmul, 0xe200a40, 0xe200b40, N_INV), \ | |
e6655fda PB |
12902 | X(vnmla, 0xe100a40, 0xe100b40, N_INV), \ |
12903 | X(vnmls, 0xe100a00, 0xe100b00, N_INV), \ | |
62f3b8c8 PB |
12904 | X(vfnma, 0xe900a40, 0xe900b40, N_INV), \ |
12905 | X(vfnms, 0xe900a00, 0xe900b00, N_INV), \ | |
037e8744 JB |
12906 | X(vcmp, 0xeb40a40, 0xeb40b40, N_INV), \ |
12907 | X(vcmpz, 0xeb50a40, 0xeb50b40, N_INV), \ | |
12908 | X(vcmpe, 0xeb40ac0, 0xeb40bc0, N_INV), \ | |
33399f07 MGD |
12909 | X(vcmpez, 0xeb50ac0, 0xeb50bc0, N_INV), \ |
12910 | X(vseleq, 0xe000a00, N_INV, N_INV), \ | |
12911 | X(vselvs, 0xe100a00, N_INV, N_INV), \ | |
12912 | X(vselge, 0xe200a00, N_INV, N_INV), \ | |
73924fbc MGD |
12913 | X(vselgt, 0xe300a00, N_INV, N_INV), \ |
12914 | X(vmaxnm, 0xe800a00, 0x3000f10, N_INV), \ | |
7e8e6784 | 12915 | X(vminnm, 0xe800a40, 0x3200f10, N_INV), \ |
30bdf752 MGD |
12916 | X(vcvta, 0xebc0a40, 0x3bb0000, N_INV), \ |
12917 | X(vrintr, 0xeb60a40, 0x3ba0400, N_INV), \ | |
91ff7894 | 12918 | X(vrinta, 0xeb80a40, 0x3ba0400, N_INV), \ |
48adcd8e | 12919 | X(aes, 0x3b00300, N_INV, N_INV), \ |
3c9017d2 MGD |
12920 | X(sha3op, 0x2000c00, N_INV, N_INV), \ |
12921 | X(sha1h, 0x3b902c0, N_INV, N_INV), \ | |
12922 | X(sha2op, 0x3ba0380, N_INV, N_INV) | |
5287ad62 JB |
12923 | |
12924 | enum neon_opc | |
12925 | { | |
12926 | #define X(OPC,I,F,S) N_MNEM_##OPC | |
12927 | NEON_ENC_TAB | |
12928 | #undef X | |
12929 | }; | |
b99bd4ef | 12930 | |
5287ad62 JB |
12931 | static const struct neon_tab_entry neon_enc_tab[] = |
12932 | { | |
12933 | #define X(OPC,I,F,S) { (I), (F), (S) } | |
12934 | NEON_ENC_TAB | |
12935 | #undef X | |
12936 | }; | |
b99bd4ef | 12937 | |
88714cb8 DG |
12938 | /* Do not use these macros; instead, use NEON_ENCODE defined below. */ |
12939 | #define NEON_ENC_INTEGER_(X) (neon_enc_tab[(X) & 0x0fffffff].integer) | |
12940 | #define NEON_ENC_ARMREG_(X) (neon_enc_tab[(X) & 0x0fffffff].integer) | |
12941 | #define NEON_ENC_POLY_(X) (neon_enc_tab[(X) & 0x0fffffff].float_or_poly) | |
12942 | #define NEON_ENC_FLOAT_(X) (neon_enc_tab[(X) & 0x0fffffff].float_or_poly) | |
12943 | #define NEON_ENC_SCALAR_(X) (neon_enc_tab[(X) & 0x0fffffff].scalar_or_imm) | |
12944 | #define NEON_ENC_IMMED_(X) (neon_enc_tab[(X) & 0x0fffffff].scalar_or_imm) | |
12945 | #define NEON_ENC_INTERLV_(X) (neon_enc_tab[(X) & 0x0fffffff].integer) | |
12946 | #define NEON_ENC_LANE_(X) (neon_enc_tab[(X) & 0x0fffffff].float_or_poly) | |
12947 | #define NEON_ENC_DUP_(X) (neon_enc_tab[(X) & 0x0fffffff].scalar_or_imm) | |
12948 | #define NEON_ENC_SINGLE_(X) \ | |
037e8744 | 12949 | ((neon_enc_tab[(X) & 0x0fffffff].integer) | ((X) & 0xf0000000)) |
88714cb8 | 12950 | #define NEON_ENC_DOUBLE_(X) \ |
037e8744 | 12951 | ((neon_enc_tab[(X) & 0x0fffffff].float_or_poly) | ((X) & 0xf0000000)) |
33399f07 MGD |
12952 | #define NEON_ENC_FPV8_(X) \ |
12953 | ((neon_enc_tab[(X) & 0x0fffffff].integer) | ((X) & 0xf000000)) | |
5287ad62 | 12954 | |
88714cb8 DG |
12955 | #define NEON_ENCODE(type, inst) \ |
12956 | do \ | |
12957 | { \ | |
12958 | inst.instruction = NEON_ENC_##type##_ (inst.instruction); \ | |
12959 | inst.is_neon = 1; \ | |
12960 | } \ | |
12961 | while (0) | |
12962 | ||
12963 | #define check_neon_suffixes \ | |
12964 | do \ | |
12965 | { \ | |
12966 | if (!inst.error && inst.vectype.elems > 0 && !inst.is_neon) \ | |
12967 | { \ | |
12968 | as_bad (_("invalid neon suffix for non neon instruction")); \ | |
12969 | return; \ | |
12970 | } \ | |
12971 | } \ | |
12972 | while (0) | |
12973 | ||
037e8744 JB |
12974 | /* Define shapes for instruction operands. The following mnemonic characters |
12975 | are used in this table: | |
5287ad62 | 12976 | |
037e8744 | 12977 | F - VFP S<n> register |
5287ad62 JB |
12978 | D - Neon D<n> register |
12979 | Q - Neon Q<n> register | |
12980 | I - Immediate | |
12981 | S - Scalar | |
12982 | R - ARM register | |
12983 | L - D<n> register list | |
5f4273c7 | 12984 | |
037e8744 JB |
12985 | This table is used to generate various data: |
12986 | - enumerations of the form NS_DDR to be used as arguments to | |
12987 | neon_select_shape. | |
12988 | - a table classifying shapes into single, double, quad, mixed. | |
5f4273c7 | 12989 | - a table used to drive neon_select_shape. */ |
b99bd4ef | 12990 | |
037e8744 JB |
12991 | #define NEON_SHAPE_DEF \ |
12992 | X(3, (D, D, D), DOUBLE), \ | |
12993 | X(3, (Q, Q, Q), QUAD), \ | |
12994 | X(3, (D, D, I), DOUBLE), \ | |
12995 | X(3, (Q, Q, I), QUAD), \ | |
12996 | X(3, (D, D, S), DOUBLE), \ | |
12997 | X(3, (Q, Q, S), QUAD), \ | |
12998 | X(2, (D, D), DOUBLE), \ | |
12999 | X(2, (Q, Q), QUAD), \ | |
13000 | X(2, (D, S), DOUBLE), \ | |
13001 | X(2, (Q, S), QUAD), \ | |
13002 | X(2, (D, R), DOUBLE), \ | |
13003 | X(2, (Q, R), QUAD), \ | |
13004 | X(2, (D, I), DOUBLE), \ | |
13005 | X(2, (Q, I), QUAD), \ | |
13006 | X(3, (D, L, D), DOUBLE), \ | |
13007 | X(2, (D, Q), MIXED), \ | |
13008 | X(2, (Q, D), MIXED), \ | |
13009 | X(3, (D, Q, I), MIXED), \ | |
13010 | X(3, (Q, D, I), MIXED), \ | |
13011 | X(3, (Q, D, D), MIXED), \ | |
13012 | X(3, (D, Q, Q), MIXED), \ | |
13013 | X(3, (Q, Q, D), MIXED), \ | |
13014 | X(3, (Q, D, S), MIXED), \ | |
13015 | X(3, (D, Q, S), MIXED), \ | |
13016 | X(4, (D, D, D, I), DOUBLE), \ | |
13017 | X(4, (Q, Q, Q, I), QUAD), \ | |
13018 | X(2, (F, F), SINGLE), \ | |
13019 | X(3, (F, F, F), SINGLE), \ | |
13020 | X(2, (F, I), SINGLE), \ | |
13021 | X(2, (F, D), MIXED), \ | |
13022 | X(2, (D, F), MIXED), \ | |
13023 | X(3, (F, F, I), MIXED), \ | |
13024 | X(4, (R, R, F, F), SINGLE), \ | |
13025 | X(4, (F, F, R, R), SINGLE), \ | |
13026 | X(3, (D, R, R), DOUBLE), \ | |
13027 | X(3, (R, R, D), DOUBLE), \ | |
13028 | X(2, (S, R), SINGLE), \ | |
13029 | X(2, (R, S), SINGLE), \ | |
13030 | X(2, (F, R), SINGLE), \ | |
13031 | X(2, (R, F), SINGLE) | |
13032 | ||
13033 | #define S2(A,B) NS_##A##B | |
13034 | #define S3(A,B,C) NS_##A##B##C | |
13035 | #define S4(A,B,C,D) NS_##A##B##C##D | |
13036 | ||
13037 | #define X(N, L, C) S##N L | |
13038 | ||
5287ad62 JB |
13039 | enum neon_shape |
13040 | { | |
037e8744 JB |
13041 | NEON_SHAPE_DEF, |
13042 | NS_NULL | |
5287ad62 | 13043 | }; |
b99bd4ef | 13044 | |
037e8744 JB |
13045 | #undef X |
13046 | #undef S2 | |
13047 | #undef S3 | |
13048 | #undef S4 | |
13049 | ||
13050 | enum neon_shape_class | |
13051 | { | |
13052 | SC_SINGLE, | |
13053 | SC_DOUBLE, | |
13054 | SC_QUAD, | |
13055 | SC_MIXED | |
13056 | }; | |
13057 | ||
13058 | #define X(N, L, C) SC_##C | |
13059 | ||
13060 | static enum neon_shape_class neon_shape_class[] = | |
13061 | { | |
13062 | NEON_SHAPE_DEF | |
13063 | }; | |
13064 | ||
13065 | #undef X | |
13066 | ||
13067 | enum neon_shape_el | |
13068 | { | |
13069 | SE_F, | |
13070 | SE_D, | |
13071 | SE_Q, | |
13072 | SE_I, | |
13073 | SE_S, | |
13074 | SE_R, | |
13075 | SE_L | |
13076 | }; | |
13077 | ||
13078 | /* Register widths of above. */ | |
13079 | static unsigned neon_shape_el_size[] = | |
13080 | { | |
13081 | 32, | |
13082 | 64, | |
13083 | 128, | |
13084 | 0, | |
13085 | 32, | |
13086 | 32, | |
13087 | 0 | |
13088 | }; | |
13089 | ||
13090 | struct neon_shape_info | |
13091 | { | |
13092 | unsigned els; | |
13093 | enum neon_shape_el el[NEON_MAX_TYPE_ELS]; | |
13094 | }; | |
13095 | ||
13096 | #define S2(A,B) { SE_##A, SE_##B } | |
13097 | #define S3(A,B,C) { SE_##A, SE_##B, SE_##C } | |
13098 | #define S4(A,B,C,D) { SE_##A, SE_##B, SE_##C, SE_##D } | |
13099 | ||
13100 | #define X(N, L, C) { N, S##N L } | |
13101 | ||
13102 | static struct neon_shape_info neon_shape_tab[] = | |
13103 | { | |
13104 | NEON_SHAPE_DEF | |
13105 | }; | |
13106 | ||
13107 | #undef X | |
13108 | #undef S2 | |
13109 | #undef S3 | |
13110 | #undef S4 | |
13111 | ||
5287ad62 JB |
13112 | /* Bit masks used in type checking given instructions. |
13113 | 'N_EQK' means the type must be the same as (or based on in some way) the key | |
13114 | type, which itself is marked with the 'N_KEY' bit. If the 'N_EQK' bit is | |
13115 | set, various other bits can be set as well in order to modify the meaning of | |
13116 | the type constraint. */ | |
13117 | ||
13118 | enum neon_type_mask | |
13119 | { | |
8e79c3df CM |
13120 | N_S8 = 0x0000001, |
13121 | N_S16 = 0x0000002, | |
13122 | N_S32 = 0x0000004, | |
13123 | N_S64 = 0x0000008, | |
13124 | N_U8 = 0x0000010, | |
13125 | N_U16 = 0x0000020, | |
13126 | N_U32 = 0x0000040, | |
13127 | N_U64 = 0x0000080, | |
13128 | N_I8 = 0x0000100, | |
13129 | N_I16 = 0x0000200, | |
13130 | N_I32 = 0x0000400, | |
13131 | N_I64 = 0x0000800, | |
13132 | N_8 = 0x0001000, | |
13133 | N_16 = 0x0002000, | |
13134 | N_32 = 0x0004000, | |
13135 | N_64 = 0x0008000, | |
13136 | N_P8 = 0x0010000, | |
13137 | N_P16 = 0x0020000, | |
13138 | N_F16 = 0x0040000, | |
13139 | N_F32 = 0x0080000, | |
13140 | N_F64 = 0x0100000, | |
4f51b4bd | 13141 | N_P64 = 0x0200000, |
c921be7d NC |
13142 | N_KEY = 0x1000000, /* Key element (main type specifier). */ |
13143 | N_EQK = 0x2000000, /* Given operand has the same type & size as the key. */ | |
8e79c3df | 13144 | N_VFP = 0x4000000, /* VFP mode: operand size must match register width. */ |
91ff7894 | 13145 | N_UNT = 0x8000000, /* Must be explicitly untyped. */ |
c921be7d NC |
13146 | N_DBL = 0x0000001, /* If N_EQK, this operand is twice the size. */ |
13147 | N_HLF = 0x0000002, /* If N_EQK, this operand is half the size. */ | |
13148 | N_SGN = 0x0000004, /* If N_EQK, this operand is forced to be signed. */ | |
13149 | N_UNS = 0x0000008, /* If N_EQK, this operand is forced to be unsigned. */ | |
13150 | N_INT = 0x0000010, /* If N_EQK, this operand is forced to be integer. */ | |
13151 | N_FLT = 0x0000020, /* If N_EQK, this operand is forced to be float. */ | |
13152 | N_SIZ = 0x0000040, /* If N_EQK, this operand is forced to be size-only. */ | |
5287ad62 | 13153 | N_UTYP = 0, |
4f51b4bd | 13154 | N_MAX_NONSPECIAL = N_P64 |
5287ad62 JB |
13155 | }; |
13156 | ||
dcbf9037 JB |
13157 | #define N_ALLMODS (N_DBL | N_HLF | N_SGN | N_UNS | N_INT | N_FLT | N_SIZ) |
13158 | ||
5287ad62 JB |
13159 | #define N_SU_ALL (N_S8 | N_S16 | N_S32 | N_S64 | N_U8 | N_U16 | N_U32 | N_U64) |
13160 | #define N_SU_32 (N_S8 | N_S16 | N_S32 | N_U8 | N_U16 | N_U32) | |
13161 | #define N_SU_16_64 (N_S16 | N_S32 | N_S64 | N_U16 | N_U32 | N_U64) | |
13162 | #define N_SUF_32 (N_SU_32 | N_F32) | |
13163 | #define N_I_ALL (N_I8 | N_I16 | N_I32 | N_I64) | |
13164 | #define N_IF_32 (N_I8 | N_I16 | N_I32 | N_F32) | |
13165 | ||
13166 | /* Pass this as the first type argument to neon_check_type to ignore types | |
13167 | altogether. */ | |
13168 | #define N_IGNORE_TYPE (N_KEY | N_EQK) | |
13169 | ||
037e8744 JB |
13170 | /* Select a "shape" for the current instruction (describing register types or |
13171 | sizes) from a list of alternatives. Return NS_NULL if the current instruction | |
13172 | doesn't fit. For non-polymorphic shapes, checking is usually done as a | |
13173 | function of operand parsing, so this function doesn't need to be called. | |
13174 | Shapes should be listed in order of decreasing length. */ | |
5287ad62 JB |
13175 | |
13176 | static enum neon_shape | |
037e8744 | 13177 | neon_select_shape (enum neon_shape shape, ...) |
5287ad62 | 13178 | { |
037e8744 JB |
13179 | va_list ap; |
13180 | enum neon_shape first_shape = shape; | |
5287ad62 JB |
13181 | |
13182 | /* Fix missing optional operands. FIXME: we don't know at this point how | |
13183 | many arguments we should have, so this makes the assumption that we have | |
13184 | > 1. This is true of all current Neon opcodes, I think, but may not be | |
13185 | true in the future. */ | |
13186 | if (!inst.operands[1].present) | |
13187 | inst.operands[1] = inst.operands[0]; | |
13188 | ||
037e8744 | 13189 | va_start (ap, shape); |
5f4273c7 | 13190 | |
21d799b5 | 13191 | for (; shape != NS_NULL; shape = (enum neon_shape) va_arg (ap, int)) |
037e8744 JB |
13192 | { |
13193 | unsigned j; | |
13194 | int matches = 1; | |
13195 | ||
13196 | for (j = 0; j < neon_shape_tab[shape].els; j++) | |
477330fc RM |
13197 | { |
13198 | if (!inst.operands[j].present) | |
13199 | { | |
13200 | matches = 0; | |
13201 | break; | |
13202 | } | |
13203 | ||
13204 | switch (neon_shape_tab[shape].el[j]) | |
13205 | { | |
13206 | case SE_F: | |
13207 | if (!(inst.operands[j].isreg | |
13208 | && inst.operands[j].isvec | |
13209 | && inst.operands[j].issingle | |
13210 | && !inst.operands[j].isquad)) | |
13211 | matches = 0; | |
13212 | break; | |
13213 | ||
13214 | case SE_D: | |
13215 | if (!(inst.operands[j].isreg | |
13216 | && inst.operands[j].isvec | |
13217 | && !inst.operands[j].isquad | |
13218 | && !inst.operands[j].issingle)) | |
13219 | matches = 0; | |
13220 | break; | |
13221 | ||
13222 | case SE_R: | |
13223 | if (!(inst.operands[j].isreg | |
13224 | && !inst.operands[j].isvec)) | |
13225 | matches = 0; | |
13226 | break; | |
13227 | ||
13228 | case SE_Q: | |
13229 | if (!(inst.operands[j].isreg | |
13230 | && inst.operands[j].isvec | |
13231 | && inst.operands[j].isquad | |
13232 | && !inst.operands[j].issingle)) | |
13233 | matches = 0; | |
13234 | break; | |
13235 | ||
13236 | case SE_I: | |
13237 | if (!(!inst.operands[j].isreg | |
13238 | && !inst.operands[j].isscalar)) | |
13239 | matches = 0; | |
13240 | break; | |
13241 | ||
13242 | case SE_S: | |
13243 | if (!(!inst.operands[j].isreg | |
13244 | && inst.operands[j].isscalar)) | |
13245 | matches = 0; | |
13246 | break; | |
13247 | ||
13248 | case SE_L: | |
13249 | break; | |
13250 | } | |
3fde54a2 JZ |
13251 | if (!matches) |
13252 | break; | |
477330fc | 13253 | } |
ad6cec43 MGD |
13254 | if (matches && (j >= ARM_IT_MAX_OPERANDS || !inst.operands[j].present)) |
13255 | /* We've matched all the entries in the shape table, and we don't | |
13256 | have any left over operands which have not been matched. */ | |
477330fc | 13257 | break; |
037e8744 | 13258 | } |
5f4273c7 | 13259 | |
037e8744 | 13260 | va_end (ap); |
5287ad62 | 13261 | |
037e8744 JB |
13262 | if (shape == NS_NULL && first_shape != NS_NULL) |
13263 | first_error (_("invalid instruction shape")); | |
5287ad62 | 13264 | |
037e8744 JB |
13265 | return shape; |
13266 | } | |
5287ad62 | 13267 | |
037e8744 JB |
13268 | /* True if SHAPE is predominantly a quadword operation (most of the time, this |
13269 | means the Q bit should be set). */ | |
13270 | ||
13271 | static int | |
13272 | neon_quad (enum neon_shape shape) | |
13273 | { | |
13274 | return neon_shape_class[shape] == SC_QUAD; | |
5287ad62 | 13275 | } |
037e8744 | 13276 | |
5287ad62 JB |
13277 | static void |
13278 | neon_modify_type_size (unsigned typebits, enum neon_el_type *g_type, | |
477330fc | 13279 | unsigned *g_size) |
5287ad62 JB |
13280 | { |
13281 | /* Allow modification to be made to types which are constrained to be | |
13282 | based on the key element, based on bits set alongside N_EQK. */ | |
13283 | if ((typebits & N_EQK) != 0) | |
13284 | { | |
13285 | if ((typebits & N_HLF) != 0) | |
13286 | *g_size /= 2; | |
13287 | else if ((typebits & N_DBL) != 0) | |
13288 | *g_size *= 2; | |
13289 | if ((typebits & N_SGN) != 0) | |
13290 | *g_type = NT_signed; | |
13291 | else if ((typebits & N_UNS) != 0) | |
477330fc | 13292 | *g_type = NT_unsigned; |
5287ad62 | 13293 | else if ((typebits & N_INT) != 0) |
477330fc | 13294 | *g_type = NT_integer; |
5287ad62 | 13295 | else if ((typebits & N_FLT) != 0) |
477330fc | 13296 | *g_type = NT_float; |
dcbf9037 | 13297 | else if ((typebits & N_SIZ) != 0) |
477330fc | 13298 | *g_type = NT_untyped; |
5287ad62 JB |
13299 | } |
13300 | } | |
5f4273c7 | 13301 | |
5287ad62 JB |
13302 | /* Return operand OPNO promoted by bits set in THISARG. KEY should be the "key" |
13303 | operand type, i.e. the single type specified in a Neon instruction when it | |
13304 | is the only one given. */ | |
13305 | ||
13306 | static struct neon_type_el | |
13307 | neon_type_promote (struct neon_type_el *key, unsigned thisarg) | |
13308 | { | |
13309 | struct neon_type_el dest = *key; | |
5f4273c7 | 13310 | |
9c2799c2 | 13311 | gas_assert ((thisarg & N_EQK) != 0); |
5f4273c7 | 13312 | |
5287ad62 JB |
13313 | neon_modify_type_size (thisarg, &dest.type, &dest.size); |
13314 | ||
13315 | return dest; | |
13316 | } | |
13317 | ||
13318 | /* Convert Neon type and size into compact bitmask representation. */ | |
13319 | ||
13320 | static enum neon_type_mask | |
13321 | type_chk_of_el_type (enum neon_el_type type, unsigned size) | |
13322 | { | |
13323 | switch (type) | |
13324 | { | |
13325 | case NT_untyped: | |
13326 | switch (size) | |
477330fc RM |
13327 | { |
13328 | case 8: return N_8; | |
13329 | case 16: return N_16; | |
13330 | case 32: return N_32; | |
13331 | case 64: return N_64; | |
13332 | default: ; | |
13333 | } | |
5287ad62 JB |
13334 | break; |
13335 | ||
13336 | case NT_integer: | |
13337 | switch (size) | |
477330fc RM |
13338 | { |
13339 | case 8: return N_I8; | |
13340 | case 16: return N_I16; | |
13341 | case 32: return N_I32; | |
13342 | case 64: return N_I64; | |
13343 | default: ; | |
13344 | } | |
5287ad62 JB |
13345 | break; |
13346 | ||
13347 | case NT_float: | |
037e8744 | 13348 | switch (size) |
477330fc | 13349 | { |
8e79c3df | 13350 | case 16: return N_F16; |
477330fc RM |
13351 | case 32: return N_F32; |
13352 | case 64: return N_F64; | |
13353 | default: ; | |
13354 | } | |
5287ad62 JB |
13355 | break; |
13356 | ||
13357 | case NT_poly: | |
13358 | switch (size) | |
477330fc RM |
13359 | { |
13360 | case 8: return N_P8; | |
13361 | case 16: return N_P16; | |
4f51b4bd | 13362 | case 64: return N_P64; |
477330fc RM |
13363 | default: ; |
13364 | } | |
5287ad62 JB |
13365 | break; |
13366 | ||
13367 | case NT_signed: | |
13368 | switch (size) | |
477330fc RM |
13369 | { |
13370 | case 8: return N_S8; | |
13371 | case 16: return N_S16; | |
13372 | case 32: return N_S32; | |
13373 | case 64: return N_S64; | |
13374 | default: ; | |
13375 | } | |
5287ad62 JB |
13376 | break; |
13377 | ||
13378 | case NT_unsigned: | |
13379 | switch (size) | |
477330fc RM |
13380 | { |
13381 | case 8: return N_U8; | |
13382 | case 16: return N_U16; | |
13383 | case 32: return N_U32; | |
13384 | case 64: return N_U64; | |
13385 | default: ; | |
13386 | } | |
5287ad62 JB |
13387 | break; |
13388 | ||
13389 | default: ; | |
13390 | } | |
5f4273c7 | 13391 | |
5287ad62 JB |
13392 | return N_UTYP; |
13393 | } | |
13394 | ||
13395 | /* Convert compact Neon bitmask type representation to a type and size. Only | |
13396 | handles the case where a single bit is set in the mask. */ | |
13397 | ||
dcbf9037 | 13398 | static int |
5287ad62 | 13399 | el_type_of_type_chk (enum neon_el_type *type, unsigned *size, |
477330fc | 13400 | enum neon_type_mask mask) |
5287ad62 | 13401 | { |
dcbf9037 JB |
13402 | if ((mask & N_EQK) != 0) |
13403 | return FAIL; | |
13404 | ||
5287ad62 JB |
13405 | if ((mask & (N_S8 | N_U8 | N_I8 | N_8 | N_P8)) != 0) |
13406 | *size = 8; | |
c70a8987 | 13407 | else if ((mask & (N_S16 | N_U16 | N_I16 | N_16 | N_F16 | N_P16)) != 0) |
5287ad62 | 13408 | *size = 16; |
dcbf9037 | 13409 | else if ((mask & (N_S32 | N_U32 | N_I32 | N_32 | N_F32)) != 0) |
5287ad62 | 13410 | *size = 32; |
4f51b4bd | 13411 | else if ((mask & (N_S64 | N_U64 | N_I64 | N_64 | N_F64 | N_P64)) != 0) |
5287ad62 | 13412 | *size = 64; |
dcbf9037 JB |
13413 | else |
13414 | return FAIL; | |
13415 | ||
5287ad62 JB |
13416 | if ((mask & (N_S8 | N_S16 | N_S32 | N_S64)) != 0) |
13417 | *type = NT_signed; | |
dcbf9037 | 13418 | else if ((mask & (N_U8 | N_U16 | N_U32 | N_U64)) != 0) |
5287ad62 | 13419 | *type = NT_unsigned; |
dcbf9037 | 13420 | else if ((mask & (N_I8 | N_I16 | N_I32 | N_I64)) != 0) |
5287ad62 | 13421 | *type = NT_integer; |
dcbf9037 | 13422 | else if ((mask & (N_8 | N_16 | N_32 | N_64)) != 0) |
5287ad62 | 13423 | *type = NT_untyped; |
4f51b4bd | 13424 | else if ((mask & (N_P8 | N_P16 | N_P64)) != 0) |
5287ad62 | 13425 | *type = NT_poly; |
c70a8987 | 13426 | else if ((mask & (N_F16 | N_F32 | N_F64)) != 0) |
5287ad62 | 13427 | *type = NT_float; |
dcbf9037 JB |
13428 | else |
13429 | return FAIL; | |
5f4273c7 | 13430 | |
dcbf9037 | 13431 | return SUCCESS; |
5287ad62 JB |
13432 | } |
13433 | ||
13434 | /* Modify a bitmask of allowed types. This is only needed for type | |
13435 | relaxation. */ | |
13436 | ||
13437 | static unsigned | |
13438 | modify_types_allowed (unsigned allowed, unsigned mods) | |
13439 | { | |
13440 | unsigned size; | |
13441 | enum neon_el_type type; | |
13442 | unsigned destmask; | |
13443 | int i; | |
5f4273c7 | 13444 | |
5287ad62 | 13445 | destmask = 0; |
5f4273c7 | 13446 | |
5287ad62 JB |
13447 | for (i = 1; i <= N_MAX_NONSPECIAL; i <<= 1) |
13448 | { | |
21d799b5 | 13449 | if (el_type_of_type_chk (&type, &size, |
477330fc RM |
13450 | (enum neon_type_mask) (allowed & i)) == SUCCESS) |
13451 | { | |
13452 | neon_modify_type_size (mods, &type, &size); | |
13453 | destmask |= type_chk_of_el_type (type, size); | |
13454 | } | |
5287ad62 | 13455 | } |
5f4273c7 | 13456 | |
5287ad62 JB |
13457 | return destmask; |
13458 | } | |
13459 | ||
13460 | /* Check type and return type classification. | |
13461 | The manual states (paraphrase): If one datatype is given, it indicates the | |
13462 | type given in: | |
13463 | - the second operand, if there is one | |
13464 | - the operand, if there is no second operand | |
13465 | - the result, if there are no operands. | |
13466 | This isn't quite good enough though, so we use a concept of a "key" datatype | |
13467 | which is set on a per-instruction basis, which is the one which matters when | |
13468 | only one data type is written. | |
13469 | Note: this function has side-effects (e.g. filling in missing operands). All | |
037e8744 | 13470 | Neon instructions should call it before performing bit encoding. */ |
5287ad62 JB |
13471 | |
13472 | static struct neon_type_el | |
13473 | neon_check_type (unsigned els, enum neon_shape ns, ...) | |
13474 | { | |
13475 | va_list ap; | |
13476 | unsigned i, pass, key_el = 0; | |
13477 | unsigned types[NEON_MAX_TYPE_ELS]; | |
13478 | enum neon_el_type k_type = NT_invtype; | |
13479 | unsigned k_size = -1u; | |
13480 | struct neon_type_el badtype = {NT_invtype, -1}; | |
13481 | unsigned key_allowed = 0; | |
13482 | ||
13483 | /* Optional registers in Neon instructions are always (not) in operand 1. | |
13484 | Fill in the missing operand here, if it was omitted. */ | |
13485 | if (els > 1 && !inst.operands[1].present) | |
13486 | inst.operands[1] = inst.operands[0]; | |
13487 | ||
13488 | /* Suck up all the varargs. */ | |
13489 | va_start (ap, ns); | |
13490 | for (i = 0; i < els; i++) | |
13491 | { | |
13492 | unsigned thisarg = va_arg (ap, unsigned); | |
13493 | if (thisarg == N_IGNORE_TYPE) | |
477330fc RM |
13494 | { |
13495 | va_end (ap); | |
13496 | return badtype; | |
13497 | } | |
5287ad62 JB |
13498 | types[i] = thisarg; |
13499 | if ((thisarg & N_KEY) != 0) | |
477330fc | 13500 | key_el = i; |
5287ad62 JB |
13501 | } |
13502 | va_end (ap); | |
13503 | ||
dcbf9037 JB |
13504 | if (inst.vectype.elems > 0) |
13505 | for (i = 0; i < els; i++) | |
13506 | if (inst.operands[i].vectype.type != NT_invtype) | |
477330fc RM |
13507 | { |
13508 | first_error (_("types specified in both the mnemonic and operands")); | |
13509 | return badtype; | |
13510 | } | |
dcbf9037 | 13511 | |
5287ad62 JB |
13512 | /* Duplicate inst.vectype elements here as necessary. |
13513 | FIXME: No idea if this is exactly the same as the ARM assembler, | |
13514 | particularly when an insn takes one register and one non-register | |
13515 | operand. */ | |
13516 | if (inst.vectype.elems == 1 && els > 1) | |
13517 | { | |
13518 | unsigned j; | |
13519 | inst.vectype.elems = els; | |
13520 | inst.vectype.el[key_el] = inst.vectype.el[0]; | |
13521 | for (j = 0; j < els; j++) | |
477330fc RM |
13522 | if (j != key_el) |
13523 | inst.vectype.el[j] = neon_type_promote (&inst.vectype.el[key_el], | |
13524 | types[j]); | |
dcbf9037 JB |
13525 | } |
13526 | else if (inst.vectype.elems == 0 && els > 0) | |
13527 | { | |
13528 | unsigned j; | |
13529 | /* No types were given after the mnemonic, so look for types specified | |
477330fc RM |
13530 | after each operand. We allow some flexibility here; as long as the |
13531 | "key" operand has a type, we can infer the others. */ | |
dcbf9037 | 13532 | for (j = 0; j < els; j++) |
477330fc RM |
13533 | if (inst.operands[j].vectype.type != NT_invtype) |
13534 | inst.vectype.el[j] = inst.operands[j].vectype; | |
dcbf9037 JB |
13535 | |
13536 | if (inst.operands[key_el].vectype.type != NT_invtype) | |
477330fc RM |
13537 | { |
13538 | for (j = 0; j < els; j++) | |
13539 | if (inst.operands[j].vectype.type == NT_invtype) | |
13540 | inst.vectype.el[j] = neon_type_promote (&inst.vectype.el[key_el], | |
13541 | types[j]); | |
13542 | } | |
dcbf9037 | 13543 | else |
477330fc RM |
13544 | { |
13545 | first_error (_("operand types can't be inferred")); | |
13546 | return badtype; | |
13547 | } | |
5287ad62 JB |
13548 | } |
13549 | else if (inst.vectype.elems != els) | |
13550 | { | |
dcbf9037 | 13551 | first_error (_("type specifier has the wrong number of parts")); |
5287ad62 JB |
13552 | return badtype; |
13553 | } | |
13554 | ||
13555 | for (pass = 0; pass < 2; pass++) | |
13556 | { | |
13557 | for (i = 0; i < els; i++) | |
477330fc RM |
13558 | { |
13559 | unsigned thisarg = types[i]; | |
13560 | unsigned types_allowed = ((thisarg & N_EQK) != 0 && pass != 0) | |
13561 | ? modify_types_allowed (key_allowed, thisarg) : thisarg; | |
13562 | enum neon_el_type g_type = inst.vectype.el[i].type; | |
13563 | unsigned g_size = inst.vectype.el[i].size; | |
13564 | ||
13565 | /* Decay more-specific signed & unsigned types to sign-insensitive | |
5287ad62 | 13566 | integer types if sign-specific variants are unavailable. */ |
477330fc | 13567 | if ((g_type == NT_signed || g_type == NT_unsigned) |
5287ad62 JB |
13568 | && (types_allowed & N_SU_ALL) == 0) |
13569 | g_type = NT_integer; | |
13570 | ||
477330fc | 13571 | /* If only untyped args are allowed, decay any more specific types to |
5287ad62 JB |
13572 | them. Some instructions only care about signs for some element |
13573 | sizes, so handle that properly. */ | |
477330fc | 13574 | if (((types_allowed & N_UNT) == 0) |
91ff7894 MGD |
13575 | && ((g_size == 8 && (types_allowed & N_8) != 0) |
13576 | || (g_size == 16 && (types_allowed & N_16) != 0) | |
13577 | || (g_size == 32 && (types_allowed & N_32) != 0) | |
13578 | || (g_size == 64 && (types_allowed & N_64) != 0))) | |
5287ad62 JB |
13579 | g_type = NT_untyped; |
13580 | ||
477330fc RM |
13581 | if (pass == 0) |
13582 | { | |
13583 | if ((thisarg & N_KEY) != 0) | |
13584 | { | |
13585 | k_type = g_type; | |
13586 | k_size = g_size; | |
13587 | key_allowed = thisarg & ~N_KEY; | |
13588 | } | |
13589 | } | |
13590 | else | |
13591 | { | |
13592 | if ((thisarg & N_VFP) != 0) | |
13593 | { | |
13594 | enum neon_shape_el regshape; | |
13595 | unsigned regwidth, match; | |
99b253c5 NC |
13596 | |
13597 | /* PR 11136: Catch the case where we are passed a shape of NS_NULL. */ | |
13598 | if (ns == NS_NULL) | |
13599 | { | |
13600 | first_error (_("invalid instruction shape")); | |
13601 | return badtype; | |
13602 | } | |
477330fc RM |
13603 | regshape = neon_shape_tab[ns].el[i]; |
13604 | regwidth = neon_shape_el_size[regshape]; | |
13605 | ||
13606 | /* In VFP mode, operands must match register widths. If we | |
13607 | have a key operand, use its width, else use the width of | |
13608 | the current operand. */ | |
13609 | if (k_size != -1u) | |
13610 | match = k_size; | |
13611 | else | |
13612 | match = g_size; | |
13613 | ||
13614 | if (regwidth != match) | |
13615 | { | |
13616 | first_error (_("operand size must match register width")); | |
13617 | return badtype; | |
13618 | } | |
13619 | } | |
13620 | ||
13621 | if ((thisarg & N_EQK) == 0) | |
13622 | { | |
13623 | unsigned given_type = type_chk_of_el_type (g_type, g_size); | |
13624 | ||
13625 | if ((given_type & types_allowed) == 0) | |
13626 | { | |
13627 | first_error (_("bad type in Neon instruction")); | |
13628 | return badtype; | |
13629 | } | |
13630 | } | |
13631 | else | |
13632 | { | |
13633 | enum neon_el_type mod_k_type = k_type; | |
13634 | unsigned mod_k_size = k_size; | |
13635 | neon_modify_type_size (thisarg, &mod_k_type, &mod_k_size); | |
13636 | if (g_type != mod_k_type || g_size != mod_k_size) | |
13637 | { | |
13638 | first_error (_("inconsistent types in Neon instruction")); | |
13639 | return badtype; | |
13640 | } | |
13641 | } | |
13642 | } | |
13643 | } | |
5287ad62 JB |
13644 | } |
13645 | ||
13646 | return inst.vectype.el[key_el]; | |
13647 | } | |
13648 | ||
037e8744 | 13649 | /* Neon-style VFP instruction forwarding. */ |
5287ad62 | 13650 | |
037e8744 JB |
13651 | /* Thumb VFP instructions have 0xE in the condition field. */ |
13652 | ||
13653 | static void | |
13654 | do_vfp_cond_or_thumb (void) | |
5287ad62 | 13655 | { |
88714cb8 DG |
13656 | inst.is_neon = 1; |
13657 | ||
5287ad62 | 13658 | if (thumb_mode) |
037e8744 | 13659 | inst.instruction |= 0xe0000000; |
5287ad62 | 13660 | else |
037e8744 | 13661 | inst.instruction |= inst.cond << 28; |
5287ad62 JB |
13662 | } |
13663 | ||
037e8744 JB |
13664 | /* Look up and encode a simple mnemonic, for use as a helper function for the |
13665 | Neon-style VFP syntax. This avoids duplication of bits of the insns table, | |
13666 | etc. It is assumed that operand parsing has already been done, and that the | |
13667 | operands are in the form expected by the given opcode (this isn't necessarily | |
13668 | the same as the form in which they were parsed, hence some massaging must | |
13669 | take place before this function is called). | |
13670 | Checks current arch version against that in the looked-up opcode. */ | |
5287ad62 | 13671 | |
037e8744 JB |
13672 | static void |
13673 | do_vfp_nsyn_opcode (const char *opname) | |
5287ad62 | 13674 | { |
037e8744 | 13675 | const struct asm_opcode *opcode; |
5f4273c7 | 13676 | |
21d799b5 | 13677 | opcode = (const struct asm_opcode *) hash_find (arm_ops_hsh, opname); |
5287ad62 | 13678 | |
037e8744 JB |
13679 | if (!opcode) |
13680 | abort (); | |
5287ad62 | 13681 | |
037e8744 | 13682 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, |
477330fc RM |
13683 | thumb_mode ? *opcode->tvariant : *opcode->avariant), |
13684 | _(BAD_FPU)); | |
5287ad62 | 13685 | |
88714cb8 DG |
13686 | inst.is_neon = 1; |
13687 | ||
037e8744 JB |
13688 | if (thumb_mode) |
13689 | { | |
13690 | inst.instruction = opcode->tvalue; | |
13691 | opcode->tencode (); | |
13692 | } | |
13693 | else | |
13694 | { | |
13695 | inst.instruction = (inst.cond << 28) | opcode->avalue; | |
13696 | opcode->aencode (); | |
13697 | } | |
13698 | } | |
5287ad62 JB |
13699 | |
13700 | static void | |
037e8744 | 13701 | do_vfp_nsyn_add_sub (enum neon_shape rs) |
5287ad62 | 13702 | { |
037e8744 JB |
13703 | int is_add = (inst.instruction & 0x0fffffff) == N_MNEM_vadd; |
13704 | ||
13705 | if (rs == NS_FFF) | |
13706 | { | |
13707 | if (is_add) | |
477330fc | 13708 | do_vfp_nsyn_opcode ("fadds"); |
037e8744 | 13709 | else |
477330fc | 13710 | do_vfp_nsyn_opcode ("fsubs"); |
037e8744 JB |
13711 | } |
13712 | else | |
13713 | { | |
13714 | if (is_add) | |
477330fc | 13715 | do_vfp_nsyn_opcode ("faddd"); |
037e8744 | 13716 | else |
477330fc | 13717 | do_vfp_nsyn_opcode ("fsubd"); |
037e8744 JB |
13718 | } |
13719 | } | |
13720 | ||
13721 | /* Check operand types to see if this is a VFP instruction, and if so call | |
13722 | PFN (). */ | |
13723 | ||
13724 | static int | |
13725 | try_vfp_nsyn (int args, void (*pfn) (enum neon_shape)) | |
13726 | { | |
13727 | enum neon_shape rs; | |
13728 | struct neon_type_el et; | |
13729 | ||
13730 | switch (args) | |
13731 | { | |
13732 | case 2: | |
13733 | rs = neon_select_shape (NS_FF, NS_DD, NS_NULL); | |
13734 | et = neon_check_type (2, rs, | |
477330fc | 13735 | N_EQK | N_VFP, N_F32 | N_F64 | N_KEY | N_VFP); |
037e8744 | 13736 | break; |
5f4273c7 | 13737 | |
037e8744 JB |
13738 | case 3: |
13739 | rs = neon_select_shape (NS_FFF, NS_DDD, NS_NULL); | |
13740 | et = neon_check_type (3, rs, | |
477330fc | 13741 | N_EQK | N_VFP, N_EQK | N_VFP, N_F32 | N_F64 | N_KEY | N_VFP); |
037e8744 JB |
13742 | break; |
13743 | ||
13744 | default: | |
13745 | abort (); | |
13746 | } | |
13747 | ||
13748 | if (et.type != NT_invtype) | |
13749 | { | |
13750 | pfn (rs); | |
13751 | return SUCCESS; | |
13752 | } | |
037e8744 | 13753 | |
99b253c5 | 13754 | inst.error = NULL; |
037e8744 JB |
13755 | return FAIL; |
13756 | } | |
13757 | ||
13758 | static void | |
13759 | do_vfp_nsyn_mla_mls (enum neon_shape rs) | |
13760 | { | |
13761 | int is_mla = (inst.instruction & 0x0fffffff) == N_MNEM_vmla; | |
5f4273c7 | 13762 | |
037e8744 JB |
13763 | if (rs == NS_FFF) |
13764 | { | |
13765 | if (is_mla) | |
477330fc | 13766 | do_vfp_nsyn_opcode ("fmacs"); |
037e8744 | 13767 | else |
477330fc | 13768 | do_vfp_nsyn_opcode ("fnmacs"); |
037e8744 JB |
13769 | } |
13770 | else | |
13771 | { | |
13772 | if (is_mla) | |
477330fc | 13773 | do_vfp_nsyn_opcode ("fmacd"); |
037e8744 | 13774 | else |
477330fc | 13775 | do_vfp_nsyn_opcode ("fnmacd"); |
037e8744 JB |
13776 | } |
13777 | } | |
13778 | ||
62f3b8c8 PB |
13779 | static void |
13780 | do_vfp_nsyn_fma_fms (enum neon_shape rs) | |
13781 | { | |
13782 | int is_fma = (inst.instruction & 0x0fffffff) == N_MNEM_vfma; | |
13783 | ||
13784 | if (rs == NS_FFF) | |
13785 | { | |
13786 | if (is_fma) | |
477330fc | 13787 | do_vfp_nsyn_opcode ("ffmas"); |
62f3b8c8 | 13788 | else |
477330fc | 13789 | do_vfp_nsyn_opcode ("ffnmas"); |
62f3b8c8 PB |
13790 | } |
13791 | else | |
13792 | { | |
13793 | if (is_fma) | |
477330fc | 13794 | do_vfp_nsyn_opcode ("ffmad"); |
62f3b8c8 | 13795 | else |
477330fc | 13796 | do_vfp_nsyn_opcode ("ffnmad"); |
62f3b8c8 PB |
13797 | } |
13798 | } | |
13799 | ||
037e8744 JB |
13800 | static void |
13801 | do_vfp_nsyn_mul (enum neon_shape rs) | |
13802 | { | |
13803 | if (rs == NS_FFF) | |
13804 | do_vfp_nsyn_opcode ("fmuls"); | |
13805 | else | |
13806 | do_vfp_nsyn_opcode ("fmuld"); | |
13807 | } | |
13808 | ||
13809 | static void | |
13810 | do_vfp_nsyn_abs_neg (enum neon_shape rs) | |
13811 | { | |
13812 | int is_neg = (inst.instruction & 0x80) != 0; | |
13813 | neon_check_type (2, rs, N_EQK | N_VFP, N_F32 | N_F64 | N_VFP | N_KEY); | |
13814 | ||
13815 | if (rs == NS_FF) | |
13816 | { | |
13817 | if (is_neg) | |
477330fc | 13818 | do_vfp_nsyn_opcode ("fnegs"); |
037e8744 | 13819 | else |
477330fc | 13820 | do_vfp_nsyn_opcode ("fabss"); |
037e8744 JB |
13821 | } |
13822 | else | |
13823 | { | |
13824 | if (is_neg) | |
477330fc | 13825 | do_vfp_nsyn_opcode ("fnegd"); |
037e8744 | 13826 | else |
477330fc | 13827 | do_vfp_nsyn_opcode ("fabsd"); |
037e8744 JB |
13828 | } |
13829 | } | |
13830 | ||
13831 | /* Encode single-precision (only!) VFP fldm/fstm instructions. Double precision | |
13832 | insns belong to Neon, and are handled elsewhere. */ | |
13833 | ||
13834 | static void | |
13835 | do_vfp_nsyn_ldm_stm (int is_dbmode) | |
13836 | { | |
13837 | int is_ldm = (inst.instruction & (1 << 20)) != 0; | |
13838 | if (is_ldm) | |
13839 | { | |
13840 | if (is_dbmode) | |
477330fc | 13841 | do_vfp_nsyn_opcode ("fldmdbs"); |
037e8744 | 13842 | else |
477330fc | 13843 | do_vfp_nsyn_opcode ("fldmias"); |
037e8744 JB |
13844 | } |
13845 | else | |
13846 | { | |
13847 | if (is_dbmode) | |
477330fc | 13848 | do_vfp_nsyn_opcode ("fstmdbs"); |
037e8744 | 13849 | else |
477330fc | 13850 | do_vfp_nsyn_opcode ("fstmias"); |
037e8744 JB |
13851 | } |
13852 | } | |
13853 | ||
037e8744 JB |
13854 | static void |
13855 | do_vfp_nsyn_sqrt (void) | |
13856 | { | |
13857 | enum neon_shape rs = neon_select_shape (NS_FF, NS_DD, NS_NULL); | |
13858 | neon_check_type (2, rs, N_EQK | N_VFP, N_F32 | N_F64 | N_KEY | N_VFP); | |
5f4273c7 | 13859 | |
037e8744 JB |
13860 | if (rs == NS_FF) |
13861 | do_vfp_nsyn_opcode ("fsqrts"); | |
13862 | else | |
13863 | do_vfp_nsyn_opcode ("fsqrtd"); | |
13864 | } | |
13865 | ||
13866 | static void | |
13867 | do_vfp_nsyn_div (void) | |
13868 | { | |
13869 | enum neon_shape rs = neon_select_shape (NS_FFF, NS_DDD, NS_NULL); | |
13870 | neon_check_type (3, rs, N_EQK | N_VFP, N_EQK | N_VFP, | |
13871 | N_F32 | N_F64 | N_KEY | N_VFP); | |
5f4273c7 | 13872 | |
037e8744 JB |
13873 | if (rs == NS_FFF) |
13874 | do_vfp_nsyn_opcode ("fdivs"); | |
13875 | else | |
13876 | do_vfp_nsyn_opcode ("fdivd"); | |
13877 | } | |
13878 | ||
13879 | static void | |
13880 | do_vfp_nsyn_nmul (void) | |
13881 | { | |
13882 | enum neon_shape rs = neon_select_shape (NS_FFF, NS_DDD, NS_NULL); | |
13883 | neon_check_type (3, rs, N_EQK | N_VFP, N_EQK | N_VFP, | |
13884 | N_F32 | N_F64 | N_KEY | N_VFP); | |
5f4273c7 | 13885 | |
037e8744 JB |
13886 | if (rs == NS_FFF) |
13887 | { | |
88714cb8 | 13888 | NEON_ENCODE (SINGLE, inst); |
037e8744 JB |
13889 | do_vfp_sp_dyadic (); |
13890 | } | |
13891 | else | |
13892 | { | |
88714cb8 | 13893 | NEON_ENCODE (DOUBLE, inst); |
037e8744 JB |
13894 | do_vfp_dp_rd_rn_rm (); |
13895 | } | |
13896 | do_vfp_cond_or_thumb (); | |
13897 | } | |
13898 | ||
13899 | static void | |
13900 | do_vfp_nsyn_cmp (void) | |
13901 | { | |
13902 | if (inst.operands[1].isreg) | |
13903 | { | |
13904 | enum neon_shape rs = neon_select_shape (NS_FF, NS_DD, NS_NULL); | |
13905 | neon_check_type (2, rs, N_EQK | N_VFP, N_F32 | N_F64 | N_KEY | N_VFP); | |
5f4273c7 | 13906 | |
037e8744 | 13907 | if (rs == NS_FF) |
477330fc RM |
13908 | { |
13909 | NEON_ENCODE (SINGLE, inst); | |
13910 | do_vfp_sp_monadic (); | |
13911 | } | |
037e8744 | 13912 | else |
477330fc RM |
13913 | { |
13914 | NEON_ENCODE (DOUBLE, inst); | |
13915 | do_vfp_dp_rd_rm (); | |
13916 | } | |
037e8744 JB |
13917 | } |
13918 | else | |
13919 | { | |
13920 | enum neon_shape rs = neon_select_shape (NS_FI, NS_DI, NS_NULL); | |
13921 | neon_check_type (2, rs, N_F32 | N_F64 | N_KEY | N_VFP, N_EQK); | |
13922 | ||
13923 | switch (inst.instruction & 0x0fffffff) | |
477330fc RM |
13924 | { |
13925 | case N_MNEM_vcmp: | |
13926 | inst.instruction += N_MNEM_vcmpz - N_MNEM_vcmp; | |
13927 | break; | |
13928 | case N_MNEM_vcmpe: | |
13929 | inst.instruction += N_MNEM_vcmpez - N_MNEM_vcmpe; | |
13930 | break; | |
13931 | default: | |
13932 | abort (); | |
13933 | } | |
5f4273c7 | 13934 | |
037e8744 | 13935 | if (rs == NS_FI) |
477330fc RM |
13936 | { |
13937 | NEON_ENCODE (SINGLE, inst); | |
13938 | do_vfp_sp_compare_z (); | |
13939 | } | |
037e8744 | 13940 | else |
477330fc RM |
13941 | { |
13942 | NEON_ENCODE (DOUBLE, inst); | |
13943 | do_vfp_dp_rd (); | |
13944 | } | |
037e8744 JB |
13945 | } |
13946 | do_vfp_cond_or_thumb (); | |
13947 | } | |
13948 | ||
13949 | static void | |
13950 | nsyn_insert_sp (void) | |
13951 | { | |
13952 | inst.operands[1] = inst.operands[0]; | |
13953 | memset (&inst.operands[0], '\0', sizeof (inst.operands[0])); | |
fdfde340 | 13954 | inst.operands[0].reg = REG_SP; |
037e8744 JB |
13955 | inst.operands[0].isreg = 1; |
13956 | inst.operands[0].writeback = 1; | |
13957 | inst.operands[0].present = 1; | |
13958 | } | |
13959 | ||
13960 | static void | |
13961 | do_vfp_nsyn_push (void) | |
13962 | { | |
13963 | nsyn_insert_sp (); | |
13964 | if (inst.operands[1].issingle) | |
13965 | do_vfp_nsyn_opcode ("fstmdbs"); | |
13966 | else | |
13967 | do_vfp_nsyn_opcode ("fstmdbd"); | |
13968 | } | |
13969 | ||
13970 | static void | |
13971 | do_vfp_nsyn_pop (void) | |
13972 | { | |
13973 | nsyn_insert_sp (); | |
13974 | if (inst.operands[1].issingle) | |
22b5b651 | 13975 | do_vfp_nsyn_opcode ("fldmias"); |
037e8744 | 13976 | else |
22b5b651 | 13977 | do_vfp_nsyn_opcode ("fldmiad"); |
037e8744 JB |
13978 | } |
13979 | ||
13980 | /* Fix up Neon data-processing instructions, ORing in the correct bits for | |
13981 | ARM mode or Thumb mode and moving the encoded bit 24 to bit 28. */ | |
13982 | ||
88714cb8 DG |
13983 | static void |
13984 | neon_dp_fixup (struct arm_it* insn) | |
037e8744 | 13985 | { |
88714cb8 DG |
13986 | unsigned int i = insn->instruction; |
13987 | insn->is_neon = 1; | |
13988 | ||
037e8744 JB |
13989 | if (thumb_mode) |
13990 | { | |
13991 | /* The U bit is at bit 24 by default. Move to bit 28 in Thumb mode. */ | |
13992 | if (i & (1 << 24)) | |
477330fc | 13993 | i |= 1 << 28; |
5f4273c7 | 13994 | |
037e8744 | 13995 | i &= ~(1 << 24); |
5f4273c7 | 13996 | |
037e8744 JB |
13997 | i |= 0xef000000; |
13998 | } | |
13999 | else | |
14000 | i |= 0xf2000000; | |
5f4273c7 | 14001 | |
88714cb8 | 14002 | insn->instruction = i; |
037e8744 JB |
14003 | } |
14004 | ||
14005 | /* Turn a size (8, 16, 32, 64) into the respective bit number minus 3 | |
14006 | (0, 1, 2, 3). */ | |
14007 | ||
14008 | static unsigned | |
14009 | neon_logbits (unsigned x) | |
14010 | { | |
14011 | return ffs (x) - 4; | |
14012 | } | |
14013 | ||
14014 | #define LOW4(R) ((R) & 0xf) | |
14015 | #define HI1(R) (((R) >> 4) & 1) | |
14016 | ||
14017 | /* Encode insns with bit pattern: | |
14018 | ||
14019 | |28/24|23|22 |21 20|19 16|15 12|11 8|7|6|5|4|3 0| | |
14020 | | U |x |D |size | Rn | Rd |x x x x|N|Q|M|x| Rm | | |
5f4273c7 | 14021 | |
037e8744 JB |
14022 | SIZE is passed in bits. -1 means size field isn't changed, in case it has a |
14023 | different meaning for some instruction. */ | |
14024 | ||
14025 | static void | |
14026 | neon_three_same (int isquad, int ubit, int size) | |
14027 | { | |
14028 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
14029 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
14030 | inst.instruction |= LOW4 (inst.operands[1].reg) << 16; | |
14031 | inst.instruction |= HI1 (inst.operands[1].reg) << 7; | |
14032 | inst.instruction |= LOW4 (inst.operands[2].reg); | |
14033 | inst.instruction |= HI1 (inst.operands[2].reg) << 5; | |
14034 | inst.instruction |= (isquad != 0) << 6; | |
14035 | inst.instruction |= (ubit != 0) << 24; | |
14036 | if (size != -1) | |
14037 | inst.instruction |= neon_logbits (size) << 20; | |
5f4273c7 | 14038 | |
88714cb8 | 14039 | neon_dp_fixup (&inst); |
037e8744 JB |
14040 | } |
14041 | ||
14042 | /* Encode instructions of the form: | |
14043 | ||
14044 | |28/24|23|22|21 20|19 18|17 16|15 12|11 7|6|5|4|3 0| | |
14045 | | U |x |D |x x |size |x x | Rd |x x x x x|Q|M|x| Rm | | |
5287ad62 JB |
14046 | |
14047 | Don't write size if SIZE == -1. */ | |
14048 | ||
14049 | static void | |
14050 | neon_two_same (int qbit, int ubit, int size) | |
14051 | { | |
14052 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
14053 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
14054 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
14055 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
14056 | inst.instruction |= (qbit != 0) << 6; | |
14057 | inst.instruction |= (ubit != 0) << 24; | |
14058 | ||
14059 | if (size != -1) | |
14060 | inst.instruction |= neon_logbits (size) << 18; | |
14061 | ||
88714cb8 | 14062 | neon_dp_fixup (&inst); |
5287ad62 JB |
14063 | } |
14064 | ||
14065 | /* Neon instruction encoders, in approximate order of appearance. */ | |
14066 | ||
14067 | static void | |
14068 | do_neon_dyadic_i_su (void) | |
14069 | { | |
037e8744 | 14070 | enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL); |
5287ad62 JB |
14071 | struct neon_type_el et = neon_check_type (3, rs, |
14072 | N_EQK, N_EQK, N_SU_32 | N_KEY); | |
037e8744 | 14073 | neon_three_same (neon_quad (rs), et.type == NT_unsigned, et.size); |
5287ad62 JB |
14074 | } |
14075 | ||
14076 | static void | |
14077 | do_neon_dyadic_i64_su (void) | |
14078 | { | |
037e8744 | 14079 | enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL); |
5287ad62 JB |
14080 | struct neon_type_el et = neon_check_type (3, rs, |
14081 | N_EQK, N_EQK, N_SU_ALL | N_KEY); | |
037e8744 | 14082 | neon_three_same (neon_quad (rs), et.type == NT_unsigned, et.size); |
5287ad62 JB |
14083 | } |
14084 | ||
14085 | static void | |
14086 | neon_imm_shift (int write_ubit, int uval, int isquad, struct neon_type_el et, | |
477330fc | 14087 | unsigned immbits) |
5287ad62 JB |
14088 | { |
14089 | unsigned size = et.size >> 3; | |
14090 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
14091 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
14092 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
14093 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
14094 | inst.instruction |= (isquad != 0) << 6; | |
14095 | inst.instruction |= immbits << 16; | |
14096 | inst.instruction |= (size >> 3) << 7; | |
14097 | inst.instruction |= (size & 0x7) << 19; | |
14098 | if (write_ubit) | |
14099 | inst.instruction |= (uval != 0) << 24; | |
14100 | ||
88714cb8 | 14101 | neon_dp_fixup (&inst); |
5287ad62 JB |
14102 | } |
14103 | ||
14104 | static void | |
14105 | do_neon_shl_imm (void) | |
14106 | { | |
14107 | if (!inst.operands[2].isreg) | |
14108 | { | |
037e8744 | 14109 | enum neon_shape rs = neon_select_shape (NS_DDI, NS_QQI, NS_NULL); |
5287ad62 | 14110 | struct neon_type_el et = neon_check_type (2, rs, N_EQK, N_KEY | N_I_ALL); |
cb3b1e65 JB |
14111 | int imm = inst.operands[2].imm; |
14112 | ||
14113 | constraint (imm < 0 || (unsigned)imm >= et.size, | |
14114 | _("immediate out of range for shift")); | |
88714cb8 | 14115 | NEON_ENCODE (IMMED, inst); |
cb3b1e65 | 14116 | neon_imm_shift (FALSE, 0, neon_quad (rs), et, imm); |
5287ad62 JB |
14117 | } |
14118 | else | |
14119 | { | |
037e8744 | 14120 | enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL); |
5287ad62 | 14121 | struct neon_type_el et = neon_check_type (3, rs, |
477330fc | 14122 | N_EQK, N_SU_ALL | N_KEY, N_EQK | N_SGN); |
627907b7 JB |
14123 | unsigned int tmp; |
14124 | ||
14125 | /* VSHL/VQSHL 3-register variants have syntax such as: | |
477330fc RM |
14126 | vshl.xx Dd, Dm, Dn |
14127 | whereas other 3-register operations encoded by neon_three_same have | |
14128 | syntax like: | |
14129 | vadd.xx Dd, Dn, Dm | |
14130 | (i.e. with Dn & Dm reversed). Swap operands[1].reg and operands[2].reg | |
14131 | here. */ | |
627907b7 JB |
14132 | tmp = inst.operands[2].reg; |
14133 | inst.operands[2].reg = inst.operands[1].reg; | |
14134 | inst.operands[1].reg = tmp; | |
88714cb8 | 14135 | NEON_ENCODE (INTEGER, inst); |
037e8744 | 14136 | neon_three_same (neon_quad (rs), et.type == NT_unsigned, et.size); |
5287ad62 JB |
14137 | } |
14138 | } | |
14139 | ||
14140 | static void | |
14141 | do_neon_qshl_imm (void) | |
14142 | { | |
14143 | if (!inst.operands[2].isreg) | |
14144 | { | |
037e8744 | 14145 | enum neon_shape rs = neon_select_shape (NS_DDI, NS_QQI, NS_NULL); |
5287ad62 | 14146 | struct neon_type_el et = neon_check_type (2, rs, N_EQK, N_SU_ALL | N_KEY); |
cb3b1e65 | 14147 | int imm = inst.operands[2].imm; |
627907b7 | 14148 | |
cb3b1e65 JB |
14149 | constraint (imm < 0 || (unsigned)imm >= et.size, |
14150 | _("immediate out of range for shift")); | |
88714cb8 | 14151 | NEON_ENCODE (IMMED, inst); |
cb3b1e65 | 14152 | neon_imm_shift (TRUE, et.type == NT_unsigned, neon_quad (rs), et, imm); |
5287ad62 JB |
14153 | } |
14154 | else | |
14155 | { | |
037e8744 | 14156 | enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL); |
5287ad62 | 14157 | struct neon_type_el et = neon_check_type (3, rs, |
477330fc | 14158 | N_EQK, N_SU_ALL | N_KEY, N_EQK | N_SGN); |
627907b7 JB |
14159 | unsigned int tmp; |
14160 | ||
14161 | /* See note in do_neon_shl_imm. */ | |
14162 | tmp = inst.operands[2].reg; | |
14163 | inst.operands[2].reg = inst.operands[1].reg; | |
14164 | inst.operands[1].reg = tmp; | |
88714cb8 | 14165 | NEON_ENCODE (INTEGER, inst); |
037e8744 | 14166 | neon_three_same (neon_quad (rs), et.type == NT_unsigned, et.size); |
5287ad62 JB |
14167 | } |
14168 | } | |
14169 | ||
627907b7 JB |
14170 | static void |
14171 | do_neon_rshl (void) | |
14172 | { | |
14173 | enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL); | |
14174 | struct neon_type_el et = neon_check_type (3, rs, | |
14175 | N_EQK, N_EQK, N_SU_ALL | N_KEY); | |
14176 | unsigned int tmp; | |
14177 | ||
14178 | tmp = inst.operands[2].reg; | |
14179 | inst.operands[2].reg = inst.operands[1].reg; | |
14180 | inst.operands[1].reg = tmp; | |
14181 | neon_three_same (neon_quad (rs), et.type == NT_unsigned, et.size); | |
14182 | } | |
14183 | ||
5287ad62 JB |
14184 | static int |
14185 | neon_cmode_for_logic_imm (unsigned immediate, unsigned *immbits, int size) | |
14186 | { | |
036dc3f7 PB |
14187 | /* Handle .I8 pseudo-instructions. */ |
14188 | if (size == 8) | |
5287ad62 | 14189 | { |
5287ad62 | 14190 | /* Unfortunately, this will make everything apart from zero out-of-range. |
477330fc RM |
14191 | FIXME is this the intended semantics? There doesn't seem much point in |
14192 | accepting .I8 if so. */ | |
5287ad62 JB |
14193 | immediate |= immediate << 8; |
14194 | size = 16; | |
036dc3f7 PB |
14195 | } |
14196 | ||
14197 | if (size >= 32) | |
14198 | { | |
14199 | if (immediate == (immediate & 0x000000ff)) | |
14200 | { | |
14201 | *immbits = immediate; | |
14202 | return 0x1; | |
14203 | } | |
14204 | else if (immediate == (immediate & 0x0000ff00)) | |
14205 | { | |
14206 | *immbits = immediate >> 8; | |
14207 | return 0x3; | |
14208 | } | |
14209 | else if (immediate == (immediate & 0x00ff0000)) | |
14210 | { | |
14211 | *immbits = immediate >> 16; | |
14212 | return 0x5; | |
14213 | } | |
14214 | else if (immediate == (immediate & 0xff000000)) | |
14215 | { | |
14216 | *immbits = immediate >> 24; | |
14217 | return 0x7; | |
14218 | } | |
14219 | if ((immediate & 0xffff) != (immediate >> 16)) | |
14220 | goto bad_immediate; | |
14221 | immediate &= 0xffff; | |
5287ad62 JB |
14222 | } |
14223 | ||
14224 | if (immediate == (immediate & 0x000000ff)) | |
14225 | { | |
14226 | *immbits = immediate; | |
036dc3f7 | 14227 | return 0x9; |
5287ad62 JB |
14228 | } |
14229 | else if (immediate == (immediate & 0x0000ff00)) | |
14230 | { | |
14231 | *immbits = immediate >> 8; | |
036dc3f7 | 14232 | return 0xb; |
5287ad62 JB |
14233 | } |
14234 | ||
14235 | bad_immediate: | |
dcbf9037 | 14236 | first_error (_("immediate value out of range")); |
5287ad62 JB |
14237 | return FAIL; |
14238 | } | |
14239 | ||
5287ad62 JB |
14240 | static void |
14241 | do_neon_logic (void) | |
14242 | { | |
14243 | if (inst.operands[2].present && inst.operands[2].isreg) | |
14244 | { | |
037e8744 | 14245 | enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL); |
5287ad62 JB |
14246 | neon_check_type (3, rs, N_IGNORE_TYPE); |
14247 | /* U bit and size field were set as part of the bitmask. */ | |
88714cb8 | 14248 | NEON_ENCODE (INTEGER, inst); |
037e8744 | 14249 | neon_three_same (neon_quad (rs), 0, -1); |
5287ad62 JB |
14250 | } |
14251 | else | |
14252 | { | |
4316f0d2 DG |
14253 | const int three_ops_form = (inst.operands[2].present |
14254 | && !inst.operands[2].isreg); | |
14255 | const int immoperand = (three_ops_form ? 2 : 1); | |
14256 | enum neon_shape rs = (three_ops_form | |
14257 | ? neon_select_shape (NS_DDI, NS_QQI, NS_NULL) | |
14258 | : neon_select_shape (NS_DI, NS_QI, NS_NULL)); | |
037e8744 | 14259 | struct neon_type_el et = neon_check_type (2, rs, |
477330fc | 14260 | N_I8 | N_I16 | N_I32 | N_I64 | N_F32 | N_KEY, N_EQK); |
21d799b5 | 14261 | enum neon_opc opcode = (enum neon_opc) inst.instruction & 0x0fffffff; |
5287ad62 JB |
14262 | unsigned immbits; |
14263 | int cmode; | |
5f4273c7 | 14264 | |
5287ad62 | 14265 | if (et.type == NT_invtype) |
477330fc | 14266 | return; |
5f4273c7 | 14267 | |
4316f0d2 DG |
14268 | if (three_ops_form) |
14269 | constraint (inst.operands[0].reg != inst.operands[1].reg, | |
14270 | _("first and second operands shall be the same register")); | |
14271 | ||
88714cb8 | 14272 | NEON_ENCODE (IMMED, inst); |
5287ad62 | 14273 | |
4316f0d2 | 14274 | immbits = inst.operands[immoperand].imm; |
036dc3f7 PB |
14275 | if (et.size == 64) |
14276 | { | |
14277 | /* .i64 is a pseudo-op, so the immediate must be a repeating | |
14278 | pattern. */ | |
4316f0d2 DG |
14279 | if (immbits != (inst.operands[immoperand].regisimm ? |
14280 | inst.operands[immoperand].reg : 0)) | |
036dc3f7 PB |
14281 | { |
14282 | /* Set immbits to an invalid constant. */ | |
14283 | immbits = 0xdeadbeef; | |
14284 | } | |
14285 | } | |
14286 | ||
5287ad62 | 14287 | switch (opcode) |
477330fc RM |
14288 | { |
14289 | case N_MNEM_vbic: | |
14290 | cmode = neon_cmode_for_logic_imm (immbits, &immbits, et.size); | |
14291 | break; | |
14292 | ||
14293 | case N_MNEM_vorr: | |
14294 | cmode = neon_cmode_for_logic_imm (immbits, &immbits, et.size); | |
14295 | break; | |
14296 | ||
14297 | case N_MNEM_vand: | |
14298 | /* Pseudo-instruction for VBIC. */ | |
14299 | neon_invert_size (&immbits, 0, et.size); | |
14300 | cmode = neon_cmode_for_logic_imm (immbits, &immbits, et.size); | |
14301 | break; | |
14302 | ||
14303 | case N_MNEM_vorn: | |
14304 | /* Pseudo-instruction for VORR. */ | |
14305 | neon_invert_size (&immbits, 0, et.size); | |
14306 | cmode = neon_cmode_for_logic_imm (immbits, &immbits, et.size); | |
14307 | break; | |
14308 | ||
14309 | default: | |
14310 | abort (); | |
14311 | } | |
5287ad62 JB |
14312 | |
14313 | if (cmode == FAIL) | |
477330fc | 14314 | return; |
5287ad62 | 14315 | |
037e8744 | 14316 | inst.instruction |= neon_quad (rs) << 6; |
5287ad62 JB |
14317 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; |
14318 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
14319 | inst.instruction |= cmode << 8; | |
14320 | neon_write_immbits (immbits); | |
5f4273c7 | 14321 | |
88714cb8 | 14322 | neon_dp_fixup (&inst); |
5287ad62 JB |
14323 | } |
14324 | } | |
14325 | ||
14326 | static void | |
14327 | do_neon_bitfield (void) | |
14328 | { | |
037e8744 | 14329 | enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL); |
dcbf9037 | 14330 | neon_check_type (3, rs, N_IGNORE_TYPE); |
037e8744 | 14331 | neon_three_same (neon_quad (rs), 0, -1); |
5287ad62 JB |
14332 | } |
14333 | ||
14334 | static void | |
dcbf9037 | 14335 | neon_dyadic_misc (enum neon_el_type ubit_meaning, unsigned types, |
477330fc | 14336 | unsigned destbits) |
5287ad62 | 14337 | { |
037e8744 | 14338 | enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL); |
dcbf9037 | 14339 | struct neon_type_el et = neon_check_type (3, rs, N_EQK | destbits, N_EQK, |
477330fc | 14340 | types | N_KEY); |
5287ad62 JB |
14341 | if (et.type == NT_float) |
14342 | { | |
88714cb8 | 14343 | NEON_ENCODE (FLOAT, inst); |
037e8744 | 14344 | neon_three_same (neon_quad (rs), 0, -1); |
5287ad62 JB |
14345 | } |
14346 | else | |
14347 | { | |
88714cb8 | 14348 | NEON_ENCODE (INTEGER, inst); |
037e8744 | 14349 | neon_three_same (neon_quad (rs), et.type == ubit_meaning, et.size); |
5287ad62 JB |
14350 | } |
14351 | } | |
14352 | ||
14353 | static void | |
14354 | do_neon_dyadic_if_su (void) | |
14355 | { | |
dcbf9037 | 14356 | neon_dyadic_misc (NT_unsigned, N_SUF_32, 0); |
5287ad62 JB |
14357 | } |
14358 | ||
14359 | static void | |
14360 | do_neon_dyadic_if_su_d (void) | |
14361 | { | |
14362 | /* This version only allow D registers, but that constraint is enforced during | |
14363 | operand parsing so we don't need to do anything extra here. */ | |
dcbf9037 | 14364 | neon_dyadic_misc (NT_unsigned, N_SUF_32, 0); |
5287ad62 JB |
14365 | } |
14366 | ||
5287ad62 JB |
14367 | static void |
14368 | do_neon_dyadic_if_i_d (void) | |
14369 | { | |
428e3f1f PB |
14370 | /* The "untyped" case can't happen. Do this to stop the "U" bit being |
14371 | affected if we specify unsigned args. */ | |
14372 | neon_dyadic_misc (NT_untyped, N_IF_32, 0); | |
5287ad62 JB |
14373 | } |
14374 | ||
037e8744 JB |
14375 | enum vfp_or_neon_is_neon_bits |
14376 | { | |
14377 | NEON_CHECK_CC = 1, | |
73924fbc MGD |
14378 | NEON_CHECK_ARCH = 2, |
14379 | NEON_CHECK_ARCH8 = 4 | |
037e8744 JB |
14380 | }; |
14381 | ||
14382 | /* Call this function if an instruction which may have belonged to the VFP or | |
14383 | Neon instruction sets, but turned out to be a Neon instruction (due to the | |
14384 | operand types involved, etc.). We have to check and/or fix-up a couple of | |
14385 | things: | |
14386 | ||
14387 | - Make sure the user hasn't attempted to make a Neon instruction | |
14388 | conditional. | |
14389 | - Alter the value in the condition code field if necessary. | |
14390 | - Make sure that the arch supports Neon instructions. | |
14391 | ||
14392 | Which of these operations take place depends on bits from enum | |
14393 | vfp_or_neon_is_neon_bits. | |
14394 | ||
14395 | WARNING: This function has side effects! If NEON_CHECK_CC is used and the | |
14396 | current instruction's condition is COND_ALWAYS, the condition field is | |
14397 | changed to inst.uncond_value. This is necessary because instructions shared | |
14398 | between VFP and Neon may be conditional for the VFP variants only, and the | |
14399 | unconditional Neon version must have, e.g., 0xF in the condition field. */ | |
14400 | ||
14401 | static int | |
14402 | vfp_or_neon_is_neon (unsigned check) | |
14403 | { | |
14404 | /* Conditions are always legal in Thumb mode (IT blocks). */ | |
14405 | if (!thumb_mode && (check & NEON_CHECK_CC)) | |
14406 | { | |
14407 | if (inst.cond != COND_ALWAYS) | |
477330fc RM |
14408 | { |
14409 | first_error (_(BAD_COND)); | |
14410 | return FAIL; | |
14411 | } | |
037e8744 | 14412 | if (inst.uncond_value != -1) |
477330fc | 14413 | inst.instruction |= inst.uncond_value << 28; |
037e8744 | 14414 | } |
5f4273c7 | 14415 | |
037e8744 | 14416 | if ((check & NEON_CHECK_ARCH) |
73924fbc MGD |
14417 | && !mark_feature_used (&fpu_neon_ext_v1)) |
14418 | { | |
14419 | first_error (_(BAD_FPU)); | |
14420 | return FAIL; | |
14421 | } | |
14422 | ||
14423 | if ((check & NEON_CHECK_ARCH8) | |
14424 | && !mark_feature_used (&fpu_neon_ext_armv8)) | |
037e8744 JB |
14425 | { |
14426 | first_error (_(BAD_FPU)); | |
14427 | return FAIL; | |
14428 | } | |
5f4273c7 | 14429 | |
037e8744 JB |
14430 | return SUCCESS; |
14431 | } | |
14432 | ||
5287ad62 JB |
14433 | static void |
14434 | do_neon_addsub_if_i (void) | |
14435 | { | |
037e8744 JB |
14436 | if (try_vfp_nsyn (3, do_vfp_nsyn_add_sub) == SUCCESS) |
14437 | return; | |
14438 | ||
14439 | if (vfp_or_neon_is_neon (NEON_CHECK_CC | NEON_CHECK_ARCH) == FAIL) | |
14440 | return; | |
14441 | ||
5287ad62 JB |
14442 | /* The "untyped" case can't happen. Do this to stop the "U" bit being |
14443 | affected if we specify unsigned args. */ | |
dcbf9037 | 14444 | neon_dyadic_misc (NT_untyped, N_IF_32 | N_I64, 0); |
5287ad62 JB |
14445 | } |
14446 | ||
14447 | /* Swaps operands 1 and 2. If operand 1 (optional arg) was omitted, we want the | |
14448 | result to be: | |
14449 | V<op> A,B (A is operand 0, B is operand 2) | |
14450 | to mean: | |
14451 | V<op> A,B,A | |
14452 | not: | |
14453 | V<op> A,B,B | |
14454 | so handle that case specially. */ | |
14455 | ||
14456 | static void | |
14457 | neon_exchange_operands (void) | |
14458 | { | |
14459 | void *scratch = alloca (sizeof (inst.operands[0])); | |
14460 | if (inst.operands[1].present) | |
14461 | { | |
14462 | /* Swap operands[1] and operands[2]. */ | |
14463 | memcpy (scratch, &inst.operands[1], sizeof (inst.operands[0])); | |
14464 | inst.operands[1] = inst.operands[2]; | |
14465 | memcpy (&inst.operands[2], scratch, sizeof (inst.operands[0])); | |
14466 | } | |
14467 | else | |
14468 | { | |
14469 | inst.operands[1] = inst.operands[2]; | |
14470 | inst.operands[2] = inst.operands[0]; | |
14471 | } | |
14472 | } | |
14473 | ||
14474 | static void | |
14475 | neon_compare (unsigned regtypes, unsigned immtypes, int invert) | |
14476 | { | |
14477 | if (inst.operands[2].isreg) | |
14478 | { | |
14479 | if (invert) | |
477330fc | 14480 | neon_exchange_operands (); |
dcbf9037 | 14481 | neon_dyadic_misc (NT_unsigned, regtypes, N_SIZ); |
5287ad62 JB |
14482 | } |
14483 | else | |
14484 | { | |
037e8744 | 14485 | enum neon_shape rs = neon_select_shape (NS_DDI, NS_QQI, NS_NULL); |
dcbf9037 | 14486 | struct neon_type_el et = neon_check_type (2, rs, |
477330fc | 14487 | N_EQK | N_SIZ, immtypes | N_KEY); |
5287ad62 | 14488 | |
88714cb8 | 14489 | NEON_ENCODE (IMMED, inst); |
5287ad62 JB |
14490 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; |
14491 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
14492 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
14493 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
037e8744 | 14494 | inst.instruction |= neon_quad (rs) << 6; |
5287ad62 JB |
14495 | inst.instruction |= (et.type == NT_float) << 10; |
14496 | inst.instruction |= neon_logbits (et.size) << 18; | |
5f4273c7 | 14497 | |
88714cb8 | 14498 | neon_dp_fixup (&inst); |
5287ad62 JB |
14499 | } |
14500 | } | |
14501 | ||
14502 | static void | |
14503 | do_neon_cmp (void) | |
14504 | { | |
14505 | neon_compare (N_SUF_32, N_S8 | N_S16 | N_S32 | N_F32, FALSE); | |
14506 | } | |
14507 | ||
14508 | static void | |
14509 | do_neon_cmp_inv (void) | |
14510 | { | |
14511 | neon_compare (N_SUF_32, N_S8 | N_S16 | N_S32 | N_F32, TRUE); | |
14512 | } | |
14513 | ||
14514 | static void | |
14515 | do_neon_ceq (void) | |
14516 | { | |
14517 | neon_compare (N_IF_32, N_IF_32, FALSE); | |
14518 | } | |
14519 | ||
14520 | /* For multiply instructions, we have the possibility of 16-bit or 32-bit | |
14521 | scalars, which are encoded in 5 bits, M : Rm. | |
14522 | For 16-bit scalars, the register is encoded in Rm[2:0] and the index in | |
14523 | M:Rm[3], and for 32-bit scalars, the register is encoded in Rm[3:0] and the | |
14524 | index in M. */ | |
14525 | ||
14526 | static unsigned | |
14527 | neon_scalar_for_mul (unsigned scalar, unsigned elsize) | |
14528 | { | |
dcbf9037 JB |
14529 | unsigned regno = NEON_SCALAR_REG (scalar); |
14530 | unsigned elno = NEON_SCALAR_INDEX (scalar); | |
5287ad62 JB |
14531 | |
14532 | switch (elsize) | |
14533 | { | |
14534 | case 16: | |
14535 | if (regno > 7 || elno > 3) | |
477330fc | 14536 | goto bad_scalar; |
5287ad62 | 14537 | return regno | (elno << 3); |
5f4273c7 | 14538 | |
5287ad62 JB |
14539 | case 32: |
14540 | if (regno > 15 || elno > 1) | |
477330fc | 14541 | goto bad_scalar; |
5287ad62 JB |
14542 | return regno | (elno << 4); |
14543 | ||
14544 | default: | |
14545 | bad_scalar: | |
dcbf9037 | 14546 | first_error (_("scalar out of range for multiply instruction")); |
5287ad62 JB |
14547 | } |
14548 | ||
14549 | return 0; | |
14550 | } | |
14551 | ||
14552 | /* Encode multiply / multiply-accumulate scalar instructions. */ | |
14553 | ||
14554 | static void | |
14555 | neon_mul_mac (struct neon_type_el et, int ubit) | |
14556 | { | |
dcbf9037 JB |
14557 | unsigned scalar; |
14558 | ||
14559 | /* Give a more helpful error message if we have an invalid type. */ | |
14560 | if (et.type == NT_invtype) | |
14561 | return; | |
5f4273c7 | 14562 | |
dcbf9037 | 14563 | scalar = neon_scalar_for_mul (inst.operands[2].reg, et.size); |
5287ad62 JB |
14564 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; |
14565 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
14566 | inst.instruction |= LOW4 (inst.operands[1].reg) << 16; | |
14567 | inst.instruction |= HI1 (inst.operands[1].reg) << 7; | |
14568 | inst.instruction |= LOW4 (scalar); | |
14569 | inst.instruction |= HI1 (scalar) << 5; | |
14570 | inst.instruction |= (et.type == NT_float) << 8; | |
14571 | inst.instruction |= neon_logbits (et.size) << 20; | |
14572 | inst.instruction |= (ubit != 0) << 24; | |
14573 | ||
88714cb8 | 14574 | neon_dp_fixup (&inst); |
5287ad62 JB |
14575 | } |
14576 | ||
14577 | static void | |
14578 | do_neon_mac_maybe_scalar (void) | |
14579 | { | |
037e8744 JB |
14580 | if (try_vfp_nsyn (3, do_vfp_nsyn_mla_mls) == SUCCESS) |
14581 | return; | |
14582 | ||
14583 | if (vfp_or_neon_is_neon (NEON_CHECK_CC | NEON_CHECK_ARCH) == FAIL) | |
14584 | return; | |
14585 | ||
5287ad62 JB |
14586 | if (inst.operands[2].isscalar) |
14587 | { | |
037e8744 | 14588 | enum neon_shape rs = neon_select_shape (NS_DDS, NS_QQS, NS_NULL); |
5287ad62 | 14589 | struct neon_type_el et = neon_check_type (3, rs, |
477330fc | 14590 | N_EQK, N_EQK, N_I16 | N_I32 | N_F32 | N_KEY); |
88714cb8 | 14591 | NEON_ENCODE (SCALAR, inst); |
037e8744 | 14592 | neon_mul_mac (et, neon_quad (rs)); |
5287ad62 JB |
14593 | } |
14594 | else | |
428e3f1f PB |
14595 | { |
14596 | /* The "untyped" case can't happen. Do this to stop the "U" bit being | |
14597 | affected if we specify unsigned args. */ | |
14598 | neon_dyadic_misc (NT_untyped, N_IF_32, 0); | |
14599 | } | |
5287ad62 JB |
14600 | } |
14601 | ||
62f3b8c8 PB |
14602 | static void |
14603 | do_neon_fmac (void) | |
14604 | { | |
14605 | if (try_vfp_nsyn (3, do_vfp_nsyn_fma_fms) == SUCCESS) | |
14606 | return; | |
14607 | ||
14608 | if (vfp_or_neon_is_neon (NEON_CHECK_CC | NEON_CHECK_ARCH) == FAIL) | |
14609 | return; | |
14610 | ||
14611 | neon_dyadic_misc (NT_untyped, N_IF_32, 0); | |
14612 | } | |
14613 | ||
5287ad62 JB |
14614 | static void |
14615 | do_neon_tst (void) | |
14616 | { | |
037e8744 | 14617 | enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL); |
5287ad62 JB |
14618 | struct neon_type_el et = neon_check_type (3, rs, |
14619 | N_EQK, N_EQK, N_8 | N_16 | N_32 | N_KEY); | |
037e8744 | 14620 | neon_three_same (neon_quad (rs), 0, et.size); |
5287ad62 JB |
14621 | } |
14622 | ||
14623 | /* VMUL with 3 registers allows the P8 type. The scalar version supports the | |
14624 | same types as the MAC equivalents. The polynomial type for this instruction | |
14625 | is encoded the same as the integer type. */ | |
14626 | ||
14627 | static void | |
14628 | do_neon_mul (void) | |
14629 | { | |
037e8744 JB |
14630 | if (try_vfp_nsyn (3, do_vfp_nsyn_mul) == SUCCESS) |
14631 | return; | |
14632 | ||
14633 | if (vfp_or_neon_is_neon (NEON_CHECK_CC | NEON_CHECK_ARCH) == FAIL) | |
14634 | return; | |
14635 | ||
5287ad62 JB |
14636 | if (inst.operands[2].isscalar) |
14637 | do_neon_mac_maybe_scalar (); | |
14638 | else | |
dcbf9037 | 14639 | neon_dyadic_misc (NT_poly, N_I8 | N_I16 | N_I32 | N_F32 | N_P8, 0); |
5287ad62 JB |
14640 | } |
14641 | ||
14642 | static void | |
14643 | do_neon_qdmulh (void) | |
14644 | { | |
14645 | if (inst.operands[2].isscalar) | |
14646 | { | |
037e8744 | 14647 | enum neon_shape rs = neon_select_shape (NS_DDS, NS_QQS, NS_NULL); |
5287ad62 | 14648 | struct neon_type_el et = neon_check_type (3, rs, |
477330fc | 14649 | N_EQK, N_EQK, N_S16 | N_S32 | N_KEY); |
88714cb8 | 14650 | NEON_ENCODE (SCALAR, inst); |
037e8744 | 14651 | neon_mul_mac (et, neon_quad (rs)); |
5287ad62 JB |
14652 | } |
14653 | else | |
14654 | { | |
037e8744 | 14655 | enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL); |
5287ad62 | 14656 | struct neon_type_el et = neon_check_type (3, rs, |
477330fc | 14657 | N_EQK, N_EQK, N_S16 | N_S32 | N_KEY); |
88714cb8 | 14658 | NEON_ENCODE (INTEGER, inst); |
5287ad62 | 14659 | /* The U bit (rounding) comes from bit mask. */ |
037e8744 | 14660 | neon_three_same (neon_quad (rs), 0, et.size); |
5287ad62 JB |
14661 | } |
14662 | } | |
14663 | ||
14664 | static void | |
14665 | do_neon_fcmp_absolute (void) | |
14666 | { | |
037e8744 | 14667 | enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL); |
5287ad62 JB |
14668 | neon_check_type (3, rs, N_EQK, N_EQK, N_F32 | N_KEY); |
14669 | /* Size field comes from bit mask. */ | |
037e8744 | 14670 | neon_three_same (neon_quad (rs), 1, -1); |
5287ad62 JB |
14671 | } |
14672 | ||
14673 | static void | |
14674 | do_neon_fcmp_absolute_inv (void) | |
14675 | { | |
14676 | neon_exchange_operands (); | |
14677 | do_neon_fcmp_absolute (); | |
14678 | } | |
14679 | ||
14680 | static void | |
14681 | do_neon_step (void) | |
14682 | { | |
037e8744 | 14683 | enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL); |
5287ad62 | 14684 | neon_check_type (3, rs, N_EQK, N_EQK, N_F32 | N_KEY); |
037e8744 | 14685 | neon_three_same (neon_quad (rs), 0, -1); |
5287ad62 JB |
14686 | } |
14687 | ||
14688 | static void | |
14689 | do_neon_abs_neg (void) | |
14690 | { | |
037e8744 JB |
14691 | enum neon_shape rs; |
14692 | struct neon_type_el et; | |
5f4273c7 | 14693 | |
037e8744 JB |
14694 | if (try_vfp_nsyn (2, do_vfp_nsyn_abs_neg) == SUCCESS) |
14695 | return; | |
14696 | ||
14697 | if (vfp_or_neon_is_neon (NEON_CHECK_CC | NEON_CHECK_ARCH) == FAIL) | |
14698 | return; | |
14699 | ||
14700 | rs = neon_select_shape (NS_DD, NS_QQ, NS_NULL); | |
14701 | et = neon_check_type (2, rs, N_EQK, N_S8 | N_S16 | N_S32 | N_F32 | N_KEY); | |
5f4273c7 | 14702 | |
5287ad62 JB |
14703 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; |
14704 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
14705 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
14706 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
037e8744 | 14707 | inst.instruction |= neon_quad (rs) << 6; |
5287ad62 JB |
14708 | inst.instruction |= (et.type == NT_float) << 10; |
14709 | inst.instruction |= neon_logbits (et.size) << 18; | |
5f4273c7 | 14710 | |
88714cb8 | 14711 | neon_dp_fixup (&inst); |
5287ad62 JB |
14712 | } |
14713 | ||
14714 | static void | |
14715 | do_neon_sli (void) | |
14716 | { | |
037e8744 | 14717 | enum neon_shape rs = neon_select_shape (NS_DDI, NS_QQI, NS_NULL); |
5287ad62 JB |
14718 | struct neon_type_el et = neon_check_type (2, rs, |
14719 | N_EQK, N_8 | N_16 | N_32 | N_64 | N_KEY); | |
14720 | int imm = inst.operands[2].imm; | |
14721 | constraint (imm < 0 || (unsigned)imm >= et.size, | |
477330fc | 14722 | _("immediate out of range for insert")); |
037e8744 | 14723 | neon_imm_shift (FALSE, 0, neon_quad (rs), et, imm); |
5287ad62 JB |
14724 | } |
14725 | ||
14726 | static void | |
14727 | do_neon_sri (void) | |
14728 | { | |
037e8744 | 14729 | enum neon_shape rs = neon_select_shape (NS_DDI, NS_QQI, NS_NULL); |
5287ad62 JB |
14730 | struct neon_type_el et = neon_check_type (2, rs, |
14731 | N_EQK, N_8 | N_16 | N_32 | N_64 | N_KEY); | |
14732 | int imm = inst.operands[2].imm; | |
14733 | constraint (imm < 1 || (unsigned)imm > et.size, | |
477330fc | 14734 | _("immediate out of range for insert")); |
037e8744 | 14735 | neon_imm_shift (FALSE, 0, neon_quad (rs), et, et.size - imm); |
5287ad62 JB |
14736 | } |
14737 | ||
14738 | static void | |
14739 | do_neon_qshlu_imm (void) | |
14740 | { | |
037e8744 | 14741 | enum neon_shape rs = neon_select_shape (NS_DDI, NS_QQI, NS_NULL); |
5287ad62 JB |
14742 | struct neon_type_el et = neon_check_type (2, rs, |
14743 | N_EQK | N_UNS, N_S8 | N_S16 | N_S32 | N_S64 | N_KEY); | |
14744 | int imm = inst.operands[2].imm; | |
14745 | constraint (imm < 0 || (unsigned)imm >= et.size, | |
477330fc | 14746 | _("immediate out of range for shift")); |
5287ad62 JB |
14747 | /* Only encodes the 'U present' variant of the instruction. |
14748 | In this case, signed types have OP (bit 8) set to 0. | |
14749 | Unsigned types have OP set to 1. */ | |
14750 | inst.instruction |= (et.type == NT_unsigned) << 8; | |
14751 | /* The rest of the bits are the same as other immediate shifts. */ | |
037e8744 | 14752 | neon_imm_shift (FALSE, 0, neon_quad (rs), et, imm); |
5287ad62 JB |
14753 | } |
14754 | ||
14755 | static void | |
14756 | do_neon_qmovn (void) | |
14757 | { | |
14758 | struct neon_type_el et = neon_check_type (2, NS_DQ, | |
14759 | N_EQK | N_HLF, N_SU_16_64 | N_KEY); | |
14760 | /* Saturating move where operands can be signed or unsigned, and the | |
14761 | destination has the same signedness. */ | |
88714cb8 | 14762 | NEON_ENCODE (INTEGER, inst); |
5287ad62 JB |
14763 | if (et.type == NT_unsigned) |
14764 | inst.instruction |= 0xc0; | |
14765 | else | |
14766 | inst.instruction |= 0x80; | |
14767 | neon_two_same (0, 1, et.size / 2); | |
14768 | } | |
14769 | ||
14770 | static void | |
14771 | do_neon_qmovun (void) | |
14772 | { | |
14773 | struct neon_type_el et = neon_check_type (2, NS_DQ, | |
14774 | N_EQK | N_HLF | N_UNS, N_S16 | N_S32 | N_S64 | N_KEY); | |
14775 | /* Saturating move with unsigned results. Operands must be signed. */ | |
88714cb8 | 14776 | NEON_ENCODE (INTEGER, inst); |
5287ad62 JB |
14777 | neon_two_same (0, 1, et.size / 2); |
14778 | } | |
14779 | ||
14780 | static void | |
14781 | do_neon_rshift_sat_narrow (void) | |
14782 | { | |
14783 | /* FIXME: Types for narrowing. If operands are signed, results can be signed | |
14784 | or unsigned. If operands are unsigned, results must also be unsigned. */ | |
14785 | struct neon_type_el et = neon_check_type (2, NS_DQI, | |
14786 | N_EQK | N_HLF, N_SU_16_64 | N_KEY); | |
14787 | int imm = inst.operands[2].imm; | |
14788 | /* This gets the bounds check, size encoding and immediate bits calculation | |
14789 | right. */ | |
14790 | et.size /= 2; | |
5f4273c7 | 14791 | |
5287ad62 JB |
14792 | /* VQ{R}SHRN.I<size> <Dd>, <Qm>, #0 is a synonym for |
14793 | VQMOVN.I<size> <Dd>, <Qm>. */ | |
14794 | if (imm == 0) | |
14795 | { | |
14796 | inst.operands[2].present = 0; | |
14797 | inst.instruction = N_MNEM_vqmovn; | |
14798 | do_neon_qmovn (); | |
14799 | return; | |
14800 | } | |
5f4273c7 | 14801 | |
5287ad62 | 14802 | constraint (imm < 1 || (unsigned)imm > et.size, |
477330fc | 14803 | _("immediate out of range")); |
5287ad62 JB |
14804 | neon_imm_shift (TRUE, et.type == NT_unsigned, 0, et, et.size - imm); |
14805 | } | |
14806 | ||
14807 | static void | |
14808 | do_neon_rshift_sat_narrow_u (void) | |
14809 | { | |
14810 | /* FIXME: Types for narrowing. If operands are signed, results can be signed | |
14811 | or unsigned. If operands are unsigned, results must also be unsigned. */ | |
14812 | struct neon_type_el et = neon_check_type (2, NS_DQI, | |
14813 | N_EQK | N_HLF | N_UNS, N_S16 | N_S32 | N_S64 | N_KEY); | |
14814 | int imm = inst.operands[2].imm; | |
14815 | /* This gets the bounds check, size encoding and immediate bits calculation | |
14816 | right. */ | |
14817 | et.size /= 2; | |
14818 | ||
14819 | /* VQSHRUN.I<size> <Dd>, <Qm>, #0 is a synonym for | |
14820 | VQMOVUN.I<size> <Dd>, <Qm>. */ | |
14821 | if (imm == 0) | |
14822 | { | |
14823 | inst.operands[2].present = 0; | |
14824 | inst.instruction = N_MNEM_vqmovun; | |
14825 | do_neon_qmovun (); | |
14826 | return; | |
14827 | } | |
14828 | ||
14829 | constraint (imm < 1 || (unsigned)imm > et.size, | |
477330fc | 14830 | _("immediate out of range")); |
5287ad62 JB |
14831 | /* FIXME: The manual is kind of unclear about what value U should have in |
14832 | VQ{R}SHRUN instructions, but U=0, op=0 definitely encodes VRSHR, so it | |
14833 | must be 1. */ | |
14834 | neon_imm_shift (TRUE, 1, 0, et, et.size - imm); | |
14835 | } | |
14836 | ||
14837 | static void | |
14838 | do_neon_movn (void) | |
14839 | { | |
14840 | struct neon_type_el et = neon_check_type (2, NS_DQ, | |
14841 | N_EQK | N_HLF, N_I16 | N_I32 | N_I64 | N_KEY); | |
88714cb8 | 14842 | NEON_ENCODE (INTEGER, inst); |
5287ad62 JB |
14843 | neon_two_same (0, 1, et.size / 2); |
14844 | } | |
14845 | ||
14846 | static void | |
14847 | do_neon_rshift_narrow (void) | |
14848 | { | |
14849 | struct neon_type_el et = neon_check_type (2, NS_DQI, | |
14850 | N_EQK | N_HLF, N_I16 | N_I32 | N_I64 | N_KEY); | |
14851 | int imm = inst.operands[2].imm; | |
14852 | /* This gets the bounds check, size encoding and immediate bits calculation | |
14853 | right. */ | |
14854 | et.size /= 2; | |
5f4273c7 | 14855 | |
5287ad62 JB |
14856 | /* If immediate is zero then we are a pseudo-instruction for |
14857 | VMOVN.I<size> <Dd>, <Qm> */ | |
14858 | if (imm == 0) | |
14859 | { | |
14860 | inst.operands[2].present = 0; | |
14861 | inst.instruction = N_MNEM_vmovn; | |
14862 | do_neon_movn (); | |
14863 | return; | |
14864 | } | |
5f4273c7 | 14865 | |
5287ad62 | 14866 | constraint (imm < 1 || (unsigned)imm > et.size, |
477330fc | 14867 | _("immediate out of range for narrowing operation")); |
5287ad62 JB |
14868 | neon_imm_shift (FALSE, 0, 0, et, et.size - imm); |
14869 | } | |
14870 | ||
14871 | static void | |
14872 | do_neon_shll (void) | |
14873 | { | |
14874 | /* FIXME: Type checking when lengthening. */ | |
14875 | struct neon_type_el et = neon_check_type (2, NS_QDI, | |
14876 | N_EQK | N_DBL, N_I8 | N_I16 | N_I32 | N_KEY); | |
14877 | unsigned imm = inst.operands[2].imm; | |
14878 | ||
14879 | if (imm == et.size) | |
14880 | { | |
14881 | /* Maximum shift variant. */ | |
88714cb8 | 14882 | NEON_ENCODE (INTEGER, inst); |
5287ad62 JB |
14883 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; |
14884 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
14885 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
14886 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
14887 | inst.instruction |= neon_logbits (et.size) << 18; | |
5f4273c7 | 14888 | |
88714cb8 | 14889 | neon_dp_fixup (&inst); |
5287ad62 JB |
14890 | } |
14891 | else | |
14892 | { | |
14893 | /* A more-specific type check for non-max versions. */ | |
14894 | et = neon_check_type (2, NS_QDI, | |
477330fc | 14895 | N_EQK | N_DBL, N_SU_32 | N_KEY); |
88714cb8 | 14896 | NEON_ENCODE (IMMED, inst); |
5287ad62 JB |
14897 | neon_imm_shift (TRUE, et.type == NT_unsigned, 0, et, imm); |
14898 | } | |
14899 | } | |
14900 | ||
037e8744 | 14901 | /* Check the various types for the VCVT instruction, and return which version |
5287ad62 JB |
14902 | the current instruction is. */ |
14903 | ||
6b9a8b67 MGD |
14904 | #define CVT_FLAVOUR_VAR \ |
14905 | CVT_VAR (s32_f32, N_S32, N_F32, whole_reg, "ftosls", "ftosis", "ftosizs") \ | |
14906 | CVT_VAR (u32_f32, N_U32, N_F32, whole_reg, "ftouls", "ftouis", "ftouizs") \ | |
14907 | CVT_VAR (f32_s32, N_F32, N_S32, whole_reg, "fsltos", "fsitos", NULL) \ | |
14908 | CVT_VAR (f32_u32, N_F32, N_U32, whole_reg, "fultos", "fuitos", NULL) \ | |
14909 | /* Half-precision conversions. */ \ | |
14910 | CVT_VAR (f32_f16, N_F32, N_F16, whole_reg, NULL, NULL, NULL) \ | |
14911 | CVT_VAR (f16_f32, N_F16, N_F32, whole_reg, NULL, NULL, NULL) \ | |
14912 | /* VFP instructions. */ \ | |
14913 | CVT_VAR (f32_f64, N_F32, N_F64, N_VFP, NULL, "fcvtsd", NULL) \ | |
14914 | CVT_VAR (f64_f32, N_F64, N_F32, N_VFP, NULL, "fcvtds", NULL) \ | |
14915 | CVT_VAR (s32_f64, N_S32, N_F64 | key, N_VFP, "ftosld", "ftosid", "ftosizd") \ | |
14916 | CVT_VAR (u32_f64, N_U32, N_F64 | key, N_VFP, "ftould", "ftouid", "ftouizd") \ | |
14917 | CVT_VAR (f64_s32, N_F64 | key, N_S32, N_VFP, "fsltod", "fsitod", NULL) \ | |
14918 | CVT_VAR (f64_u32, N_F64 | key, N_U32, N_VFP, "fultod", "fuitod", NULL) \ | |
14919 | /* VFP instructions with bitshift. */ \ | |
14920 | CVT_VAR (f32_s16, N_F32 | key, N_S16, N_VFP, "fshtos", NULL, NULL) \ | |
14921 | CVT_VAR (f32_u16, N_F32 | key, N_U16, N_VFP, "fuhtos", NULL, NULL) \ | |
14922 | CVT_VAR (f64_s16, N_F64 | key, N_S16, N_VFP, "fshtod", NULL, NULL) \ | |
14923 | CVT_VAR (f64_u16, N_F64 | key, N_U16, N_VFP, "fuhtod", NULL, NULL) \ | |
14924 | CVT_VAR (s16_f32, N_S16, N_F32 | key, N_VFP, "ftoshs", NULL, NULL) \ | |
14925 | CVT_VAR (u16_f32, N_U16, N_F32 | key, N_VFP, "ftouhs", NULL, NULL) \ | |
14926 | CVT_VAR (s16_f64, N_S16, N_F64 | key, N_VFP, "ftoshd", NULL, NULL) \ | |
14927 | CVT_VAR (u16_f64, N_U16, N_F64 | key, N_VFP, "ftouhd", NULL, NULL) | |
14928 | ||
14929 | #define CVT_VAR(C, X, Y, R, BSN, CN, ZN) \ | |
14930 | neon_cvt_flavour_##C, | |
14931 | ||
14932 | /* The different types of conversions we can do. */ | |
14933 | enum neon_cvt_flavour | |
14934 | { | |
14935 | CVT_FLAVOUR_VAR | |
14936 | neon_cvt_flavour_invalid, | |
14937 | neon_cvt_flavour_first_fp = neon_cvt_flavour_f32_f64 | |
14938 | }; | |
14939 | ||
14940 | #undef CVT_VAR | |
14941 | ||
14942 | static enum neon_cvt_flavour | |
14943 | get_neon_cvt_flavour (enum neon_shape rs) | |
5287ad62 | 14944 | { |
6b9a8b67 MGD |
14945 | #define CVT_VAR(C,X,Y,R,BSN,CN,ZN) \ |
14946 | et = neon_check_type (2, rs, (R) | (X), (R) | (Y)); \ | |
14947 | if (et.type != NT_invtype) \ | |
14948 | { \ | |
14949 | inst.error = NULL; \ | |
14950 | return (neon_cvt_flavour_##C); \ | |
5287ad62 | 14951 | } |
6b9a8b67 | 14952 | |
5287ad62 | 14953 | struct neon_type_el et; |
037e8744 | 14954 | unsigned whole_reg = (rs == NS_FFI || rs == NS_FD || rs == NS_DF |
477330fc | 14955 | || rs == NS_FF) ? N_VFP : 0; |
037e8744 JB |
14956 | /* The instruction versions which take an immediate take one register |
14957 | argument, which is extended to the width of the full register. Thus the | |
14958 | "source" and "destination" registers must have the same width. Hack that | |
14959 | here by making the size equal to the key (wider, in this case) operand. */ | |
14960 | unsigned key = (rs == NS_QQI || rs == NS_DDI || rs == NS_FFI) ? N_KEY : 0; | |
5f4273c7 | 14961 | |
6b9a8b67 MGD |
14962 | CVT_FLAVOUR_VAR; |
14963 | ||
14964 | return neon_cvt_flavour_invalid; | |
5287ad62 JB |
14965 | #undef CVT_VAR |
14966 | } | |
14967 | ||
7e8e6784 MGD |
14968 | enum neon_cvt_mode |
14969 | { | |
14970 | neon_cvt_mode_a, | |
14971 | neon_cvt_mode_n, | |
14972 | neon_cvt_mode_p, | |
14973 | neon_cvt_mode_m, | |
14974 | neon_cvt_mode_z, | |
30bdf752 MGD |
14975 | neon_cvt_mode_x, |
14976 | neon_cvt_mode_r | |
7e8e6784 MGD |
14977 | }; |
14978 | ||
037e8744 JB |
14979 | /* Neon-syntax VFP conversions. */ |
14980 | ||
5287ad62 | 14981 | static void |
6b9a8b67 | 14982 | do_vfp_nsyn_cvt (enum neon_shape rs, enum neon_cvt_flavour flavour) |
5287ad62 | 14983 | { |
037e8744 | 14984 | const char *opname = 0; |
5f4273c7 | 14985 | |
037e8744 | 14986 | if (rs == NS_DDI || rs == NS_QQI || rs == NS_FFI) |
5287ad62 | 14987 | { |
037e8744 JB |
14988 | /* Conversions with immediate bitshift. */ |
14989 | const char *enc[] = | |
477330fc | 14990 | { |
6b9a8b67 MGD |
14991 | #define CVT_VAR(C,A,B,R,BSN,CN,ZN) BSN, |
14992 | CVT_FLAVOUR_VAR | |
14993 | NULL | |
14994 | #undef CVT_VAR | |
477330fc | 14995 | }; |
037e8744 | 14996 | |
6b9a8b67 | 14997 | if (flavour < (int) ARRAY_SIZE (enc)) |
477330fc RM |
14998 | { |
14999 | opname = enc[flavour]; | |
15000 | constraint (inst.operands[0].reg != inst.operands[1].reg, | |
15001 | _("operands 0 and 1 must be the same register")); | |
15002 | inst.operands[1] = inst.operands[2]; | |
15003 | memset (&inst.operands[2], '\0', sizeof (inst.operands[2])); | |
15004 | } | |
5287ad62 JB |
15005 | } |
15006 | else | |
15007 | { | |
037e8744 JB |
15008 | /* Conversions without bitshift. */ |
15009 | const char *enc[] = | |
477330fc | 15010 | { |
6b9a8b67 MGD |
15011 | #define CVT_VAR(C,A,B,R,BSN,CN,ZN) CN, |
15012 | CVT_FLAVOUR_VAR | |
15013 | NULL | |
15014 | #undef CVT_VAR | |
477330fc | 15015 | }; |
037e8744 | 15016 | |
6b9a8b67 | 15017 | if (flavour < (int) ARRAY_SIZE (enc)) |
477330fc | 15018 | opname = enc[flavour]; |
037e8744 JB |
15019 | } |
15020 | ||
15021 | if (opname) | |
15022 | do_vfp_nsyn_opcode (opname); | |
15023 | } | |
15024 | ||
15025 | static void | |
15026 | do_vfp_nsyn_cvtz (void) | |
15027 | { | |
15028 | enum neon_shape rs = neon_select_shape (NS_FF, NS_FD, NS_NULL); | |
6b9a8b67 | 15029 | enum neon_cvt_flavour flavour = get_neon_cvt_flavour (rs); |
037e8744 JB |
15030 | const char *enc[] = |
15031 | { | |
6b9a8b67 MGD |
15032 | #define CVT_VAR(C,A,B,R,BSN,CN,ZN) ZN, |
15033 | CVT_FLAVOUR_VAR | |
15034 | NULL | |
15035 | #undef CVT_VAR | |
037e8744 JB |
15036 | }; |
15037 | ||
6b9a8b67 | 15038 | if (flavour < (int) ARRAY_SIZE (enc) && enc[flavour]) |
037e8744 JB |
15039 | do_vfp_nsyn_opcode (enc[flavour]); |
15040 | } | |
f31fef98 | 15041 | |
037e8744 | 15042 | static void |
bacebabc | 15043 | do_vfp_nsyn_cvt_fpv8 (enum neon_cvt_flavour flavour, |
7e8e6784 MGD |
15044 | enum neon_cvt_mode mode) |
15045 | { | |
15046 | int sz, op; | |
15047 | int rm; | |
15048 | ||
a715796b TG |
15049 | /* Targets like FPv5-SP-D16 don't support FP v8 instructions with |
15050 | D register operands. */ | |
15051 | if (flavour == neon_cvt_flavour_s32_f64 | |
15052 | || flavour == neon_cvt_flavour_u32_f64) | |
15053 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_vfp_ext_armv8), | |
15054 | _(BAD_FPU)); | |
15055 | ||
7e8e6784 MGD |
15056 | set_it_insn_type (OUTSIDE_IT_INSN); |
15057 | ||
15058 | switch (flavour) | |
15059 | { | |
15060 | case neon_cvt_flavour_s32_f64: | |
15061 | sz = 1; | |
827f64ff | 15062 | op = 1; |
7e8e6784 MGD |
15063 | break; |
15064 | case neon_cvt_flavour_s32_f32: | |
15065 | sz = 0; | |
15066 | op = 1; | |
15067 | break; | |
15068 | case neon_cvt_flavour_u32_f64: | |
15069 | sz = 1; | |
15070 | op = 0; | |
15071 | break; | |
15072 | case neon_cvt_flavour_u32_f32: | |
15073 | sz = 0; | |
15074 | op = 0; | |
15075 | break; | |
15076 | default: | |
15077 | first_error (_("invalid instruction shape")); | |
15078 | return; | |
15079 | } | |
15080 | ||
15081 | switch (mode) | |
15082 | { | |
15083 | case neon_cvt_mode_a: rm = 0; break; | |
15084 | case neon_cvt_mode_n: rm = 1; break; | |
15085 | case neon_cvt_mode_p: rm = 2; break; | |
15086 | case neon_cvt_mode_m: rm = 3; break; | |
15087 | default: first_error (_("invalid rounding mode")); return; | |
15088 | } | |
15089 | ||
15090 | NEON_ENCODE (FPV8, inst); | |
15091 | encode_arm_vfp_reg (inst.operands[0].reg, VFP_REG_Sd); | |
15092 | encode_arm_vfp_reg (inst.operands[1].reg, sz == 1 ? VFP_REG_Dm : VFP_REG_Sm); | |
15093 | inst.instruction |= sz << 8; | |
15094 | inst.instruction |= op << 7; | |
15095 | inst.instruction |= rm << 16; | |
15096 | inst.instruction |= 0xf0000000; | |
15097 | inst.is_neon = TRUE; | |
15098 | } | |
15099 | ||
15100 | static void | |
15101 | do_neon_cvt_1 (enum neon_cvt_mode mode) | |
037e8744 JB |
15102 | { |
15103 | enum neon_shape rs = neon_select_shape (NS_DDI, NS_QQI, NS_FFI, NS_DD, NS_QQ, | |
8e79c3df | 15104 | NS_FD, NS_DF, NS_FF, NS_QD, NS_DQ, NS_NULL); |
6b9a8b67 | 15105 | enum neon_cvt_flavour flavour = get_neon_cvt_flavour (rs); |
037e8744 | 15106 | |
e3e535bc | 15107 | /* PR11109: Handle round-to-zero for VCVT conversions. */ |
7e8e6784 | 15108 | if (mode == neon_cvt_mode_z |
e3e535bc | 15109 | && ARM_CPU_HAS_FEATURE (cpu_variant, fpu_arch_vfp_v2) |
bacebabc RM |
15110 | && (flavour == neon_cvt_flavour_s32_f32 |
15111 | || flavour == neon_cvt_flavour_u32_f32 | |
15112 | || flavour == neon_cvt_flavour_s32_f64 | |
6b9a8b67 | 15113 | || flavour == neon_cvt_flavour_u32_f64) |
e3e535bc NC |
15114 | && (rs == NS_FD || rs == NS_FF)) |
15115 | { | |
15116 | do_vfp_nsyn_cvtz (); | |
15117 | return; | |
15118 | } | |
15119 | ||
037e8744 | 15120 | /* VFP rather than Neon conversions. */ |
6b9a8b67 | 15121 | if (flavour >= neon_cvt_flavour_first_fp) |
037e8744 | 15122 | { |
7e8e6784 MGD |
15123 | if (mode == neon_cvt_mode_x || mode == neon_cvt_mode_z) |
15124 | do_vfp_nsyn_cvt (rs, flavour); | |
15125 | else | |
15126 | do_vfp_nsyn_cvt_fpv8 (flavour, mode); | |
15127 | ||
037e8744 JB |
15128 | return; |
15129 | } | |
15130 | ||
15131 | switch (rs) | |
15132 | { | |
15133 | case NS_DDI: | |
15134 | case NS_QQI: | |
15135 | { | |
477330fc RM |
15136 | unsigned immbits; |
15137 | unsigned enctab[] = { 0x0000100, 0x1000100, 0x0, 0x1000000 }; | |
35997600 | 15138 | |
477330fc RM |
15139 | if (vfp_or_neon_is_neon (NEON_CHECK_CC | NEON_CHECK_ARCH) == FAIL) |
15140 | return; | |
037e8744 | 15141 | |
477330fc RM |
15142 | /* Fixed-point conversion with #0 immediate is encoded as an |
15143 | integer conversion. */ | |
15144 | if (inst.operands[2].present && inst.operands[2].imm == 0) | |
15145 | goto int_encode; | |
35997600 | 15146 | immbits = 32 - inst.operands[2].imm; |
477330fc RM |
15147 | NEON_ENCODE (IMMED, inst); |
15148 | if (flavour != neon_cvt_flavour_invalid) | |
15149 | inst.instruction |= enctab[flavour]; | |
15150 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
15151 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
15152 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
15153 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
15154 | inst.instruction |= neon_quad (rs) << 6; | |
15155 | inst.instruction |= 1 << 21; | |
15156 | inst.instruction |= immbits << 16; | |
15157 | ||
15158 | neon_dp_fixup (&inst); | |
037e8744 JB |
15159 | } |
15160 | break; | |
15161 | ||
15162 | case NS_DD: | |
15163 | case NS_QQ: | |
7e8e6784 MGD |
15164 | if (mode != neon_cvt_mode_x && mode != neon_cvt_mode_z) |
15165 | { | |
15166 | NEON_ENCODE (FLOAT, inst); | |
15167 | set_it_insn_type (OUTSIDE_IT_INSN); | |
15168 | ||
15169 | if (vfp_or_neon_is_neon (NEON_CHECK_CC | NEON_CHECK_ARCH8) == FAIL) | |
15170 | return; | |
15171 | ||
15172 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
15173 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
15174 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
15175 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
15176 | inst.instruction |= neon_quad (rs) << 6; | |
15177 | inst.instruction |= (flavour == neon_cvt_flavour_u32_f32) << 7; | |
15178 | inst.instruction |= mode << 8; | |
15179 | if (thumb_mode) | |
15180 | inst.instruction |= 0xfc000000; | |
15181 | else | |
15182 | inst.instruction |= 0xf0000000; | |
15183 | } | |
15184 | else | |
15185 | { | |
037e8744 | 15186 | int_encode: |
7e8e6784 MGD |
15187 | { |
15188 | unsigned enctab[] = { 0x100, 0x180, 0x0, 0x080 }; | |
037e8744 | 15189 | |
7e8e6784 | 15190 | NEON_ENCODE (INTEGER, inst); |
037e8744 | 15191 | |
7e8e6784 MGD |
15192 | if (vfp_or_neon_is_neon (NEON_CHECK_CC | NEON_CHECK_ARCH) == FAIL) |
15193 | return; | |
037e8744 | 15194 | |
7e8e6784 MGD |
15195 | if (flavour != neon_cvt_flavour_invalid) |
15196 | inst.instruction |= enctab[flavour]; | |
037e8744 | 15197 | |
7e8e6784 MGD |
15198 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; |
15199 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
15200 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
15201 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
15202 | inst.instruction |= neon_quad (rs) << 6; | |
15203 | inst.instruction |= 2 << 18; | |
037e8744 | 15204 | |
7e8e6784 MGD |
15205 | neon_dp_fixup (&inst); |
15206 | } | |
15207 | } | |
15208 | break; | |
037e8744 | 15209 | |
8e79c3df CM |
15210 | /* Half-precision conversions for Advanced SIMD -- neon. */ |
15211 | case NS_QD: | |
15212 | case NS_DQ: | |
15213 | ||
15214 | if ((rs == NS_DQ) | |
15215 | && (inst.vectype.el[0].size != 16 || inst.vectype.el[1].size != 32)) | |
15216 | { | |
15217 | as_bad (_("operand size must match register width")); | |
15218 | break; | |
15219 | } | |
15220 | ||
15221 | if ((rs == NS_QD) | |
15222 | && ((inst.vectype.el[0].size != 32 || inst.vectype.el[1].size != 16))) | |
15223 | { | |
15224 | as_bad (_("operand size must match register width")); | |
15225 | break; | |
15226 | } | |
15227 | ||
15228 | if (rs == NS_DQ) | |
477330fc | 15229 | inst.instruction = 0x3b60600; |
8e79c3df CM |
15230 | else |
15231 | inst.instruction = 0x3b60700; | |
15232 | ||
15233 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
15234 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
15235 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
15236 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
88714cb8 | 15237 | neon_dp_fixup (&inst); |
8e79c3df CM |
15238 | break; |
15239 | ||
037e8744 JB |
15240 | default: |
15241 | /* Some VFP conversions go here (s32 <-> f32, u32 <-> f32). */ | |
7e8e6784 MGD |
15242 | if (mode == neon_cvt_mode_x || mode == neon_cvt_mode_z) |
15243 | do_vfp_nsyn_cvt (rs, flavour); | |
15244 | else | |
15245 | do_vfp_nsyn_cvt_fpv8 (flavour, mode); | |
5287ad62 | 15246 | } |
5287ad62 JB |
15247 | } |
15248 | ||
e3e535bc NC |
15249 | static void |
15250 | do_neon_cvtr (void) | |
15251 | { | |
7e8e6784 | 15252 | do_neon_cvt_1 (neon_cvt_mode_x); |
e3e535bc NC |
15253 | } |
15254 | ||
15255 | static void | |
15256 | do_neon_cvt (void) | |
15257 | { | |
7e8e6784 MGD |
15258 | do_neon_cvt_1 (neon_cvt_mode_z); |
15259 | } | |
15260 | ||
15261 | static void | |
15262 | do_neon_cvta (void) | |
15263 | { | |
15264 | do_neon_cvt_1 (neon_cvt_mode_a); | |
15265 | } | |
15266 | ||
15267 | static void | |
15268 | do_neon_cvtn (void) | |
15269 | { | |
15270 | do_neon_cvt_1 (neon_cvt_mode_n); | |
15271 | } | |
15272 | ||
15273 | static void | |
15274 | do_neon_cvtp (void) | |
15275 | { | |
15276 | do_neon_cvt_1 (neon_cvt_mode_p); | |
15277 | } | |
15278 | ||
15279 | static void | |
15280 | do_neon_cvtm (void) | |
15281 | { | |
15282 | do_neon_cvt_1 (neon_cvt_mode_m); | |
e3e535bc NC |
15283 | } |
15284 | ||
8e79c3df | 15285 | static void |
c70a8987 | 15286 | do_neon_cvttb_2 (bfd_boolean t, bfd_boolean to, bfd_boolean is_double) |
8e79c3df | 15287 | { |
c70a8987 MGD |
15288 | if (is_double) |
15289 | mark_feature_used (&fpu_vfp_ext_armv8); | |
8e79c3df | 15290 | |
c70a8987 MGD |
15291 | encode_arm_vfp_reg (inst.operands[0].reg, |
15292 | (is_double && !to) ? VFP_REG_Dd : VFP_REG_Sd); | |
15293 | encode_arm_vfp_reg (inst.operands[1].reg, | |
15294 | (is_double && to) ? VFP_REG_Dm : VFP_REG_Sm); | |
15295 | inst.instruction |= to ? 0x10000 : 0; | |
15296 | inst.instruction |= t ? 0x80 : 0; | |
15297 | inst.instruction |= is_double ? 0x100 : 0; | |
15298 | do_vfp_cond_or_thumb (); | |
15299 | } | |
8e79c3df | 15300 | |
c70a8987 MGD |
15301 | static void |
15302 | do_neon_cvttb_1 (bfd_boolean t) | |
15303 | { | |
15304 | enum neon_shape rs = neon_select_shape (NS_FF, NS_FD, NS_DF, NS_NULL); | |
8e79c3df | 15305 | |
c70a8987 MGD |
15306 | if (rs == NS_NULL) |
15307 | return; | |
15308 | else if (neon_check_type (2, rs, N_F16, N_F32 | N_VFP).type != NT_invtype) | |
15309 | { | |
15310 | inst.error = NULL; | |
15311 | do_neon_cvttb_2 (t, /*to=*/TRUE, /*is_double=*/FALSE); | |
15312 | } | |
15313 | else if (neon_check_type (2, rs, N_F32 | N_VFP, N_F16).type != NT_invtype) | |
15314 | { | |
15315 | inst.error = NULL; | |
15316 | do_neon_cvttb_2 (t, /*to=*/FALSE, /*is_double=*/FALSE); | |
15317 | } | |
15318 | else if (neon_check_type (2, rs, N_F16, N_F64 | N_VFP).type != NT_invtype) | |
15319 | { | |
a715796b TG |
15320 | /* The VCVTB and VCVTT instructions with D-register operands |
15321 | don't work for SP only targets. */ | |
15322 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_vfp_ext_armv8), | |
15323 | _(BAD_FPU)); | |
15324 | ||
c70a8987 MGD |
15325 | inst.error = NULL; |
15326 | do_neon_cvttb_2 (t, /*to=*/TRUE, /*is_double=*/TRUE); | |
15327 | } | |
15328 | else if (neon_check_type (2, rs, N_F64 | N_VFP, N_F16).type != NT_invtype) | |
15329 | { | |
a715796b TG |
15330 | /* The VCVTB and VCVTT instructions with D-register operands |
15331 | don't work for SP only targets. */ | |
15332 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_vfp_ext_armv8), | |
15333 | _(BAD_FPU)); | |
15334 | ||
c70a8987 MGD |
15335 | inst.error = NULL; |
15336 | do_neon_cvttb_2 (t, /*to=*/FALSE, /*is_double=*/TRUE); | |
15337 | } | |
15338 | else | |
15339 | return; | |
15340 | } | |
15341 | ||
15342 | static void | |
15343 | do_neon_cvtb (void) | |
15344 | { | |
15345 | do_neon_cvttb_1 (FALSE); | |
8e79c3df CM |
15346 | } |
15347 | ||
15348 | ||
15349 | static void | |
15350 | do_neon_cvtt (void) | |
15351 | { | |
c70a8987 | 15352 | do_neon_cvttb_1 (TRUE); |
8e79c3df CM |
15353 | } |
15354 | ||
5287ad62 JB |
15355 | static void |
15356 | neon_move_immediate (void) | |
15357 | { | |
037e8744 JB |
15358 | enum neon_shape rs = neon_select_shape (NS_DI, NS_QI, NS_NULL); |
15359 | struct neon_type_el et = neon_check_type (2, rs, | |
15360 | N_I8 | N_I16 | N_I32 | N_I64 | N_F32 | N_KEY, N_EQK); | |
5287ad62 | 15361 | unsigned immlo, immhi = 0, immbits; |
c96612cc | 15362 | int op, cmode, float_p; |
5287ad62 | 15363 | |
037e8744 | 15364 | constraint (et.type == NT_invtype, |
477330fc | 15365 | _("operand size must be specified for immediate VMOV")); |
037e8744 | 15366 | |
5287ad62 JB |
15367 | /* We start out as an MVN instruction if OP = 1, MOV otherwise. */ |
15368 | op = (inst.instruction & (1 << 5)) != 0; | |
15369 | ||
15370 | immlo = inst.operands[1].imm; | |
15371 | if (inst.operands[1].regisimm) | |
15372 | immhi = inst.operands[1].reg; | |
15373 | ||
15374 | constraint (et.size < 32 && (immlo & ~((1 << et.size) - 1)) != 0, | |
477330fc | 15375 | _("immediate has bits set outside the operand size")); |
5287ad62 | 15376 | |
c96612cc JB |
15377 | float_p = inst.operands[1].immisfloat; |
15378 | ||
15379 | if ((cmode = neon_cmode_for_move_imm (immlo, immhi, float_p, &immbits, &op, | |
477330fc | 15380 | et.size, et.type)) == FAIL) |
5287ad62 JB |
15381 | { |
15382 | /* Invert relevant bits only. */ | |
15383 | neon_invert_size (&immlo, &immhi, et.size); | |
15384 | /* Flip from VMOV/VMVN to VMVN/VMOV. Some immediate types are unavailable | |
477330fc RM |
15385 | with one or the other; those cases are caught by |
15386 | neon_cmode_for_move_imm. */ | |
5287ad62 | 15387 | op = !op; |
c96612cc JB |
15388 | if ((cmode = neon_cmode_for_move_imm (immlo, immhi, float_p, &immbits, |
15389 | &op, et.size, et.type)) == FAIL) | |
477330fc RM |
15390 | { |
15391 | first_error (_("immediate out of range")); | |
15392 | return; | |
15393 | } | |
5287ad62 JB |
15394 | } |
15395 | ||
15396 | inst.instruction &= ~(1 << 5); | |
15397 | inst.instruction |= op << 5; | |
15398 | ||
15399 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
15400 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
037e8744 | 15401 | inst.instruction |= neon_quad (rs) << 6; |
5287ad62 JB |
15402 | inst.instruction |= cmode << 8; |
15403 | ||
15404 | neon_write_immbits (immbits); | |
15405 | } | |
15406 | ||
15407 | static void | |
15408 | do_neon_mvn (void) | |
15409 | { | |
15410 | if (inst.operands[1].isreg) | |
15411 | { | |
037e8744 | 15412 | enum neon_shape rs = neon_select_shape (NS_DD, NS_QQ, NS_NULL); |
5f4273c7 | 15413 | |
88714cb8 | 15414 | NEON_ENCODE (INTEGER, inst); |
5287ad62 JB |
15415 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; |
15416 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
15417 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
15418 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
037e8744 | 15419 | inst.instruction |= neon_quad (rs) << 6; |
5287ad62 JB |
15420 | } |
15421 | else | |
15422 | { | |
88714cb8 | 15423 | NEON_ENCODE (IMMED, inst); |
5287ad62 JB |
15424 | neon_move_immediate (); |
15425 | } | |
15426 | ||
88714cb8 | 15427 | neon_dp_fixup (&inst); |
5287ad62 JB |
15428 | } |
15429 | ||
15430 | /* Encode instructions of form: | |
15431 | ||
15432 | |28/24|23|22|21 20|19 16|15 12|11 8|7|6|5|4|3 0| | |
5f4273c7 | 15433 | | U |x |D |size | Rn | Rd |x x x x|N|x|M|x| Rm | */ |
5287ad62 JB |
15434 | |
15435 | static void | |
15436 | neon_mixed_length (struct neon_type_el et, unsigned size) | |
15437 | { | |
15438 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
15439 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
15440 | inst.instruction |= LOW4 (inst.operands[1].reg) << 16; | |
15441 | inst.instruction |= HI1 (inst.operands[1].reg) << 7; | |
15442 | inst.instruction |= LOW4 (inst.operands[2].reg); | |
15443 | inst.instruction |= HI1 (inst.operands[2].reg) << 5; | |
15444 | inst.instruction |= (et.type == NT_unsigned) << 24; | |
15445 | inst.instruction |= neon_logbits (size) << 20; | |
5f4273c7 | 15446 | |
88714cb8 | 15447 | neon_dp_fixup (&inst); |
5287ad62 JB |
15448 | } |
15449 | ||
15450 | static void | |
15451 | do_neon_dyadic_long (void) | |
15452 | { | |
15453 | /* FIXME: Type checking for lengthening op. */ | |
15454 | struct neon_type_el et = neon_check_type (3, NS_QDD, | |
15455 | N_EQK | N_DBL, N_EQK, N_SU_32 | N_KEY); | |
15456 | neon_mixed_length (et, et.size); | |
15457 | } | |
15458 | ||
15459 | static void | |
15460 | do_neon_abal (void) | |
15461 | { | |
15462 | struct neon_type_el et = neon_check_type (3, NS_QDD, | |
15463 | N_EQK | N_INT | N_DBL, N_EQK, N_SU_32 | N_KEY); | |
15464 | neon_mixed_length (et, et.size); | |
15465 | } | |
15466 | ||
15467 | static void | |
15468 | neon_mac_reg_scalar_long (unsigned regtypes, unsigned scalartypes) | |
15469 | { | |
15470 | if (inst.operands[2].isscalar) | |
15471 | { | |
dcbf9037 | 15472 | struct neon_type_el et = neon_check_type (3, NS_QDS, |
477330fc | 15473 | N_EQK | N_DBL, N_EQK, regtypes | N_KEY); |
88714cb8 | 15474 | NEON_ENCODE (SCALAR, inst); |
5287ad62 JB |
15475 | neon_mul_mac (et, et.type == NT_unsigned); |
15476 | } | |
15477 | else | |
15478 | { | |
15479 | struct neon_type_el et = neon_check_type (3, NS_QDD, | |
477330fc | 15480 | N_EQK | N_DBL, N_EQK, scalartypes | N_KEY); |
88714cb8 | 15481 | NEON_ENCODE (INTEGER, inst); |
5287ad62 JB |
15482 | neon_mixed_length (et, et.size); |
15483 | } | |
15484 | } | |
15485 | ||
15486 | static void | |
15487 | do_neon_mac_maybe_scalar_long (void) | |
15488 | { | |
15489 | neon_mac_reg_scalar_long (N_S16 | N_S32 | N_U16 | N_U32, N_SU_32); | |
15490 | } | |
15491 | ||
15492 | static void | |
15493 | do_neon_dyadic_wide (void) | |
15494 | { | |
15495 | struct neon_type_el et = neon_check_type (3, NS_QQD, | |
15496 | N_EQK | N_DBL, N_EQK | N_DBL, N_SU_32 | N_KEY); | |
15497 | neon_mixed_length (et, et.size); | |
15498 | } | |
15499 | ||
15500 | static void | |
15501 | do_neon_dyadic_narrow (void) | |
15502 | { | |
15503 | struct neon_type_el et = neon_check_type (3, NS_QDD, | |
15504 | N_EQK | N_DBL, N_EQK, N_I16 | N_I32 | N_I64 | N_KEY); | |
428e3f1f PB |
15505 | /* Operand sign is unimportant, and the U bit is part of the opcode, |
15506 | so force the operand type to integer. */ | |
15507 | et.type = NT_integer; | |
5287ad62 JB |
15508 | neon_mixed_length (et, et.size / 2); |
15509 | } | |
15510 | ||
15511 | static void | |
15512 | do_neon_mul_sat_scalar_long (void) | |
15513 | { | |
15514 | neon_mac_reg_scalar_long (N_S16 | N_S32, N_S16 | N_S32); | |
15515 | } | |
15516 | ||
15517 | static void | |
15518 | do_neon_vmull (void) | |
15519 | { | |
15520 | if (inst.operands[2].isscalar) | |
15521 | do_neon_mac_maybe_scalar_long (); | |
15522 | else | |
15523 | { | |
15524 | struct neon_type_el et = neon_check_type (3, NS_QDD, | |
477330fc | 15525 | N_EQK | N_DBL, N_EQK, N_SU_32 | N_P8 | N_P64 | N_KEY); |
4f51b4bd | 15526 | |
5287ad62 | 15527 | if (et.type == NT_poly) |
477330fc | 15528 | NEON_ENCODE (POLY, inst); |
5287ad62 | 15529 | else |
477330fc | 15530 | NEON_ENCODE (INTEGER, inst); |
4f51b4bd MGD |
15531 | |
15532 | /* For polynomial encoding the U bit must be zero, and the size must | |
15533 | be 8 (encoded as 0b00) or, on ARMv8 or later 64 (encoded, non | |
15534 | obviously, as 0b10). */ | |
15535 | if (et.size == 64) | |
15536 | { | |
15537 | /* Check we're on the correct architecture. */ | |
15538 | if (!mark_feature_used (&fpu_crypto_ext_armv8)) | |
15539 | inst.error = | |
15540 | _("Instruction form not available on this architecture."); | |
15541 | ||
15542 | et.size = 32; | |
15543 | } | |
15544 | ||
5287ad62 JB |
15545 | neon_mixed_length (et, et.size); |
15546 | } | |
15547 | } | |
15548 | ||
15549 | static void | |
15550 | do_neon_ext (void) | |
15551 | { | |
037e8744 | 15552 | enum neon_shape rs = neon_select_shape (NS_DDDI, NS_QQQI, NS_NULL); |
5287ad62 JB |
15553 | struct neon_type_el et = neon_check_type (3, rs, |
15554 | N_EQK, N_EQK, N_8 | N_16 | N_32 | N_64 | N_KEY); | |
15555 | unsigned imm = (inst.operands[3].imm * et.size) / 8; | |
35997600 NC |
15556 | |
15557 | constraint (imm >= (unsigned) (neon_quad (rs) ? 16 : 8), | |
15558 | _("shift out of range")); | |
5287ad62 JB |
15559 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; |
15560 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
15561 | inst.instruction |= LOW4 (inst.operands[1].reg) << 16; | |
15562 | inst.instruction |= HI1 (inst.operands[1].reg) << 7; | |
15563 | inst.instruction |= LOW4 (inst.operands[2].reg); | |
15564 | inst.instruction |= HI1 (inst.operands[2].reg) << 5; | |
037e8744 | 15565 | inst.instruction |= neon_quad (rs) << 6; |
5287ad62 | 15566 | inst.instruction |= imm << 8; |
5f4273c7 | 15567 | |
88714cb8 | 15568 | neon_dp_fixup (&inst); |
5287ad62 JB |
15569 | } |
15570 | ||
15571 | static void | |
15572 | do_neon_rev (void) | |
15573 | { | |
037e8744 | 15574 | enum neon_shape rs = neon_select_shape (NS_DD, NS_QQ, NS_NULL); |
5287ad62 JB |
15575 | struct neon_type_el et = neon_check_type (2, rs, |
15576 | N_EQK, N_8 | N_16 | N_32 | N_KEY); | |
15577 | unsigned op = (inst.instruction >> 7) & 3; | |
15578 | /* N (width of reversed regions) is encoded as part of the bitmask. We | |
15579 | extract it here to check the elements to be reversed are smaller. | |
15580 | Otherwise we'd get a reserved instruction. */ | |
15581 | unsigned elsize = (op == 2) ? 16 : (op == 1) ? 32 : (op == 0) ? 64 : 0; | |
9c2799c2 | 15582 | gas_assert (elsize != 0); |
5287ad62 | 15583 | constraint (et.size >= elsize, |
477330fc | 15584 | _("elements must be smaller than reversal region")); |
037e8744 | 15585 | neon_two_same (neon_quad (rs), 1, et.size); |
5287ad62 JB |
15586 | } |
15587 | ||
15588 | static void | |
15589 | do_neon_dup (void) | |
15590 | { | |
15591 | if (inst.operands[1].isscalar) | |
15592 | { | |
037e8744 | 15593 | enum neon_shape rs = neon_select_shape (NS_DS, NS_QS, NS_NULL); |
dcbf9037 | 15594 | struct neon_type_el et = neon_check_type (2, rs, |
477330fc | 15595 | N_EQK, N_8 | N_16 | N_32 | N_KEY); |
5287ad62 | 15596 | unsigned sizebits = et.size >> 3; |
dcbf9037 | 15597 | unsigned dm = NEON_SCALAR_REG (inst.operands[1].reg); |
5287ad62 | 15598 | int logsize = neon_logbits (et.size); |
dcbf9037 | 15599 | unsigned x = NEON_SCALAR_INDEX (inst.operands[1].reg) << logsize; |
037e8744 JB |
15600 | |
15601 | if (vfp_or_neon_is_neon (NEON_CHECK_CC) == FAIL) | |
477330fc | 15602 | return; |
037e8744 | 15603 | |
88714cb8 | 15604 | NEON_ENCODE (SCALAR, inst); |
5287ad62 JB |
15605 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; |
15606 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
15607 | inst.instruction |= LOW4 (dm); | |
15608 | inst.instruction |= HI1 (dm) << 5; | |
037e8744 | 15609 | inst.instruction |= neon_quad (rs) << 6; |
5287ad62 JB |
15610 | inst.instruction |= x << 17; |
15611 | inst.instruction |= sizebits << 16; | |
5f4273c7 | 15612 | |
88714cb8 | 15613 | neon_dp_fixup (&inst); |
5287ad62 JB |
15614 | } |
15615 | else | |
15616 | { | |
037e8744 JB |
15617 | enum neon_shape rs = neon_select_shape (NS_DR, NS_QR, NS_NULL); |
15618 | struct neon_type_el et = neon_check_type (2, rs, | |
477330fc | 15619 | N_8 | N_16 | N_32 | N_KEY, N_EQK); |
5287ad62 | 15620 | /* Duplicate ARM register to lanes of vector. */ |
88714cb8 | 15621 | NEON_ENCODE (ARMREG, inst); |
5287ad62 | 15622 | switch (et.size) |
477330fc RM |
15623 | { |
15624 | case 8: inst.instruction |= 0x400000; break; | |
15625 | case 16: inst.instruction |= 0x000020; break; | |
15626 | case 32: inst.instruction |= 0x000000; break; | |
15627 | default: break; | |
15628 | } | |
5287ad62 JB |
15629 | inst.instruction |= LOW4 (inst.operands[1].reg) << 12; |
15630 | inst.instruction |= LOW4 (inst.operands[0].reg) << 16; | |
15631 | inst.instruction |= HI1 (inst.operands[0].reg) << 7; | |
037e8744 | 15632 | inst.instruction |= neon_quad (rs) << 21; |
5287ad62 | 15633 | /* The encoding for this instruction is identical for the ARM and Thumb |
477330fc | 15634 | variants, except for the condition field. */ |
037e8744 | 15635 | do_vfp_cond_or_thumb (); |
5287ad62 JB |
15636 | } |
15637 | } | |
15638 | ||
15639 | /* VMOV has particularly many variations. It can be one of: | |
15640 | 0. VMOV<c><q> <Qd>, <Qm> | |
15641 | 1. VMOV<c><q> <Dd>, <Dm> | |
15642 | (Register operations, which are VORR with Rm = Rn.) | |
15643 | 2. VMOV<c><q>.<dt> <Qd>, #<imm> | |
15644 | 3. VMOV<c><q>.<dt> <Dd>, #<imm> | |
15645 | (Immediate loads.) | |
15646 | 4. VMOV<c><q>.<size> <Dn[x]>, <Rd> | |
15647 | (ARM register to scalar.) | |
15648 | 5. VMOV<c><q> <Dm>, <Rd>, <Rn> | |
15649 | (Two ARM registers to vector.) | |
15650 | 6. VMOV<c><q>.<dt> <Rd>, <Dn[x]> | |
15651 | (Scalar to ARM register.) | |
15652 | 7. VMOV<c><q> <Rd>, <Rn>, <Dm> | |
15653 | (Vector to two ARM registers.) | |
037e8744 JB |
15654 | 8. VMOV.F32 <Sd>, <Sm> |
15655 | 9. VMOV.F64 <Dd>, <Dm> | |
15656 | (VFP register moves.) | |
15657 | 10. VMOV.F32 <Sd>, #imm | |
15658 | 11. VMOV.F64 <Dd>, #imm | |
15659 | (VFP float immediate load.) | |
15660 | 12. VMOV <Rd>, <Sm> | |
15661 | (VFP single to ARM reg.) | |
15662 | 13. VMOV <Sd>, <Rm> | |
15663 | (ARM reg to VFP single.) | |
15664 | 14. VMOV <Rd>, <Re>, <Sn>, <Sm> | |
15665 | (Two ARM regs to two VFP singles.) | |
15666 | 15. VMOV <Sd>, <Se>, <Rn>, <Rm> | |
15667 | (Two VFP singles to two ARM regs.) | |
5f4273c7 | 15668 | |
037e8744 JB |
15669 | These cases can be disambiguated using neon_select_shape, except cases 1/9 |
15670 | and 3/11 which depend on the operand type too. | |
5f4273c7 | 15671 | |
5287ad62 | 15672 | All the encoded bits are hardcoded by this function. |
5f4273c7 | 15673 | |
b7fc2769 JB |
15674 | Cases 4, 6 may be used with VFPv1 and above (only 32-bit transfers!). |
15675 | Cases 5, 7 may be used with VFPv2 and above. | |
5f4273c7 | 15676 | |
5287ad62 | 15677 | FIXME: Some of the checking may be a bit sloppy (in a couple of cases you |
5f4273c7 | 15678 | can specify a type where it doesn't make sense to, and is ignored). */ |
5287ad62 JB |
15679 | |
15680 | static void | |
15681 | do_neon_mov (void) | |
15682 | { | |
037e8744 JB |
15683 | enum neon_shape rs = neon_select_shape (NS_RRFF, NS_FFRR, NS_DRR, NS_RRD, |
15684 | NS_QQ, NS_DD, NS_QI, NS_DI, NS_SR, NS_RS, NS_FF, NS_FI, NS_RF, NS_FR, | |
15685 | NS_NULL); | |
15686 | struct neon_type_el et; | |
15687 | const char *ldconst = 0; | |
5287ad62 | 15688 | |
037e8744 | 15689 | switch (rs) |
5287ad62 | 15690 | { |
037e8744 JB |
15691 | case NS_DD: /* case 1/9. */ |
15692 | et = neon_check_type (2, rs, N_EQK, N_F64 | N_KEY); | |
15693 | /* It is not an error here if no type is given. */ | |
15694 | inst.error = NULL; | |
15695 | if (et.type == NT_float && et.size == 64) | |
477330fc RM |
15696 | { |
15697 | do_vfp_nsyn_opcode ("fcpyd"); | |
15698 | break; | |
15699 | } | |
037e8744 | 15700 | /* fall through. */ |
5287ad62 | 15701 | |
037e8744 JB |
15702 | case NS_QQ: /* case 0/1. */ |
15703 | { | |
477330fc RM |
15704 | if (vfp_or_neon_is_neon (NEON_CHECK_CC | NEON_CHECK_ARCH) == FAIL) |
15705 | return; | |
15706 | /* The architecture manual I have doesn't explicitly state which | |
15707 | value the U bit should have for register->register moves, but | |
15708 | the equivalent VORR instruction has U = 0, so do that. */ | |
15709 | inst.instruction = 0x0200110; | |
15710 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
15711 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
15712 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
15713 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
15714 | inst.instruction |= LOW4 (inst.operands[1].reg) << 16; | |
15715 | inst.instruction |= HI1 (inst.operands[1].reg) << 7; | |
15716 | inst.instruction |= neon_quad (rs) << 6; | |
15717 | ||
15718 | neon_dp_fixup (&inst); | |
037e8744 JB |
15719 | } |
15720 | break; | |
5f4273c7 | 15721 | |
037e8744 JB |
15722 | case NS_DI: /* case 3/11. */ |
15723 | et = neon_check_type (2, rs, N_EQK, N_F64 | N_KEY); | |
15724 | inst.error = NULL; | |
15725 | if (et.type == NT_float && et.size == 64) | |
477330fc RM |
15726 | { |
15727 | /* case 11 (fconstd). */ | |
15728 | ldconst = "fconstd"; | |
15729 | goto encode_fconstd; | |
15730 | } | |
037e8744 JB |
15731 | /* fall through. */ |
15732 | ||
15733 | case NS_QI: /* case 2/3. */ | |
15734 | if (vfp_or_neon_is_neon (NEON_CHECK_CC | NEON_CHECK_ARCH) == FAIL) | |
477330fc | 15735 | return; |
037e8744 JB |
15736 | inst.instruction = 0x0800010; |
15737 | neon_move_immediate (); | |
88714cb8 | 15738 | neon_dp_fixup (&inst); |
5287ad62 | 15739 | break; |
5f4273c7 | 15740 | |
037e8744 JB |
15741 | case NS_SR: /* case 4. */ |
15742 | { | |
477330fc RM |
15743 | unsigned bcdebits = 0; |
15744 | int logsize; | |
15745 | unsigned dn = NEON_SCALAR_REG (inst.operands[0].reg); | |
15746 | unsigned x = NEON_SCALAR_INDEX (inst.operands[0].reg); | |
037e8744 | 15747 | |
05ac0ffb JB |
15748 | /* .<size> is optional here, defaulting to .32. */ |
15749 | if (inst.vectype.elems == 0 | |
15750 | && inst.operands[0].vectype.type == NT_invtype | |
15751 | && inst.operands[1].vectype.type == NT_invtype) | |
15752 | { | |
15753 | inst.vectype.el[0].type = NT_untyped; | |
15754 | inst.vectype.el[0].size = 32; | |
15755 | inst.vectype.elems = 1; | |
15756 | } | |
15757 | ||
477330fc RM |
15758 | et = neon_check_type (2, NS_NULL, N_8 | N_16 | N_32 | N_KEY, N_EQK); |
15759 | logsize = neon_logbits (et.size); | |
15760 | ||
15761 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_vfp_ext_v1), | |
15762 | _(BAD_FPU)); | |
15763 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_neon_ext_v1) | |
15764 | && et.size != 32, _(BAD_FPU)); | |
15765 | constraint (et.type == NT_invtype, _("bad type for scalar")); | |
15766 | constraint (x >= 64 / et.size, _("scalar index out of range")); | |
15767 | ||
15768 | switch (et.size) | |
15769 | { | |
15770 | case 8: bcdebits = 0x8; break; | |
15771 | case 16: bcdebits = 0x1; break; | |
15772 | case 32: bcdebits = 0x0; break; | |
15773 | default: ; | |
15774 | } | |
15775 | ||
15776 | bcdebits |= x << logsize; | |
15777 | ||
15778 | inst.instruction = 0xe000b10; | |
15779 | do_vfp_cond_or_thumb (); | |
15780 | inst.instruction |= LOW4 (dn) << 16; | |
15781 | inst.instruction |= HI1 (dn) << 7; | |
15782 | inst.instruction |= inst.operands[1].reg << 12; | |
15783 | inst.instruction |= (bcdebits & 3) << 5; | |
15784 | inst.instruction |= (bcdebits >> 2) << 21; | |
037e8744 JB |
15785 | } |
15786 | break; | |
5f4273c7 | 15787 | |
037e8744 | 15788 | case NS_DRR: /* case 5 (fmdrr). */ |
b7fc2769 | 15789 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_vfp_ext_v2), |
477330fc | 15790 | _(BAD_FPU)); |
b7fc2769 | 15791 | |
037e8744 JB |
15792 | inst.instruction = 0xc400b10; |
15793 | do_vfp_cond_or_thumb (); | |
15794 | inst.instruction |= LOW4 (inst.operands[0].reg); | |
15795 | inst.instruction |= HI1 (inst.operands[0].reg) << 5; | |
15796 | inst.instruction |= inst.operands[1].reg << 12; | |
15797 | inst.instruction |= inst.operands[2].reg << 16; | |
15798 | break; | |
5f4273c7 | 15799 | |
037e8744 JB |
15800 | case NS_RS: /* case 6. */ |
15801 | { | |
477330fc RM |
15802 | unsigned logsize; |
15803 | unsigned dn = NEON_SCALAR_REG (inst.operands[1].reg); | |
15804 | unsigned x = NEON_SCALAR_INDEX (inst.operands[1].reg); | |
15805 | unsigned abcdebits = 0; | |
037e8744 | 15806 | |
05ac0ffb JB |
15807 | /* .<dt> is optional here, defaulting to .32. */ |
15808 | if (inst.vectype.elems == 0 | |
15809 | && inst.operands[0].vectype.type == NT_invtype | |
15810 | && inst.operands[1].vectype.type == NT_invtype) | |
15811 | { | |
15812 | inst.vectype.el[0].type = NT_untyped; | |
15813 | inst.vectype.el[0].size = 32; | |
15814 | inst.vectype.elems = 1; | |
15815 | } | |
15816 | ||
91d6fa6a NC |
15817 | et = neon_check_type (2, NS_NULL, |
15818 | N_EQK, N_S8 | N_S16 | N_U8 | N_U16 | N_32 | N_KEY); | |
477330fc RM |
15819 | logsize = neon_logbits (et.size); |
15820 | ||
15821 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_vfp_ext_v1), | |
15822 | _(BAD_FPU)); | |
15823 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_neon_ext_v1) | |
15824 | && et.size != 32, _(BAD_FPU)); | |
15825 | constraint (et.type == NT_invtype, _("bad type for scalar")); | |
15826 | constraint (x >= 64 / et.size, _("scalar index out of range")); | |
15827 | ||
15828 | switch (et.size) | |
15829 | { | |
15830 | case 8: abcdebits = (et.type == NT_signed) ? 0x08 : 0x18; break; | |
15831 | case 16: abcdebits = (et.type == NT_signed) ? 0x01 : 0x11; break; | |
15832 | case 32: abcdebits = 0x00; break; | |
15833 | default: ; | |
15834 | } | |
15835 | ||
15836 | abcdebits |= x << logsize; | |
15837 | inst.instruction = 0xe100b10; | |
15838 | do_vfp_cond_or_thumb (); | |
15839 | inst.instruction |= LOW4 (dn) << 16; | |
15840 | inst.instruction |= HI1 (dn) << 7; | |
15841 | inst.instruction |= inst.operands[0].reg << 12; | |
15842 | inst.instruction |= (abcdebits & 3) << 5; | |
15843 | inst.instruction |= (abcdebits >> 2) << 21; | |
037e8744 JB |
15844 | } |
15845 | break; | |
5f4273c7 | 15846 | |
037e8744 JB |
15847 | case NS_RRD: /* case 7 (fmrrd). */ |
15848 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_vfp_ext_v2), | |
477330fc | 15849 | _(BAD_FPU)); |
037e8744 JB |
15850 | |
15851 | inst.instruction = 0xc500b10; | |
15852 | do_vfp_cond_or_thumb (); | |
15853 | inst.instruction |= inst.operands[0].reg << 12; | |
15854 | inst.instruction |= inst.operands[1].reg << 16; | |
15855 | inst.instruction |= LOW4 (inst.operands[2].reg); | |
15856 | inst.instruction |= HI1 (inst.operands[2].reg) << 5; | |
15857 | break; | |
5f4273c7 | 15858 | |
037e8744 JB |
15859 | case NS_FF: /* case 8 (fcpys). */ |
15860 | do_vfp_nsyn_opcode ("fcpys"); | |
15861 | break; | |
5f4273c7 | 15862 | |
037e8744 JB |
15863 | case NS_FI: /* case 10 (fconsts). */ |
15864 | ldconst = "fconsts"; | |
15865 | encode_fconstd: | |
15866 | if (is_quarter_float (inst.operands[1].imm)) | |
477330fc RM |
15867 | { |
15868 | inst.operands[1].imm = neon_qfloat_bits (inst.operands[1].imm); | |
15869 | do_vfp_nsyn_opcode (ldconst); | |
15870 | } | |
5287ad62 | 15871 | else |
477330fc | 15872 | first_error (_("immediate out of range")); |
037e8744 | 15873 | break; |
5f4273c7 | 15874 | |
037e8744 JB |
15875 | case NS_RF: /* case 12 (fmrs). */ |
15876 | do_vfp_nsyn_opcode ("fmrs"); | |
15877 | break; | |
5f4273c7 | 15878 | |
037e8744 JB |
15879 | case NS_FR: /* case 13 (fmsr). */ |
15880 | do_vfp_nsyn_opcode ("fmsr"); | |
15881 | break; | |
5f4273c7 | 15882 | |
037e8744 JB |
15883 | /* The encoders for the fmrrs and fmsrr instructions expect three operands |
15884 | (one of which is a list), but we have parsed four. Do some fiddling to | |
15885 | make the operands what do_vfp_reg2_from_sp2 and do_vfp_sp2_from_reg2 | |
15886 | expect. */ | |
15887 | case NS_RRFF: /* case 14 (fmrrs). */ | |
15888 | constraint (inst.operands[3].reg != inst.operands[2].reg + 1, | |
477330fc | 15889 | _("VFP registers must be adjacent")); |
037e8744 JB |
15890 | inst.operands[2].imm = 2; |
15891 | memset (&inst.operands[3], '\0', sizeof (inst.operands[3])); | |
15892 | do_vfp_nsyn_opcode ("fmrrs"); | |
15893 | break; | |
5f4273c7 | 15894 | |
037e8744 JB |
15895 | case NS_FFRR: /* case 15 (fmsrr). */ |
15896 | constraint (inst.operands[1].reg != inst.operands[0].reg + 1, | |
477330fc | 15897 | _("VFP registers must be adjacent")); |
037e8744 JB |
15898 | inst.operands[1] = inst.operands[2]; |
15899 | inst.operands[2] = inst.operands[3]; | |
15900 | inst.operands[0].imm = 2; | |
15901 | memset (&inst.operands[3], '\0', sizeof (inst.operands[3])); | |
15902 | do_vfp_nsyn_opcode ("fmsrr"); | |
5287ad62 | 15903 | break; |
5f4273c7 | 15904 | |
4c261dff NC |
15905 | case NS_NULL: |
15906 | /* neon_select_shape has determined that the instruction | |
15907 | shape is wrong and has already set the error message. */ | |
15908 | break; | |
15909 | ||
5287ad62 JB |
15910 | default: |
15911 | abort (); | |
15912 | } | |
15913 | } | |
15914 | ||
15915 | static void | |
15916 | do_neon_rshift_round_imm (void) | |
15917 | { | |
037e8744 | 15918 | enum neon_shape rs = neon_select_shape (NS_DDI, NS_QQI, NS_NULL); |
5287ad62 JB |
15919 | struct neon_type_el et = neon_check_type (2, rs, N_EQK, N_SU_ALL | N_KEY); |
15920 | int imm = inst.operands[2].imm; | |
15921 | ||
15922 | /* imm == 0 case is encoded as VMOV for V{R}SHR. */ | |
15923 | if (imm == 0) | |
15924 | { | |
15925 | inst.operands[2].present = 0; | |
15926 | do_neon_mov (); | |
15927 | return; | |
15928 | } | |
15929 | ||
15930 | constraint (imm < 1 || (unsigned)imm > et.size, | |
477330fc | 15931 | _("immediate out of range for shift")); |
037e8744 | 15932 | neon_imm_shift (TRUE, et.type == NT_unsigned, neon_quad (rs), et, |
477330fc | 15933 | et.size - imm); |
5287ad62 JB |
15934 | } |
15935 | ||
15936 | static void | |
15937 | do_neon_movl (void) | |
15938 | { | |
15939 | struct neon_type_el et = neon_check_type (2, NS_QD, | |
15940 | N_EQK | N_DBL, N_SU_32 | N_KEY); | |
15941 | unsigned sizebits = et.size >> 3; | |
15942 | inst.instruction |= sizebits << 19; | |
15943 | neon_two_same (0, et.type == NT_unsigned, -1); | |
15944 | } | |
15945 | ||
15946 | static void | |
15947 | do_neon_trn (void) | |
15948 | { | |
037e8744 | 15949 | enum neon_shape rs = neon_select_shape (NS_DD, NS_QQ, NS_NULL); |
5287ad62 JB |
15950 | struct neon_type_el et = neon_check_type (2, rs, |
15951 | N_EQK, N_8 | N_16 | N_32 | N_KEY); | |
88714cb8 | 15952 | NEON_ENCODE (INTEGER, inst); |
037e8744 | 15953 | neon_two_same (neon_quad (rs), 1, et.size); |
5287ad62 JB |
15954 | } |
15955 | ||
15956 | static void | |
15957 | do_neon_zip_uzp (void) | |
15958 | { | |
037e8744 | 15959 | enum neon_shape rs = neon_select_shape (NS_DD, NS_QQ, NS_NULL); |
5287ad62 JB |
15960 | struct neon_type_el et = neon_check_type (2, rs, |
15961 | N_EQK, N_8 | N_16 | N_32 | N_KEY); | |
15962 | if (rs == NS_DD && et.size == 32) | |
15963 | { | |
15964 | /* Special case: encode as VTRN.32 <Dd>, <Dm>. */ | |
15965 | inst.instruction = N_MNEM_vtrn; | |
15966 | do_neon_trn (); | |
15967 | return; | |
15968 | } | |
037e8744 | 15969 | neon_two_same (neon_quad (rs), 1, et.size); |
5287ad62 JB |
15970 | } |
15971 | ||
15972 | static void | |
15973 | do_neon_sat_abs_neg (void) | |
15974 | { | |
037e8744 | 15975 | enum neon_shape rs = neon_select_shape (NS_DD, NS_QQ, NS_NULL); |
5287ad62 JB |
15976 | struct neon_type_el et = neon_check_type (2, rs, |
15977 | N_EQK, N_S8 | N_S16 | N_S32 | N_KEY); | |
037e8744 | 15978 | neon_two_same (neon_quad (rs), 1, et.size); |
5287ad62 JB |
15979 | } |
15980 | ||
15981 | static void | |
15982 | do_neon_pair_long (void) | |
15983 | { | |
037e8744 | 15984 | enum neon_shape rs = neon_select_shape (NS_DD, NS_QQ, NS_NULL); |
5287ad62 JB |
15985 | struct neon_type_el et = neon_check_type (2, rs, N_EQK, N_SU_32 | N_KEY); |
15986 | /* Unsigned is encoded in OP field (bit 7) for these instruction. */ | |
15987 | inst.instruction |= (et.type == NT_unsigned) << 7; | |
037e8744 | 15988 | neon_two_same (neon_quad (rs), 1, et.size); |
5287ad62 JB |
15989 | } |
15990 | ||
15991 | static void | |
15992 | do_neon_recip_est (void) | |
15993 | { | |
037e8744 | 15994 | enum neon_shape rs = neon_select_shape (NS_DD, NS_QQ, NS_NULL); |
5287ad62 JB |
15995 | struct neon_type_el et = neon_check_type (2, rs, |
15996 | N_EQK | N_FLT, N_F32 | N_U32 | N_KEY); | |
15997 | inst.instruction |= (et.type == NT_float) << 8; | |
037e8744 | 15998 | neon_two_same (neon_quad (rs), 1, et.size); |
5287ad62 JB |
15999 | } |
16000 | ||
16001 | static void | |
16002 | do_neon_cls (void) | |
16003 | { | |
037e8744 | 16004 | enum neon_shape rs = neon_select_shape (NS_DD, NS_QQ, NS_NULL); |
5287ad62 JB |
16005 | struct neon_type_el et = neon_check_type (2, rs, |
16006 | N_EQK, N_S8 | N_S16 | N_S32 | N_KEY); | |
037e8744 | 16007 | neon_two_same (neon_quad (rs), 1, et.size); |
5287ad62 JB |
16008 | } |
16009 | ||
16010 | static void | |
16011 | do_neon_clz (void) | |
16012 | { | |
037e8744 | 16013 | enum neon_shape rs = neon_select_shape (NS_DD, NS_QQ, NS_NULL); |
5287ad62 JB |
16014 | struct neon_type_el et = neon_check_type (2, rs, |
16015 | N_EQK, N_I8 | N_I16 | N_I32 | N_KEY); | |
037e8744 | 16016 | neon_two_same (neon_quad (rs), 1, et.size); |
5287ad62 JB |
16017 | } |
16018 | ||
16019 | static void | |
16020 | do_neon_cnt (void) | |
16021 | { | |
037e8744 | 16022 | enum neon_shape rs = neon_select_shape (NS_DD, NS_QQ, NS_NULL); |
5287ad62 JB |
16023 | struct neon_type_el et = neon_check_type (2, rs, |
16024 | N_EQK | N_INT, N_8 | N_KEY); | |
037e8744 | 16025 | neon_two_same (neon_quad (rs), 1, et.size); |
5287ad62 JB |
16026 | } |
16027 | ||
16028 | static void | |
16029 | do_neon_swp (void) | |
16030 | { | |
037e8744 JB |
16031 | enum neon_shape rs = neon_select_shape (NS_DD, NS_QQ, NS_NULL); |
16032 | neon_two_same (neon_quad (rs), 1, -1); | |
5287ad62 JB |
16033 | } |
16034 | ||
16035 | static void | |
16036 | do_neon_tbl_tbx (void) | |
16037 | { | |
16038 | unsigned listlenbits; | |
dcbf9037 | 16039 | neon_check_type (3, NS_DLD, N_EQK, N_EQK, N_8 | N_KEY); |
5f4273c7 | 16040 | |
5287ad62 JB |
16041 | if (inst.operands[1].imm < 1 || inst.operands[1].imm > 4) |
16042 | { | |
dcbf9037 | 16043 | first_error (_("bad list length for table lookup")); |
5287ad62 JB |
16044 | return; |
16045 | } | |
5f4273c7 | 16046 | |
5287ad62 JB |
16047 | listlenbits = inst.operands[1].imm - 1; |
16048 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
16049 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
16050 | inst.instruction |= LOW4 (inst.operands[1].reg) << 16; | |
16051 | inst.instruction |= HI1 (inst.operands[1].reg) << 7; | |
16052 | inst.instruction |= LOW4 (inst.operands[2].reg); | |
16053 | inst.instruction |= HI1 (inst.operands[2].reg) << 5; | |
16054 | inst.instruction |= listlenbits << 8; | |
5f4273c7 | 16055 | |
88714cb8 | 16056 | neon_dp_fixup (&inst); |
5287ad62 JB |
16057 | } |
16058 | ||
16059 | static void | |
16060 | do_neon_ldm_stm (void) | |
16061 | { | |
16062 | /* P, U and L bits are part of bitmask. */ | |
16063 | int is_dbmode = (inst.instruction & (1 << 24)) != 0; | |
16064 | unsigned offsetbits = inst.operands[1].imm * 2; | |
16065 | ||
037e8744 JB |
16066 | if (inst.operands[1].issingle) |
16067 | { | |
16068 | do_vfp_nsyn_ldm_stm (is_dbmode); | |
16069 | return; | |
16070 | } | |
16071 | ||
5287ad62 | 16072 | constraint (is_dbmode && !inst.operands[0].writeback, |
477330fc | 16073 | _("writeback (!) must be used for VLDMDB and VSTMDB")); |
5287ad62 JB |
16074 | |
16075 | constraint (inst.operands[1].imm < 1 || inst.operands[1].imm > 16, | |
477330fc RM |
16076 | _("register list must contain at least 1 and at most 16 " |
16077 | "registers")); | |
5287ad62 JB |
16078 | |
16079 | inst.instruction |= inst.operands[0].reg << 16; | |
16080 | inst.instruction |= inst.operands[0].writeback << 21; | |
16081 | inst.instruction |= LOW4 (inst.operands[1].reg) << 12; | |
16082 | inst.instruction |= HI1 (inst.operands[1].reg) << 22; | |
16083 | ||
16084 | inst.instruction |= offsetbits; | |
5f4273c7 | 16085 | |
037e8744 | 16086 | do_vfp_cond_or_thumb (); |
5287ad62 JB |
16087 | } |
16088 | ||
16089 | static void | |
16090 | do_neon_ldr_str (void) | |
16091 | { | |
5287ad62 | 16092 | int is_ldr = (inst.instruction & (1 << 20)) != 0; |
5f4273c7 | 16093 | |
6844b2c2 MGD |
16094 | /* Use of PC in vstr in ARM mode is deprecated in ARMv7. |
16095 | And is UNPREDICTABLE in thumb mode. */ | |
fa94de6b | 16096 | if (!is_ldr |
6844b2c2 | 16097 | && inst.operands[1].reg == REG_PC |
ba86b375 | 16098 | && (ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v7) || thumb_mode)) |
6844b2c2 | 16099 | { |
94dcf8bf | 16100 | if (thumb_mode) |
6844b2c2 | 16101 | inst.error = _("Use of PC here is UNPREDICTABLE"); |
94dcf8bf | 16102 | else if (warn_on_deprecated) |
5c3696f8 | 16103 | as_tsktsk (_("Use of PC here is deprecated")); |
6844b2c2 MGD |
16104 | } |
16105 | ||
037e8744 JB |
16106 | if (inst.operands[0].issingle) |
16107 | { | |
cd2f129f | 16108 | if (is_ldr) |
477330fc | 16109 | do_vfp_nsyn_opcode ("flds"); |
cd2f129f | 16110 | else |
477330fc | 16111 | do_vfp_nsyn_opcode ("fsts"); |
5287ad62 JB |
16112 | } |
16113 | else | |
5287ad62 | 16114 | { |
cd2f129f | 16115 | if (is_ldr) |
477330fc | 16116 | do_vfp_nsyn_opcode ("fldd"); |
5287ad62 | 16117 | else |
477330fc | 16118 | do_vfp_nsyn_opcode ("fstd"); |
5287ad62 | 16119 | } |
5287ad62 JB |
16120 | } |
16121 | ||
16122 | /* "interleave" version also handles non-interleaving register VLD1/VST1 | |
16123 | instructions. */ | |
16124 | ||
16125 | static void | |
16126 | do_neon_ld_st_interleave (void) | |
16127 | { | |
037e8744 | 16128 | struct neon_type_el et = neon_check_type (1, NS_NULL, |
477330fc | 16129 | N_8 | N_16 | N_32 | N_64); |
5287ad62 JB |
16130 | unsigned alignbits = 0; |
16131 | unsigned idx; | |
16132 | /* The bits in this table go: | |
16133 | 0: register stride of one (0) or two (1) | |
16134 | 1,2: register list length, minus one (1, 2, 3, 4). | |
16135 | 3,4: <n> in instruction type, minus one (VLD<n> / VST<n>). | |
16136 | We use -1 for invalid entries. */ | |
16137 | const int typetable[] = | |
16138 | { | |
16139 | 0x7, -1, 0xa, -1, 0x6, -1, 0x2, -1, /* VLD1 / VST1. */ | |
16140 | -1, -1, 0x8, 0x9, -1, -1, 0x3, -1, /* VLD2 / VST2. */ | |
16141 | -1, -1, -1, -1, 0x4, 0x5, -1, -1, /* VLD3 / VST3. */ | |
16142 | -1, -1, -1, -1, -1, -1, 0x0, 0x1 /* VLD4 / VST4. */ | |
16143 | }; | |
16144 | int typebits; | |
16145 | ||
dcbf9037 JB |
16146 | if (et.type == NT_invtype) |
16147 | return; | |
16148 | ||
5287ad62 JB |
16149 | if (inst.operands[1].immisalign) |
16150 | switch (inst.operands[1].imm >> 8) | |
16151 | { | |
16152 | case 64: alignbits = 1; break; | |
16153 | case 128: | |
477330fc | 16154 | if (NEON_REGLIST_LENGTH (inst.operands[0].imm) != 2 |
e23c0ad8 | 16155 | && NEON_REGLIST_LENGTH (inst.operands[0].imm) != 4) |
477330fc RM |
16156 | goto bad_alignment; |
16157 | alignbits = 2; | |
16158 | break; | |
5287ad62 | 16159 | case 256: |
477330fc RM |
16160 | if (NEON_REGLIST_LENGTH (inst.operands[0].imm) != 4) |
16161 | goto bad_alignment; | |
16162 | alignbits = 3; | |
16163 | break; | |
5287ad62 JB |
16164 | default: |
16165 | bad_alignment: | |
477330fc RM |
16166 | first_error (_("bad alignment")); |
16167 | return; | |
5287ad62 JB |
16168 | } |
16169 | ||
16170 | inst.instruction |= alignbits << 4; | |
16171 | inst.instruction |= neon_logbits (et.size) << 6; | |
16172 | ||
16173 | /* Bits [4:6] of the immediate in a list specifier encode register stride | |
16174 | (minus 1) in bit 4, and list length in bits [5:6]. We put the <n> of | |
16175 | VLD<n>/VST<n> in bits [9:8] of the initial bitmask. Suck it out here, look | |
16176 | up the right value for "type" in a table based on this value and the given | |
16177 | list style, then stick it back. */ | |
16178 | idx = ((inst.operands[0].imm >> 4) & 7) | |
477330fc | 16179 | | (((inst.instruction >> 8) & 3) << 3); |
5287ad62 JB |
16180 | |
16181 | typebits = typetable[idx]; | |
5f4273c7 | 16182 | |
5287ad62 | 16183 | constraint (typebits == -1, _("bad list type for instruction")); |
1d50d57c WN |
16184 | constraint (((inst.instruction >> 8) & 3) && et.size == 64, |
16185 | _("bad element type for instruction")); | |
5287ad62 JB |
16186 | |
16187 | inst.instruction &= ~0xf00; | |
16188 | inst.instruction |= typebits << 8; | |
16189 | } | |
16190 | ||
16191 | /* Check alignment is valid for do_neon_ld_st_lane and do_neon_ld_dup. | |
16192 | *DO_ALIGN is set to 1 if the relevant alignment bit should be set, 0 | |
16193 | otherwise. The variable arguments are a list of pairs of legal (size, align) | |
16194 | values, terminated with -1. */ | |
16195 | ||
16196 | static int | |
16197 | neon_alignment_bit (int size, int align, int *do_align, ...) | |
16198 | { | |
16199 | va_list ap; | |
16200 | int result = FAIL, thissize, thisalign; | |
5f4273c7 | 16201 | |
5287ad62 JB |
16202 | if (!inst.operands[1].immisalign) |
16203 | { | |
16204 | *do_align = 0; | |
16205 | return SUCCESS; | |
16206 | } | |
5f4273c7 | 16207 | |
5287ad62 JB |
16208 | va_start (ap, do_align); |
16209 | ||
16210 | do | |
16211 | { | |
16212 | thissize = va_arg (ap, int); | |
16213 | if (thissize == -1) | |
477330fc | 16214 | break; |
5287ad62 JB |
16215 | thisalign = va_arg (ap, int); |
16216 | ||
16217 | if (size == thissize && align == thisalign) | |
477330fc | 16218 | result = SUCCESS; |
5287ad62 JB |
16219 | } |
16220 | while (result != SUCCESS); | |
16221 | ||
16222 | va_end (ap); | |
16223 | ||
16224 | if (result == SUCCESS) | |
16225 | *do_align = 1; | |
16226 | else | |
dcbf9037 | 16227 | first_error (_("unsupported alignment for instruction")); |
5f4273c7 | 16228 | |
5287ad62 JB |
16229 | return result; |
16230 | } | |
16231 | ||
16232 | static void | |
16233 | do_neon_ld_st_lane (void) | |
16234 | { | |
037e8744 | 16235 | struct neon_type_el et = neon_check_type (1, NS_NULL, N_8 | N_16 | N_32); |
5287ad62 JB |
16236 | int align_good, do_align = 0; |
16237 | int logsize = neon_logbits (et.size); | |
16238 | int align = inst.operands[1].imm >> 8; | |
16239 | int n = (inst.instruction >> 8) & 3; | |
16240 | int max_el = 64 / et.size; | |
5f4273c7 | 16241 | |
dcbf9037 JB |
16242 | if (et.type == NT_invtype) |
16243 | return; | |
5f4273c7 | 16244 | |
5287ad62 | 16245 | constraint (NEON_REGLIST_LENGTH (inst.operands[0].imm) != n + 1, |
477330fc | 16246 | _("bad list length")); |
5287ad62 | 16247 | constraint (NEON_LANE (inst.operands[0].imm) >= max_el, |
477330fc | 16248 | _("scalar index out of range")); |
5287ad62 | 16249 | constraint (n != 0 && NEON_REG_STRIDE (inst.operands[0].imm) == 2 |
477330fc RM |
16250 | && et.size == 8, |
16251 | _("stride of 2 unavailable when element size is 8")); | |
5f4273c7 | 16252 | |
5287ad62 JB |
16253 | switch (n) |
16254 | { | |
16255 | case 0: /* VLD1 / VST1. */ | |
16256 | align_good = neon_alignment_bit (et.size, align, &do_align, 16, 16, | |
477330fc | 16257 | 32, 32, -1); |
5287ad62 | 16258 | if (align_good == FAIL) |
477330fc | 16259 | return; |
5287ad62 | 16260 | if (do_align) |
477330fc RM |
16261 | { |
16262 | unsigned alignbits = 0; | |
16263 | switch (et.size) | |
16264 | { | |
16265 | case 16: alignbits = 0x1; break; | |
16266 | case 32: alignbits = 0x3; break; | |
16267 | default: ; | |
16268 | } | |
16269 | inst.instruction |= alignbits << 4; | |
16270 | } | |
5287ad62 JB |
16271 | break; |
16272 | ||
16273 | case 1: /* VLD2 / VST2. */ | |
16274 | align_good = neon_alignment_bit (et.size, align, &do_align, 8, 16, 16, 32, | |
477330fc | 16275 | 32, 64, -1); |
5287ad62 | 16276 | if (align_good == FAIL) |
477330fc | 16277 | return; |
5287ad62 | 16278 | if (do_align) |
477330fc | 16279 | inst.instruction |= 1 << 4; |
5287ad62 JB |
16280 | break; |
16281 | ||
16282 | case 2: /* VLD3 / VST3. */ | |
16283 | constraint (inst.operands[1].immisalign, | |
477330fc | 16284 | _("can't use alignment with this instruction")); |
5287ad62 JB |
16285 | break; |
16286 | ||
16287 | case 3: /* VLD4 / VST4. */ | |
16288 | align_good = neon_alignment_bit (et.size, align, &do_align, 8, 32, | |
477330fc | 16289 | 16, 64, 32, 64, 32, 128, -1); |
5287ad62 | 16290 | if (align_good == FAIL) |
477330fc | 16291 | return; |
5287ad62 | 16292 | if (do_align) |
477330fc RM |
16293 | { |
16294 | unsigned alignbits = 0; | |
16295 | switch (et.size) | |
16296 | { | |
16297 | case 8: alignbits = 0x1; break; | |
16298 | case 16: alignbits = 0x1; break; | |
16299 | case 32: alignbits = (align == 64) ? 0x1 : 0x2; break; | |
16300 | default: ; | |
16301 | } | |
16302 | inst.instruction |= alignbits << 4; | |
16303 | } | |
5287ad62 JB |
16304 | break; |
16305 | ||
16306 | default: ; | |
16307 | } | |
16308 | ||
16309 | /* Reg stride of 2 is encoded in bit 5 when size==16, bit 6 when size==32. */ | |
16310 | if (n != 0 && NEON_REG_STRIDE (inst.operands[0].imm) == 2) | |
16311 | inst.instruction |= 1 << (4 + logsize); | |
5f4273c7 | 16312 | |
5287ad62 JB |
16313 | inst.instruction |= NEON_LANE (inst.operands[0].imm) << (logsize + 5); |
16314 | inst.instruction |= logsize << 10; | |
16315 | } | |
16316 | ||
16317 | /* Encode single n-element structure to all lanes VLD<n> instructions. */ | |
16318 | ||
16319 | static void | |
16320 | do_neon_ld_dup (void) | |
16321 | { | |
037e8744 | 16322 | struct neon_type_el et = neon_check_type (1, NS_NULL, N_8 | N_16 | N_32); |
5287ad62 JB |
16323 | int align_good, do_align = 0; |
16324 | ||
dcbf9037 JB |
16325 | if (et.type == NT_invtype) |
16326 | return; | |
16327 | ||
5287ad62 JB |
16328 | switch ((inst.instruction >> 8) & 3) |
16329 | { | |
16330 | case 0: /* VLD1. */ | |
9c2799c2 | 16331 | gas_assert (NEON_REG_STRIDE (inst.operands[0].imm) != 2); |
5287ad62 | 16332 | align_good = neon_alignment_bit (et.size, inst.operands[1].imm >> 8, |
477330fc | 16333 | &do_align, 16, 16, 32, 32, -1); |
5287ad62 | 16334 | if (align_good == FAIL) |
477330fc | 16335 | return; |
5287ad62 | 16336 | switch (NEON_REGLIST_LENGTH (inst.operands[0].imm)) |
477330fc RM |
16337 | { |
16338 | case 1: break; | |
16339 | case 2: inst.instruction |= 1 << 5; break; | |
16340 | default: first_error (_("bad list length")); return; | |
16341 | } | |
5287ad62 JB |
16342 | inst.instruction |= neon_logbits (et.size) << 6; |
16343 | break; | |
16344 | ||
16345 | case 1: /* VLD2. */ | |
16346 | align_good = neon_alignment_bit (et.size, inst.operands[1].imm >> 8, | |
477330fc | 16347 | &do_align, 8, 16, 16, 32, 32, 64, -1); |
5287ad62 | 16348 | if (align_good == FAIL) |
477330fc | 16349 | return; |
5287ad62 | 16350 | constraint (NEON_REGLIST_LENGTH (inst.operands[0].imm) != 2, |
477330fc | 16351 | _("bad list length")); |
5287ad62 | 16352 | if (NEON_REG_STRIDE (inst.operands[0].imm) == 2) |
477330fc | 16353 | inst.instruction |= 1 << 5; |
5287ad62 JB |
16354 | inst.instruction |= neon_logbits (et.size) << 6; |
16355 | break; | |
16356 | ||
16357 | case 2: /* VLD3. */ | |
16358 | constraint (inst.operands[1].immisalign, | |
477330fc | 16359 | _("can't use alignment with this instruction")); |
5287ad62 | 16360 | constraint (NEON_REGLIST_LENGTH (inst.operands[0].imm) != 3, |
477330fc | 16361 | _("bad list length")); |
5287ad62 | 16362 | if (NEON_REG_STRIDE (inst.operands[0].imm) == 2) |
477330fc | 16363 | inst.instruction |= 1 << 5; |
5287ad62 JB |
16364 | inst.instruction |= neon_logbits (et.size) << 6; |
16365 | break; | |
16366 | ||
16367 | case 3: /* VLD4. */ | |
16368 | { | |
477330fc RM |
16369 | int align = inst.operands[1].imm >> 8; |
16370 | align_good = neon_alignment_bit (et.size, align, &do_align, 8, 32, | |
16371 | 16, 64, 32, 64, 32, 128, -1); | |
16372 | if (align_good == FAIL) | |
16373 | return; | |
16374 | constraint (NEON_REGLIST_LENGTH (inst.operands[0].imm) != 4, | |
16375 | _("bad list length")); | |
16376 | if (NEON_REG_STRIDE (inst.operands[0].imm) == 2) | |
16377 | inst.instruction |= 1 << 5; | |
16378 | if (et.size == 32 && align == 128) | |
16379 | inst.instruction |= 0x3 << 6; | |
16380 | else | |
16381 | inst.instruction |= neon_logbits (et.size) << 6; | |
5287ad62 JB |
16382 | } |
16383 | break; | |
16384 | ||
16385 | default: ; | |
16386 | } | |
16387 | ||
16388 | inst.instruction |= do_align << 4; | |
16389 | } | |
16390 | ||
16391 | /* Disambiguate VLD<n> and VST<n> instructions, and fill in common bits (those | |
16392 | apart from bits [11:4]. */ | |
16393 | ||
16394 | static void | |
16395 | do_neon_ldx_stx (void) | |
16396 | { | |
b1a769ed DG |
16397 | if (inst.operands[1].isreg) |
16398 | constraint (inst.operands[1].reg == REG_PC, BAD_PC); | |
16399 | ||
5287ad62 JB |
16400 | switch (NEON_LANE (inst.operands[0].imm)) |
16401 | { | |
16402 | case NEON_INTERLEAVE_LANES: | |
88714cb8 | 16403 | NEON_ENCODE (INTERLV, inst); |
5287ad62 JB |
16404 | do_neon_ld_st_interleave (); |
16405 | break; | |
5f4273c7 | 16406 | |
5287ad62 | 16407 | case NEON_ALL_LANES: |
88714cb8 | 16408 | NEON_ENCODE (DUP, inst); |
2d51fb74 JB |
16409 | if (inst.instruction == N_INV) |
16410 | { | |
16411 | first_error ("only loads support such operands"); | |
16412 | break; | |
16413 | } | |
5287ad62 JB |
16414 | do_neon_ld_dup (); |
16415 | break; | |
5f4273c7 | 16416 | |
5287ad62 | 16417 | default: |
88714cb8 | 16418 | NEON_ENCODE (LANE, inst); |
5287ad62 JB |
16419 | do_neon_ld_st_lane (); |
16420 | } | |
16421 | ||
16422 | /* L bit comes from bit mask. */ | |
16423 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
16424 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
16425 | inst.instruction |= inst.operands[1].reg << 16; | |
5f4273c7 | 16426 | |
5287ad62 JB |
16427 | if (inst.operands[1].postind) |
16428 | { | |
16429 | int postreg = inst.operands[1].imm & 0xf; | |
16430 | constraint (!inst.operands[1].immisreg, | |
477330fc | 16431 | _("post-index must be a register")); |
5287ad62 | 16432 | constraint (postreg == 0xd || postreg == 0xf, |
477330fc | 16433 | _("bad register for post-index")); |
5287ad62 JB |
16434 | inst.instruction |= postreg; |
16435 | } | |
4f2374c7 | 16436 | else |
5287ad62 | 16437 | { |
4f2374c7 WN |
16438 | constraint (inst.operands[1].immisreg, BAD_ADDR_MODE); |
16439 | constraint (inst.reloc.exp.X_op != O_constant | |
16440 | || inst.reloc.exp.X_add_number != 0, | |
16441 | BAD_ADDR_MODE); | |
16442 | ||
16443 | if (inst.operands[1].writeback) | |
16444 | { | |
16445 | inst.instruction |= 0xd; | |
16446 | } | |
16447 | else | |
16448 | inst.instruction |= 0xf; | |
5287ad62 | 16449 | } |
5f4273c7 | 16450 | |
5287ad62 JB |
16451 | if (thumb_mode) |
16452 | inst.instruction |= 0xf9000000; | |
16453 | else | |
16454 | inst.instruction |= 0xf4000000; | |
16455 | } | |
33399f07 MGD |
16456 | |
16457 | /* FP v8. */ | |
16458 | static void | |
16459 | do_vfp_nsyn_fpv8 (enum neon_shape rs) | |
16460 | { | |
a715796b TG |
16461 | /* Targets like FPv5-SP-D16 don't support FP v8 instructions with |
16462 | D register operands. */ | |
16463 | if (neon_shape_class[rs] == SC_DOUBLE) | |
16464 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_vfp_ext_armv8), | |
16465 | _(BAD_FPU)); | |
16466 | ||
33399f07 MGD |
16467 | NEON_ENCODE (FPV8, inst); |
16468 | ||
16469 | if (rs == NS_FFF) | |
16470 | do_vfp_sp_dyadic (); | |
16471 | else | |
16472 | do_vfp_dp_rd_rn_rm (); | |
16473 | ||
16474 | if (rs == NS_DDD) | |
16475 | inst.instruction |= 0x100; | |
16476 | ||
16477 | inst.instruction |= 0xf0000000; | |
16478 | } | |
16479 | ||
16480 | static void | |
16481 | do_vsel (void) | |
16482 | { | |
16483 | set_it_insn_type (OUTSIDE_IT_INSN); | |
16484 | ||
16485 | if (try_vfp_nsyn (3, do_vfp_nsyn_fpv8) != SUCCESS) | |
16486 | first_error (_("invalid instruction shape")); | |
16487 | } | |
16488 | ||
73924fbc MGD |
16489 | static void |
16490 | do_vmaxnm (void) | |
16491 | { | |
16492 | set_it_insn_type (OUTSIDE_IT_INSN); | |
16493 | ||
16494 | if (try_vfp_nsyn (3, do_vfp_nsyn_fpv8) == SUCCESS) | |
16495 | return; | |
16496 | ||
16497 | if (vfp_or_neon_is_neon (NEON_CHECK_CC | NEON_CHECK_ARCH8) == FAIL) | |
16498 | return; | |
16499 | ||
16500 | neon_dyadic_misc (NT_untyped, N_F32, 0); | |
16501 | } | |
16502 | ||
30bdf752 MGD |
16503 | static void |
16504 | do_vrint_1 (enum neon_cvt_mode mode) | |
16505 | { | |
16506 | enum neon_shape rs = neon_select_shape (NS_FF, NS_DD, NS_QQ, NS_NULL); | |
16507 | struct neon_type_el et; | |
16508 | ||
16509 | if (rs == NS_NULL) | |
16510 | return; | |
16511 | ||
a715796b TG |
16512 | /* Targets like FPv5-SP-D16 don't support FP v8 instructions with |
16513 | D register operands. */ | |
16514 | if (neon_shape_class[rs] == SC_DOUBLE) | |
16515 | constraint (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_vfp_ext_armv8), | |
16516 | _(BAD_FPU)); | |
16517 | ||
30bdf752 MGD |
16518 | et = neon_check_type (2, rs, N_EQK | N_VFP, N_F32 | N_F64 | N_KEY | N_VFP); |
16519 | if (et.type != NT_invtype) | |
16520 | { | |
16521 | /* VFP encodings. */ | |
16522 | if (mode == neon_cvt_mode_a || mode == neon_cvt_mode_n | |
16523 | || mode == neon_cvt_mode_p || mode == neon_cvt_mode_m) | |
16524 | set_it_insn_type (OUTSIDE_IT_INSN); | |
16525 | ||
16526 | NEON_ENCODE (FPV8, inst); | |
16527 | if (rs == NS_FF) | |
16528 | do_vfp_sp_monadic (); | |
16529 | else | |
16530 | do_vfp_dp_rd_rm (); | |
16531 | ||
16532 | switch (mode) | |
16533 | { | |
16534 | case neon_cvt_mode_r: inst.instruction |= 0x00000000; break; | |
16535 | case neon_cvt_mode_z: inst.instruction |= 0x00000080; break; | |
16536 | case neon_cvt_mode_x: inst.instruction |= 0x00010000; break; | |
16537 | case neon_cvt_mode_a: inst.instruction |= 0xf0000000; break; | |
16538 | case neon_cvt_mode_n: inst.instruction |= 0xf0010000; break; | |
16539 | case neon_cvt_mode_p: inst.instruction |= 0xf0020000; break; | |
16540 | case neon_cvt_mode_m: inst.instruction |= 0xf0030000; break; | |
16541 | default: abort (); | |
16542 | } | |
16543 | ||
16544 | inst.instruction |= (rs == NS_DD) << 8; | |
16545 | do_vfp_cond_or_thumb (); | |
16546 | } | |
16547 | else | |
16548 | { | |
16549 | /* Neon encodings (or something broken...). */ | |
16550 | inst.error = NULL; | |
16551 | et = neon_check_type (2, rs, N_EQK, N_F32 | N_KEY); | |
16552 | ||
16553 | if (et.type == NT_invtype) | |
16554 | return; | |
16555 | ||
16556 | set_it_insn_type (OUTSIDE_IT_INSN); | |
16557 | NEON_ENCODE (FLOAT, inst); | |
16558 | ||
16559 | if (vfp_or_neon_is_neon (NEON_CHECK_CC | NEON_CHECK_ARCH8) == FAIL) | |
16560 | return; | |
16561 | ||
16562 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
16563 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
16564 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
16565 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
16566 | inst.instruction |= neon_quad (rs) << 6; | |
16567 | switch (mode) | |
16568 | { | |
16569 | case neon_cvt_mode_z: inst.instruction |= 3 << 7; break; | |
16570 | case neon_cvt_mode_x: inst.instruction |= 1 << 7; break; | |
16571 | case neon_cvt_mode_a: inst.instruction |= 2 << 7; break; | |
16572 | case neon_cvt_mode_n: inst.instruction |= 0 << 7; break; | |
16573 | case neon_cvt_mode_p: inst.instruction |= 7 << 7; break; | |
16574 | case neon_cvt_mode_m: inst.instruction |= 5 << 7; break; | |
16575 | case neon_cvt_mode_r: inst.error = _("invalid rounding mode"); break; | |
16576 | default: abort (); | |
16577 | } | |
16578 | ||
16579 | if (thumb_mode) | |
16580 | inst.instruction |= 0xfc000000; | |
16581 | else | |
16582 | inst.instruction |= 0xf0000000; | |
16583 | } | |
16584 | } | |
16585 | ||
16586 | static void | |
16587 | do_vrintx (void) | |
16588 | { | |
16589 | do_vrint_1 (neon_cvt_mode_x); | |
16590 | } | |
16591 | ||
16592 | static void | |
16593 | do_vrintz (void) | |
16594 | { | |
16595 | do_vrint_1 (neon_cvt_mode_z); | |
16596 | } | |
16597 | ||
16598 | static void | |
16599 | do_vrintr (void) | |
16600 | { | |
16601 | do_vrint_1 (neon_cvt_mode_r); | |
16602 | } | |
16603 | ||
16604 | static void | |
16605 | do_vrinta (void) | |
16606 | { | |
16607 | do_vrint_1 (neon_cvt_mode_a); | |
16608 | } | |
16609 | ||
16610 | static void | |
16611 | do_vrintn (void) | |
16612 | { | |
16613 | do_vrint_1 (neon_cvt_mode_n); | |
16614 | } | |
16615 | ||
16616 | static void | |
16617 | do_vrintp (void) | |
16618 | { | |
16619 | do_vrint_1 (neon_cvt_mode_p); | |
16620 | } | |
16621 | ||
16622 | static void | |
16623 | do_vrintm (void) | |
16624 | { | |
16625 | do_vrint_1 (neon_cvt_mode_m); | |
16626 | } | |
16627 | ||
91ff7894 MGD |
16628 | /* Crypto v1 instructions. */ |
16629 | static void | |
16630 | do_crypto_2op_1 (unsigned elttype, int op) | |
16631 | { | |
16632 | set_it_insn_type (OUTSIDE_IT_INSN); | |
16633 | ||
16634 | if (neon_check_type (2, NS_QQ, N_EQK | N_UNT, elttype | N_UNT | N_KEY).type | |
16635 | == NT_invtype) | |
16636 | return; | |
16637 | ||
16638 | inst.error = NULL; | |
16639 | ||
16640 | NEON_ENCODE (INTEGER, inst); | |
16641 | inst.instruction |= LOW4 (inst.operands[0].reg) << 12; | |
16642 | inst.instruction |= HI1 (inst.operands[0].reg) << 22; | |
16643 | inst.instruction |= LOW4 (inst.operands[1].reg); | |
16644 | inst.instruction |= HI1 (inst.operands[1].reg) << 5; | |
16645 | if (op != -1) | |
16646 | inst.instruction |= op << 6; | |
16647 | ||
16648 | if (thumb_mode) | |
16649 | inst.instruction |= 0xfc000000; | |
16650 | else | |
16651 | inst.instruction |= 0xf0000000; | |
16652 | } | |
16653 | ||
48adcd8e MGD |
16654 | static void |
16655 | do_crypto_3op_1 (int u, int op) | |
16656 | { | |
16657 | set_it_insn_type (OUTSIDE_IT_INSN); | |
16658 | ||
16659 | if (neon_check_type (3, NS_QQQ, N_EQK | N_UNT, N_EQK | N_UNT, | |
16660 | N_32 | N_UNT | N_KEY).type == NT_invtype) | |
16661 | return; | |
16662 | ||
16663 | inst.error = NULL; | |
16664 | ||
16665 | NEON_ENCODE (INTEGER, inst); | |
16666 | neon_three_same (1, u, 8 << op); | |
16667 | } | |
16668 | ||
91ff7894 MGD |
16669 | static void |
16670 | do_aese (void) | |
16671 | { | |
16672 | do_crypto_2op_1 (N_8, 0); | |
16673 | } | |
16674 | ||
16675 | static void | |
16676 | do_aesd (void) | |
16677 | { | |
16678 | do_crypto_2op_1 (N_8, 1); | |
16679 | } | |
16680 | ||
16681 | static void | |
16682 | do_aesmc (void) | |
16683 | { | |
16684 | do_crypto_2op_1 (N_8, 2); | |
16685 | } | |
16686 | ||
16687 | static void | |
16688 | do_aesimc (void) | |
16689 | { | |
16690 | do_crypto_2op_1 (N_8, 3); | |
16691 | } | |
16692 | ||
48adcd8e MGD |
16693 | static void |
16694 | do_sha1c (void) | |
16695 | { | |
16696 | do_crypto_3op_1 (0, 0); | |
16697 | } | |
16698 | ||
16699 | static void | |
16700 | do_sha1p (void) | |
16701 | { | |
16702 | do_crypto_3op_1 (0, 1); | |
16703 | } | |
16704 | ||
16705 | static void | |
16706 | do_sha1m (void) | |
16707 | { | |
16708 | do_crypto_3op_1 (0, 2); | |
16709 | } | |
16710 | ||
16711 | static void | |
16712 | do_sha1su0 (void) | |
16713 | { | |
16714 | do_crypto_3op_1 (0, 3); | |
16715 | } | |
91ff7894 | 16716 | |
48adcd8e MGD |
16717 | static void |
16718 | do_sha256h (void) | |
16719 | { | |
16720 | do_crypto_3op_1 (1, 0); | |
16721 | } | |
16722 | ||
16723 | static void | |
16724 | do_sha256h2 (void) | |
16725 | { | |
16726 | do_crypto_3op_1 (1, 1); | |
16727 | } | |
16728 | ||
16729 | static void | |
16730 | do_sha256su1 (void) | |
16731 | { | |
16732 | do_crypto_3op_1 (1, 2); | |
16733 | } | |
3c9017d2 MGD |
16734 | |
16735 | static void | |
16736 | do_sha1h (void) | |
16737 | { | |
16738 | do_crypto_2op_1 (N_32, -1); | |
16739 | } | |
16740 | ||
16741 | static void | |
16742 | do_sha1su1 (void) | |
16743 | { | |
16744 | do_crypto_2op_1 (N_32, 0); | |
16745 | } | |
16746 | ||
16747 | static void | |
16748 | do_sha256su0 (void) | |
16749 | { | |
16750 | do_crypto_2op_1 (N_32, 1); | |
16751 | } | |
dd5181d5 KT |
16752 | |
16753 | static void | |
16754 | do_crc32_1 (unsigned int poly, unsigned int sz) | |
16755 | { | |
16756 | unsigned int Rd = inst.operands[0].reg; | |
16757 | unsigned int Rn = inst.operands[1].reg; | |
16758 | unsigned int Rm = inst.operands[2].reg; | |
16759 | ||
16760 | set_it_insn_type (OUTSIDE_IT_INSN); | |
16761 | inst.instruction |= LOW4 (Rd) << (thumb_mode ? 8 : 12); | |
16762 | inst.instruction |= LOW4 (Rn) << 16; | |
16763 | inst.instruction |= LOW4 (Rm); | |
16764 | inst.instruction |= sz << (thumb_mode ? 4 : 21); | |
16765 | inst.instruction |= poly << (thumb_mode ? 20 : 9); | |
16766 | ||
16767 | if (Rd == REG_PC || Rn == REG_PC || Rm == REG_PC) | |
16768 | as_warn (UNPRED_REG ("r15")); | |
16769 | if (thumb_mode && (Rd == REG_SP || Rn == REG_SP || Rm == REG_SP)) | |
16770 | as_warn (UNPRED_REG ("r13")); | |
16771 | } | |
16772 | ||
16773 | static void | |
16774 | do_crc32b (void) | |
16775 | { | |
16776 | do_crc32_1 (0, 0); | |
16777 | } | |
16778 | ||
16779 | static void | |
16780 | do_crc32h (void) | |
16781 | { | |
16782 | do_crc32_1 (0, 1); | |
16783 | } | |
16784 | ||
16785 | static void | |
16786 | do_crc32w (void) | |
16787 | { | |
16788 | do_crc32_1 (0, 2); | |
16789 | } | |
16790 | ||
16791 | static void | |
16792 | do_crc32cb (void) | |
16793 | { | |
16794 | do_crc32_1 (1, 0); | |
16795 | } | |
16796 | ||
16797 | static void | |
16798 | do_crc32ch (void) | |
16799 | { | |
16800 | do_crc32_1 (1, 1); | |
16801 | } | |
16802 | ||
16803 | static void | |
16804 | do_crc32cw (void) | |
16805 | { | |
16806 | do_crc32_1 (1, 2); | |
16807 | } | |
16808 | ||
5287ad62 JB |
16809 | \f |
16810 | /* Overall per-instruction processing. */ | |
16811 | ||
16812 | /* We need to be able to fix up arbitrary expressions in some statements. | |
16813 | This is so that we can handle symbols that are an arbitrary distance from | |
16814 | the pc. The most common cases are of the form ((+/-sym -/+ . - 8) & mask), | |
16815 | which returns part of an address in a form which will be valid for | |
16816 | a data instruction. We do this by pushing the expression into a symbol | |
16817 | in the expr_section, and creating a fix for that. */ | |
16818 | ||
16819 | static void | |
16820 | fix_new_arm (fragS * frag, | |
16821 | int where, | |
16822 | short int size, | |
16823 | expressionS * exp, | |
16824 | int pc_rel, | |
16825 | int reloc) | |
16826 | { | |
16827 | fixS * new_fix; | |
16828 | ||
16829 | switch (exp->X_op) | |
16830 | { | |
16831 | case O_constant: | |
6e7ce2cd PB |
16832 | if (pc_rel) |
16833 | { | |
16834 | /* Create an absolute valued symbol, so we have something to | |
477330fc RM |
16835 | refer to in the object file. Unfortunately for us, gas's |
16836 | generic expression parsing will already have folded out | |
16837 | any use of .set foo/.type foo %function that may have | |
16838 | been used to set type information of the target location, | |
16839 | that's being specified symbolically. We have to presume | |
16840 | the user knows what they are doing. */ | |
6e7ce2cd PB |
16841 | char name[16 + 8]; |
16842 | symbolS *symbol; | |
16843 | ||
16844 | sprintf (name, "*ABS*0x%lx", (unsigned long)exp->X_add_number); | |
16845 | ||
16846 | symbol = symbol_find_or_make (name); | |
16847 | S_SET_SEGMENT (symbol, absolute_section); | |
16848 | symbol_set_frag (symbol, &zero_address_frag); | |
16849 | S_SET_VALUE (symbol, exp->X_add_number); | |
16850 | exp->X_op = O_symbol; | |
16851 | exp->X_add_symbol = symbol; | |
16852 | exp->X_add_number = 0; | |
16853 | } | |
16854 | /* FALLTHROUGH */ | |
5287ad62 JB |
16855 | case O_symbol: |
16856 | case O_add: | |
16857 | case O_subtract: | |
21d799b5 | 16858 | new_fix = fix_new_exp (frag, where, size, exp, pc_rel, |
477330fc | 16859 | (enum bfd_reloc_code_real) reloc); |
5287ad62 JB |
16860 | break; |
16861 | ||
16862 | default: | |
21d799b5 | 16863 | new_fix = (fixS *) fix_new (frag, where, size, make_expr_symbol (exp), 0, |
477330fc | 16864 | pc_rel, (enum bfd_reloc_code_real) reloc); |
5287ad62 JB |
16865 | break; |
16866 | } | |
16867 | ||
16868 | /* Mark whether the fix is to a THUMB instruction, or an ARM | |
16869 | instruction. */ | |
16870 | new_fix->tc_fix_data = thumb_mode; | |
16871 | } | |
16872 | ||
16873 | /* Create a frg for an instruction requiring relaxation. */ | |
16874 | static void | |
16875 | output_relax_insn (void) | |
16876 | { | |
16877 | char * to; | |
16878 | symbolS *sym; | |
0110f2b8 PB |
16879 | int offset; |
16880 | ||
6e1cb1a6 PB |
16881 | /* The size of the instruction is unknown, so tie the debug info to the |
16882 | start of the instruction. */ | |
16883 | dwarf2_emit_insn (0); | |
6e1cb1a6 | 16884 | |
0110f2b8 PB |
16885 | switch (inst.reloc.exp.X_op) |
16886 | { | |
16887 | case O_symbol: | |
16888 | sym = inst.reloc.exp.X_add_symbol; | |
16889 | offset = inst.reloc.exp.X_add_number; | |
16890 | break; | |
16891 | case O_constant: | |
16892 | sym = NULL; | |
16893 | offset = inst.reloc.exp.X_add_number; | |
16894 | break; | |
16895 | default: | |
16896 | sym = make_expr_symbol (&inst.reloc.exp); | |
16897 | offset = 0; | |
16898 | break; | |
16899 | } | |
16900 | to = frag_var (rs_machine_dependent, INSN_SIZE, THUMB_SIZE, | |
16901 | inst.relax, sym, offset, NULL/*offset, opcode*/); | |
16902 | md_number_to_chars (to, inst.instruction, THUMB_SIZE); | |
0110f2b8 PB |
16903 | } |
16904 | ||
16905 | /* Write a 32-bit thumb instruction to buf. */ | |
16906 | static void | |
16907 | put_thumb32_insn (char * buf, unsigned long insn) | |
16908 | { | |
16909 | md_number_to_chars (buf, insn >> 16, THUMB_SIZE); | |
16910 | md_number_to_chars (buf + THUMB_SIZE, insn, THUMB_SIZE); | |
16911 | } | |
16912 | ||
b99bd4ef | 16913 | static void |
c19d1205 | 16914 | output_inst (const char * str) |
b99bd4ef | 16915 | { |
c19d1205 | 16916 | char * to = NULL; |
b99bd4ef | 16917 | |
c19d1205 | 16918 | if (inst.error) |
b99bd4ef | 16919 | { |
c19d1205 | 16920 | as_bad ("%s -- `%s'", inst.error, str); |
b99bd4ef NC |
16921 | return; |
16922 | } | |
5f4273c7 NC |
16923 | if (inst.relax) |
16924 | { | |
16925 | output_relax_insn (); | |
0110f2b8 | 16926 | return; |
5f4273c7 | 16927 | } |
c19d1205 ZW |
16928 | if (inst.size == 0) |
16929 | return; | |
b99bd4ef | 16930 | |
c19d1205 | 16931 | to = frag_more (inst.size); |
8dc2430f NC |
16932 | /* PR 9814: Record the thumb mode into the current frag so that we know |
16933 | what type of NOP padding to use, if necessary. We override any previous | |
16934 | setting so that if the mode has changed then the NOPS that we use will | |
16935 | match the encoding of the last instruction in the frag. */ | |
cd000bff | 16936 | frag_now->tc_frag_data.thumb_mode = thumb_mode | MODE_RECORDED; |
c19d1205 ZW |
16937 | |
16938 | if (thumb_mode && (inst.size > THUMB_SIZE)) | |
b99bd4ef | 16939 | { |
9c2799c2 | 16940 | gas_assert (inst.size == (2 * THUMB_SIZE)); |
0110f2b8 | 16941 | put_thumb32_insn (to, inst.instruction); |
b99bd4ef | 16942 | } |
c19d1205 | 16943 | else if (inst.size > INSN_SIZE) |
b99bd4ef | 16944 | { |
9c2799c2 | 16945 | gas_assert (inst.size == (2 * INSN_SIZE)); |
c19d1205 ZW |
16946 | md_number_to_chars (to, inst.instruction, INSN_SIZE); |
16947 | md_number_to_chars (to + INSN_SIZE, inst.instruction, INSN_SIZE); | |
b99bd4ef | 16948 | } |
c19d1205 ZW |
16949 | else |
16950 | md_number_to_chars (to, inst.instruction, inst.size); | |
b99bd4ef | 16951 | |
c19d1205 ZW |
16952 | if (inst.reloc.type != BFD_RELOC_UNUSED) |
16953 | fix_new_arm (frag_now, to - frag_now->fr_literal, | |
16954 | inst.size, & inst.reloc.exp, inst.reloc.pc_rel, | |
16955 | inst.reloc.type); | |
b99bd4ef | 16956 | |
c19d1205 | 16957 | dwarf2_emit_insn (inst.size); |
c19d1205 | 16958 | } |
b99bd4ef | 16959 | |
e07e6e58 NC |
16960 | static char * |
16961 | output_it_inst (int cond, int mask, char * to) | |
16962 | { | |
16963 | unsigned long instruction = 0xbf00; | |
16964 | ||
16965 | mask &= 0xf; | |
16966 | instruction |= mask; | |
16967 | instruction |= cond << 4; | |
16968 | ||
16969 | if (to == NULL) | |
16970 | { | |
16971 | to = frag_more (2); | |
16972 | #ifdef OBJ_ELF | |
16973 | dwarf2_emit_insn (2); | |
16974 | #endif | |
16975 | } | |
16976 | ||
16977 | md_number_to_chars (to, instruction, 2); | |
16978 | ||
16979 | return to; | |
16980 | } | |
16981 | ||
c19d1205 ZW |
16982 | /* Tag values used in struct asm_opcode's tag field. */ |
16983 | enum opcode_tag | |
16984 | { | |
16985 | OT_unconditional, /* Instruction cannot be conditionalized. | |
16986 | The ARM condition field is still 0xE. */ | |
16987 | OT_unconditionalF, /* Instruction cannot be conditionalized | |
16988 | and carries 0xF in its ARM condition field. */ | |
16989 | OT_csuffix, /* Instruction takes a conditional suffix. */ | |
037e8744 | 16990 | OT_csuffixF, /* Some forms of the instruction take a conditional |
477330fc RM |
16991 | suffix, others place 0xF where the condition field |
16992 | would be. */ | |
c19d1205 ZW |
16993 | OT_cinfix3, /* Instruction takes a conditional infix, |
16994 | beginning at character index 3. (In | |
16995 | unified mode, it becomes a suffix.) */ | |
088fa78e KH |
16996 | OT_cinfix3_deprecated, /* The same as OT_cinfix3. This is used for |
16997 | tsts, cmps, cmns, and teqs. */ | |
e3cb604e PB |
16998 | OT_cinfix3_legacy, /* Legacy instruction takes a conditional infix at |
16999 | character index 3, even in unified mode. Used for | |
17000 | legacy instructions where suffix and infix forms | |
17001 | may be ambiguous. */ | |
c19d1205 | 17002 | OT_csuf_or_in3, /* Instruction takes either a conditional |
e3cb604e | 17003 | suffix or an infix at character index 3. */ |
c19d1205 ZW |
17004 | OT_odd_infix_unc, /* This is the unconditional variant of an |
17005 | instruction that takes a conditional infix | |
17006 | at an unusual position. In unified mode, | |
17007 | this variant will accept a suffix. */ | |
17008 | OT_odd_infix_0 /* Values greater than or equal to OT_odd_infix_0 | |
17009 | are the conditional variants of instructions that | |
17010 | take conditional infixes in unusual positions. | |
17011 | The infix appears at character index | |
17012 | (tag - OT_odd_infix_0). These are not accepted | |
17013 | in unified mode. */ | |
17014 | }; | |
b99bd4ef | 17015 | |
c19d1205 ZW |
17016 | /* Subroutine of md_assemble, responsible for looking up the primary |
17017 | opcode from the mnemonic the user wrote. STR points to the | |
17018 | beginning of the mnemonic. | |
17019 | ||
17020 | This is not simply a hash table lookup, because of conditional | |
17021 | variants. Most instructions have conditional variants, which are | |
17022 | expressed with a _conditional affix_ to the mnemonic. If we were | |
17023 | to encode each conditional variant as a literal string in the opcode | |
17024 | table, it would have approximately 20,000 entries. | |
17025 | ||
17026 | Most mnemonics take this affix as a suffix, and in unified syntax, | |
17027 | 'most' is upgraded to 'all'. However, in the divided syntax, some | |
17028 | instructions take the affix as an infix, notably the s-variants of | |
17029 | the arithmetic instructions. Of those instructions, all but six | |
17030 | have the infix appear after the third character of the mnemonic. | |
17031 | ||
17032 | Accordingly, the algorithm for looking up primary opcodes given | |
17033 | an identifier is: | |
17034 | ||
17035 | 1. Look up the identifier in the opcode table. | |
17036 | If we find a match, go to step U. | |
17037 | ||
17038 | 2. Look up the last two characters of the identifier in the | |
17039 | conditions table. If we find a match, look up the first N-2 | |
17040 | characters of the identifier in the opcode table. If we | |
17041 | find a match, go to step CE. | |
17042 | ||
17043 | 3. Look up the fourth and fifth characters of the identifier in | |
17044 | the conditions table. If we find a match, extract those | |
17045 | characters from the identifier, and look up the remaining | |
17046 | characters in the opcode table. If we find a match, go | |
17047 | to step CM. | |
17048 | ||
17049 | 4. Fail. | |
17050 | ||
17051 | U. Examine the tag field of the opcode structure, in case this is | |
17052 | one of the six instructions with its conditional infix in an | |
17053 | unusual place. If it is, the tag tells us where to find the | |
17054 | infix; look it up in the conditions table and set inst.cond | |
17055 | accordingly. Otherwise, this is an unconditional instruction. | |
17056 | Again set inst.cond accordingly. Return the opcode structure. | |
17057 | ||
17058 | CE. Examine the tag field to make sure this is an instruction that | |
17059 | should receive a conditional suffix. If it is not, fail. | |
17060 | Otherwise, set inst.cond from the suffix we already looked up, | |
17061 | and return the opcode structure. | |
17062 | ||
17063 | CM. Examine the tag field to make sure this is an instruction that | |
17064 | should receive a conditional infix after the third character. | |
17065 | If it is not, fail. Otherwise, undo the edits to the current | |
17066 | line of input and proceed as for case CE. */ | |
17067 | ||
17068 | static const struct asm_opcode * | |
17069 | opcode_lookup (char **str) | |
17070 | { | |
17071 | char *end, *base; | |
17072 | char *affix; | |
17073 | const struct asm_opcode *opcode; | |
17074 | const struct asm_cond *cond; | |
e3cb604e | 17075 | char save[2]; |
c19d1205 ZW |
17076 | |
17077 | /* Scan up to the end of the mnemonic, which must end in white space, | |
721a8186 | 17078 | '.' (in unified mode, or for Neon/VFP instructions), or end of string. */ |
c19d1205 | 17079 | for (base = end = *str; *end != '\0'; end++) |
721a8186 | 17080 | if (*end == ' ' || *end == '.') |
c19d1205 | 17081 | break; |
b99bd4ef | 17082 | |
c19d1205 | 17083 | if (end == base) |
c921be7d | 17084 | return NULL; |
b99bd4ef | 17085 | |
5287ad62 | 17086 | /* Handle a possible width suffix and/or Neon type suffix. */ |
c19d1205 | 17087 | if (end[0] == '.') |
b99bd4ef | 17088 | { |
5287ad62 | 17089 | int offset = 2; |
5f4273c7 | 17090 | |
267d2029 | 17091 | /* The .w and .n suffixes are only valid if the unified syntax is in |
477330fc | 17092 | use. */ |
267d2029 | 17093 | if (unified_syntax && end[1] == 'w') |
c19d1205 | 17094 | inst.size_req = 4; |
267d2029 | 17095 | else if (unified_syntax && end[1] == 'n') |
c19d1205 ZW |
17096 | inst.size_req = 2; |
17097 | else | |
477330fc | 17098 | offset = 0; |
5287ad62 JB |
17099 | |
17100 | inst.vectype.elems = 0; | |
17101 | ||
17102 | *str = end + offset; | |
b99bd4ef | 17103 | |
5f4273c7 | 17104 | if (end[offset] == '.') |
5287ad62 | 17105 | { |
267d2029 | 17106 | /* See if we have a Neon type suffix (possible in either unified or |
477330fc RM |
17107 | non-unified ARM syntax mode). */ |
17108 | if (parse_neon_type (&inst.vectype, str) == FAIL) | |
c921be7d | 17109 | return NULL; |
477330fc | 17110 | } |
5287ad62 | 17111 | else if (end[offset] != '\0' && end[offset] != ' ') |
477330fc | 17112 | return NULL; |
b99bd4ef | 17113 | } |
c19d1205 ZW |
17114 | else |
17115 | *str = end; | |
b99bd4ef | 17116 | |
c19d1205 | 17117 | /* Look for unaffixed or special-case affixed mnemonic. */ |
21d799b5 | 17118 | opcode = (const struct asm_opcode *) hash_find_n (arm_ops_hsh, base, |
477330fc | 17119 | end - base); |
c19d1205 | 17120 | if (opcode) |
b99bd4ef | 17121 | { |
c19d1205 ZW |
17122 | /* step U */ |
17123 | if (opcode->tag < OT_odd_infix_0) | |
b99bd4ef | 17124 | { |
c19d1205 ZW |
17125 | inst.cond = COND_ALWAYS; |
17126 | return opcode; | |
b99bd4ef | 17127 | } |
b99bd4ef | 17128 | |
278df34e | 17129 | if (warn_on_deprecated && unified_syntax) |
5c3696f8 | 17130 | as_tsktsk (_("conditional infixes are deprecated in unified syntax")); |
c19d1205 | 17131 | affix = base + (opcode->tag - OT_odd_infix_0); |
21d799b5 | 17132 | cond = (const struct asm_cond *) hash_find_n (arm_cond_hsh, affix, 2); |
9c2799c2 | 17133 | gas_assert (cond); |
b99bd4ef | 17134 | |
c19d1205 ZW |
17135 | inst.cond = cond->value; |
17136 | return opcode; | |
17137 | } | |
b99bd4ef | 17138 | |
c19d1205 ZW |
17139 | /* Cannot have a conditional suffix on a mnemonic of less than two |
17140 | characters. */ | |
17141 | if (end - base < 3) | |
c921be7d | 17142 | return NULL; |
b99bd4ef | 17143 | |
c19d1205 ZW |
17144 | /* Look for suffixed mnemonic. */ |
17145 | affix = end - 2; | |
21d799b5 NC |
17146 | cond = (const struct asm_cond *) hash_find_n (arm_cond_hsh, affix, 2); |
17147 | opcode = (const struct asm_opcode *) hash_find_n (arm_ops_hsh, base, | |
477330fc | 17148 | affix - base); |
c19d1205 ZW |
17149 | if (opcode && cond) |
17150 | { | |
17151 | /* step CE */ | |
17152 | switch (opcode->tag) | |
17153 | { | |
e3cb604e PB |
17154 | case OT_cinfix3_legacy: |
17155 | /* Ignore conditional suffixes matched on infix only mnemonics. */ | |
17156 | break; | |
17157 | ||
c19d1205 | 17158 | case OT_cinfix3: |
088fa78e | 17159 | case OT_cinfix3_deprecated: |
c19d1205 ZW |
17160 | case OT_odd_infix_unc: |
17161 | if (!unified_syntax) | |
e3cb604e | 17162 | return 0; |
c19d1205 ZW |
17163 | /* else fall through */ |
17164 | ||
17165 | case OT_csuffix: | |
477330fc | 17166 | case OT_csuffixF: |
c19d1205 ZW |
17167 | case OT_csuf_or_in3: |
17168 | inst.cond = cond->value; | |
17169 | return opcode; | |
17170 | ||
17171 | case OT_unconditional: | |
17172 | case OT_unconditionalF: | |
dfa9f0d5 | 17173 | if (thumb_mode) |
c921be7d | 17174 | inst.cond = cond->value; |
dfa9f0d5 PB |
17175 | else |
17176 | { | |
c921be7d | 17177 | /* Delayed diagnostic. */ |
dfa9f0d5 PB |
17178 | inst.error = BAD_COND; |
17179 | inst.cond = COND_ALWAYS; | |
17180 | } | |
c19d1205 | 17181 | return opcode; |
b99bd4ef | 17182 | |
c19d1205 | 17183 | default: |
c921be7d | 17184 | return NULL; |
c19d1205 ZW |
17185 | } |
17186 | } | |
b99bd4ef | 17187 | |
c19d1205 ZW |
17188 | /* Cannot have a usual-position infix on a mnemonic of less than |
17189 | six characters (five would be a suffix). */ | |
17190 | if (end - base < 6) | |
c921be7d | 17191 | return NULL; |
b99bd4ef | 17192 | |
c19d1205 ZW |
17193 | /* Look for infixed mnemonic in the usual position. */ |
17194 | affix = base + 3; | |
21d799b5 | 17195 | cond = (const struct asm_cond *) hash_find_n (arm_cond_hsh, affix, 2); |
e3cb604e | 17196 | if (!cond) |
c921be7d | 17197 | return NULL; |
e3cb604e PB |
17198 | |
17199 | memcpy (save, affix, 2); | |
17200 | memmove (affix, affix + 2, (end - affix) - 2); | |
21d799b5 | 17201 | opcode = (const struct asm_opcode *) hash_find_n (arm_ops_hsh, base, |
477330fc | 17202 | (end - base) - 2); |
e3cb604e PB |
17203 | memmove (affix + 2, affix, (end - affix) - 2); |
17204 | memcpy (affix, save, 2); | |
17205 | ||
088fa78e KH |
17206 | if (opcode |
17207 | && (opcode->tag == OT_cinfix3 | |
17208 | || opcode->tag == OT_cinfix3_deprecated | |
17209 | || opcode->tag == OT_csuf_or_in3 | |
17210 | || opcode->tag == OT_cinfix3_legacy)) | |
b99bd4ef | 17211 | { |
c921be7d | 17212 | /* Step CM. */ |
278df34e | 17213 | if (warn_on_deprecated && unified_syntax |
088fa78e KH |
17214 | && (opcode->tag == OT_cinfix3 |
17215 | || opcode->tag == OT_cinfix3_deprecated)) | |
5c3696f8 | 17216 | as_tsktsk (_("conditional infixes are deprecated in unified syntax")); |
c19d1205 ZW |
17217 | |
17218 | inst.cond = cond->value; | |
17219 | return opcode; | |
b99bd4ef NC |
17220 | } |
17221 | ||
c921be7d | 17222 | return NULL; |
b99bd4ef NC |
17223 | } |
17224 | ||
e07e6e58 NC |
17225 | /* This function generates an initial IT instruction, leaving its block |
17226 | virtually open for the new instructions. Eventually, | |
17227 | the mask will be updated by now_it_add_mask () each time | |
17228 | a new instruction needs to be included in the IT block. | |
17229 | Finally, the block is closed with close_automatic_it_block (). | |
17230 | The block closure can be requested either from md_assemble (), | |
17231 | a tencode (), or due to a label hook. */ | |
17232 | ||
17233 | static void | |
17234 | new_automatic_it_block (int cond) | |
17235 | { | |
17236 | now_it.state = AUTOMATIC_IT_BLOCK; | |
17237 | now_it.mask = 0x18; | |
17238 | now_it.cc = cond; | |
17239 | now_it.block_length = 1; | |
cd000bff | 17240 | mapping_state (MAP_THUMB); |
e07e6e58 | 17241 | now_it.insn = output_it_inst (cond, now_it.mask, NULL); |
5a01bb1d MGD |
17242 | now_it.warn_deprecated = FALSE; |
17243 | now_it.insn_cond = TRUE; | |
e07e6e58 NC |
17244 | } |
17245 | ||
17246 | /* Close an automatic IT block. | |
17247 | See comments in new_automatic_it_block (). */ | |
17248 | ||
17249 | static void | |
17250 | close_automatic_it_block (void) | |
17251 | { | |
17252 | now_it.mask = 0x10; | |
17253 | now_it.block_length = 0; | |
17254 | } | |
17255 | ||
17256 | /* Update the mask of the current automatically-generated IT | |
17257 | instruction. See comments in new_automatic_it_block (). */ | |
17258 | ||
17259 | static void | |
17260 | now_it_add_mask (int cond) | |
17261 | { | |
17262 | #define CLEAR_BIT(value, nbit) ((value) & ~(1 << (nbit))) | |
17263 | #define SET_BIT_VALUE(value, bitvalue, nbit) (CLEAR_BIT (value, nbit) \ | |
477330fc | 17264 | | ((bitvalue) << (nbit))) |
e07e6e58 | 17265 | const int resulting_bit = (cond & 1); |
c921be7d | 17266 | |
e07e6e58 NC |
17267 | now_it.mask &= 0xf; |
17268 | now_it.mask = SET_BIT_VALUE (now_it.mask, | |
477330fc RM |
17269 | resulting_bit, |
17270 | (5 - now_it.block_length)); | |
e07e6e58 | 17271 | now_it.mask = SET_BIT_VALUE (now_it.mask, |
477330fc RM |
17272 | 1, |
17273 | ((5 - now_it.block_length) - 1) ); | |
e07e6e58 NC |
17274 | output_it_inst (now_it.cc, now_it.mask, now_it.insn); |
17275 | ||
17276 | #undef CLEAR_BIT | |
17277 | #undef SET_BIT_VALUE | |
e07e6e58 NC |
17278 | } |
17279 | ||
17280 | /* The IT blocks handling machinery is accessed through the these functions: | |
17281 | it_fsm_pre_encode () from md_assemble () | |
17282 | set_it_insn_type () optional, from the tencode functions | |
17283 | set_it_insn_type_last () ditto | |
17284 | in_it_block () ditto | |
17285 | it_fsm_post_encode () from md_assemble () | |
17286 | force_automatic_it_block_close () from label habdling functions | |
17287 | ||
17288 | Rationale: | |
17289 | 1) md_assemble () calls it_fsm_pre_encode () before calling tencode (), | |
477330fc RM |
17290 | initializing the IT insn type with a generic initial value depending |
17291 | on the inst.condition. | |
e07e6e58 | 17292 | 2) During the tencode function, two things may happen: |
477330fc RM |
17293 | a) The tencode function overrides the IT insn type by |
17294 | calling either set_it_insn_type (type) or set_it_insn_type_last (). | |
17295 | b) The tencode function queries the IT block state by | |
17296 | calling in_it_block () (i.e. to determine narrow/not narrow mode). | |
17297 | ||
17298 | Both set_it_insn_type and in_it_block run the internal FSM state | |
17299 | handling function (handle_it_state), because: a) setting the IT insn | |
17300 | type may incur in an invalid state (exiting the function), | |
17301 | and b) querying the state requires the FSM to be updated. | |
17302 | Specifically we want to avoid creating an IT block for conditional | |
17303 | branches, so it_fsm_pre_encode is actually a guess and we can't | |
17304 | determine whether an IT block is required until the tencode () routine | |
17305 | has decided what type of instruction this actually it. | |
17306 | Because of this, if set_it_insn_type and in_it_block have to be used, | |
17307 | set_it_insn_type has to be called first. | |
17308 | ||
17309 | set_it_insn_type_last () is a wrapper of set_it_insn_type (type), that | |
17310 | determines the insn IT type depending on the inst.cond code. | |
17311 | When a tencode () routine encodes an instruction that can be | |
17312 | either outside an IT block, or, in the case of being inside, has to be | |
17313 | the last one, set_it_insn_type_last () will determine the proper | |
17314 | IT instruction type based on the inst.cond code. Otherwise, | |
17315 | set_it_insn_type can be called for overriding that logic or | |
17316 | for covering other cases. | |
17317 | ||
17318 | Calling handle_it_state () may not transition the IT block state to | |
17319 | OUTSIDE_IT_BLOCK immediatelly, since the (current) state could be | |
17320 | still queried. Instead, if the FSM determines that the state should | |
17321 | be transitioned to OUTSIDE_IT_BLOCK, a flag is marked to be closed | |
17322 | after the tencode () function: that's what it_fsm_post_encode () does. | |
17323 | ||
17324 | Since in_it_block () calls the state handling function to get an | |
17325 | updated state, an error may occur (due to invalid insns combination). | |
17326 | In that case, inst.error is set. | |
17327 | Therefore, inst.error has to be checked after the execution of | |
17328 | the tencode () routine. | |
e07e6e58 NC |
17329 | |
17330 | 3) Back in md_assemble(), it_fsm_post_encode () is called to commit | |
477330fc RM |
17331 | any pending state change (if any) that didn't take place in |
17332 | handle_it_state () as explained above. */ | |
e07e6e58 NC |
17333 | |
17334 | static void | |
17335 | it_fsm_pre_encode (void) | |
17336 | { | |
17337 | if (inst.cond != COND_ALWAYS) | |
17338 | inst.it_insn_type = INSIDE_IT_INSN; | |
17339 | else | |
17340 | inst.it_insn_type = OUTSIDE_IT_INSN; | |
17341 | ||
17342 | now_it.state_handled = 0; | |
17343 | } | |
17344 | ||
17345 | /* IT state FSM handling function. */ | |
17346 | ||
17347 | static int | |
17348 | handle_it_state (void) | |
17349 | { | |
17350 | now_it.state_handled = 1; | |
5a01bb1d | 17351 | now_it.insn_cond = FALSE; |
e07e6e58 NC |
17352 | |
17353 | switch (now_it.state) | |
17354 | { | |
17355 | case OUTSIDE_IT_BLOCK: | |
17356 | switch (inst.it_insn_type) | |
17357 | { | |
17358 | case OUTSIDE_IT_INSN: | |
17359 | break; | |
17360 | ||
17361 | case INSIDE_IT_INSN: | |
17362 | case INSIDE_IT_LAST_INSN: | |
17363 | if (thumb_mode == 0) | |
17364 | { | |
c921be7d | 17365 | if (unified_syntax |
e07e6e58 NC |
17366 | && !(implicit_it_mode & IMPLICIT_IT_MODE_ARM)) |
17367 | as_tsktsk (_("Warning: conditional outside an IT block"\ | |
17368 | " for Thumb.")); | |
17369 | } | |
17370 | else | |
17371 | { | |
17372 | if ((implicit_it_mode & IMPLICIT_IT_MODE_THUMB) | |
17373 | && ARM_CPU_HAS_FEATURE (cpu_variant, arm_arch_t2)) | |
17374 | { | |
17375 | /* Automatically generate the IT instruction. */ | |
17376 | new_automatic_it_block (inst.cond); | |
17377 | if (inst.it_insn_type == INSIDE_IT_LAST_INSN) | |
17378 | close_automatic_it_block (); | |
17379 | } | |
17380 | else | |
17381 | { | |
17382 | inst.error = BAD_OUT_IT; | |
17383 | return FAIL; | |
17384 | } | |
17385 | } | |
17386 | break; | |
17387 | ||
17388 | case IF_INSIDE_IT_LAST_INSN: | |
17389 | case NEUTRAL_IT_INSN: | |
17390 | break; | |
17391 | ||
17392 | case IT_INSN: | |
17393 | now_it.state = MANUAL_IT_BLOCK; | |
17394 | now_it.block_length = 0; | |
17395 | break; | |
17396 | } | |
17397 | break; | |
17398 | ||
17399 | case AUTOMATIC_IT_BLOCK: | |
17400 | /* Three things may happen now: | |
17401 | a) We should increment current it block size; | |
17402 | b) We should close current it block (closing insn or 4 insns); | |
17403 | c) We should close current it block and start a new one (due | |
17404 | to incompatible conditions or | |
17405 | 4 insns-length block reached). */ | |
17406 | ||
17407 | switch (inst.it_insn_type) | |
17408 | { | |
17409 | case OUTSIDE_IT_INSN: | |
17410 | /* The closure of the block shall happen immediatelly, | |
17411 | so any in_it_block () call reports the block as closed. */ | |
17412 | force_automatic_it_block_close (); | |
17413 | break; | |
17414 | ||
17415 | case INSIDE_IT_INSN: | |
17416 | case INSIDE_IT_LAST_INSN: | |
17417 | case IF_INSIDE_IT_LAST_INSN: | |
17418 | now_it.block_length++; | |
17419 | ||
17420 | if (now_it.block_length > 4 | |
17421 | || !now_it_compatible (inst.cond)) | |
17422 | { | |
17423 | force_automatic_it_block_close (); | |
17424 | if (inst.it_insn_type != IF_INSIDE_IT_LAST_INSN) | |
17425 | new_automatic_it_block (inst.cond); | |
17426 | } | |
17427 | else | |
17428 | { | |
5a01bb1d | 17429 | now_it.insn_cond = TRUE; |
e07e6e58 NC |
17430 | now_it_add_mask (inst.cond); |
17431 | } | |
17432 | ||
17433 | if (now_it.state == AUTOMATIC_IT_BLOCK | |
17434 | && (inst.it_insn_type == INSIDE_IT_LAST_INSN | |
17435 | || inst.it_insn_type == IF_INSIDE_IT_LAST_INSN)) | |
17436 | close_automatic_it_block (); | |
17437 | break; | |
17438 | ||
17439 | case NEUTRAL_IT_INSN: | |
17440 | now_it.block_length++; | |
5a01bb1d | 17441 | now_it.insn_cond = TRUE; |
e07e6e58 NC |
17442 | |
17443 | if (now_it.block_length > 4) | |
17444 | force_automatic_it_block_close (); | |
17445 | else | |
17446 | now_it_add_mask (now_it.cc & 1); | |
17447 | break; | |
17448 | ||
17449 | case IT_INSN: | |
17450 | close_automatic_it_block (); | |
17451 | now_it.state = MANUAL_IT_BLOCK; | |
17452 | break; | |
17453 | } | |
17454 | break; | |
17455 | ||
17456 | case MANUAL_IT_BLOCK: | |
17457 | { | |
17458 | /* Check conditional suffixes. */ | |
17459 | const int cond = now_it.cc ^ ((now_it.mask >> 4) & 1) ^ 1; | |
17460 | int is_last; | |
17461 | now_it.mask <<= 1; | |
17462 | now_it.mask &= 0x1f; | |
17463 | is_last = (now_it.mask == 0x10); | |
5a01bb1d | 17464 | now_it.insn_cond = TRUE; |
e07e6e58 NC |
17465 | |
17466 | switch (inst.it_insn_type) | |
17467 | { | |
17468 | case OUTSIDE_IT_INSN: | |
17469 | inst.error = BAD_NOT_IT; | |
17470 | return FAIL; | |
17471 | ||
17472 | case INSIDE_IT_INSN: | |
17473 | if (cond != inst.cond) | |
17474 | { | |
17475 | inst.error = BAD_IT_COND; | |
17476 | return FAIL; | |
17477 | } | |
17478 | break; | |
17479 | ||
17480 | case INSIDE_IT_LAST_INSN: | |
17481 | case IF_INSIDE_IT_LAST_INSN: | |
17482 | if (cond != inst.cond) | |
17483 | { | |
17484 | inst.error = BAD_IT_COND; | |
17485 | return FAIL; | |
17486 | } | |
17487 | if (!is_last) | |
17488 | { | |
17489 | inst.error = BAD_BRANCH; | |
17490 | return FAIL; | |
17491 | } | |
17492 | break; | |
17493 | ||
17494 | case NEUTRAL_IT_INSN: | |
17495 | /* The BKPT instruction is unconditional even in an IT block. */ | |
17496 | break; | |
17497 | ||
17498 | case IT_INSN: | |
17499 | inst.error = BAD_IT_IT; | |
17500 | return FAIL; | |
17501 | } | |
17502 | } | |
17503 | break; | |
17504 | } | |
17505 | ||
17506 | return SUCCESS; | |
17507 | } | |
17508 | ||
5a01bb1d MGD |
17509 | struct depr_insn_mask |
17510 | { | |
17511 | unsigned long pattern; | |
17512 | unsigned long mask; | |
17513 | const char* description; | |
17514 | }; | |
17515 | ||
17516 | /* List of 16-bit instruction patterns deprecated in an IT block in | |
17517 | ARMv8. */ | |
17518 | static const struct depr_insn_mask depr_it_insns[] = { | |
17519 | { 0xc000, 0xc000, N_("Short branches, Undefined, SVC, LDM/STM") }, | |
17520 | { 0xb000, 0xb000, N_("Miscellaneous 16-bit instructions") }, | |
17521 | { 0xa000, 0xb800, N_("ADR") }, | |
17522 | { 0x4800, 0xf800, N_("Literal loads") }, | |
17523 | { 0x4478, 0xf478, N_("Hi-register ADD, MOV, CMP, BX, BLX using pc") }, | |
17524 | { 0x4487, 0xfc87, N_("Hi-register ADD, MOV, CMP using pc") }, | |
c8de034b JW |
17525 | /* NOTE: 0x00dd is not the real encoding, instead, it is the 'tvalue' |
17526 | field in asm_opcode. 'tvalue' is used at the stage this check happen. */ | |
17527 | { 0x00dd, 0x7fff, N_("ADD/SUB sp, sp #imm") }, | |
5a01bb1d MGD |
17528 | { 0, 0, NULL } |
17529 | }; | |
17530 | ||
e07e6e58 NC |
17531 | static void |
17532 | it_fsm_post_encode (void) | |
17533 | { | |
17534 | int is_last; | |
17535 | ||
17536 | if (!now_it.state_handled) | |
17537 | handle_it_state (); | |
17538 | ||
5a01bb1d MGD |
17539 | if (now_it.insn_cond |
17540 | && !now_it.warn_deprecated | |
17541 | && warn_on_deprecated | |
17542 | && ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v8)) | |
17543 | { | |
17544 | if (inst.instruction >= 0x10000) | |
17545 | { | |
5c3696f8 | 17546 | as_tsktsk (_("IT blocks containing 32-bit Thumb instructions are " |
5a01bb1d MGD |
17547 | "deprecated in ARMv8")); |
17548 | now_it.warn_deprecated = TRUE; | |
17549 | } | |
17550 | else | |
17551 | { | |
17552 | const struct depr_insn_mask *p = depr_it_insns; | |
17553 | ||
17554 | while (p->mask != 0) | |
17555 | { | |
17556 | if ((inst.instruction & p->mask) == p->pattern) | |
17557 | { | |
5c3696f8 | 17558 | as_tsktsk (_("IT blocks containing 16-bit Thumb instructions " |
5a01bb1d MGD |
17559 | "of the following class are deprecated in ARMv8: " |
17560 | "%s"), p->description); | |
17561 | now_it.warn_deprecated = TRUE; | |
17562 | break; | |
17563 | } | |
17564 | ||
17565 | ++p; | |
17566 | } | |
17567 | } | |
17568 | ||
17569 | if (now_it.block_length > 1) | |
17570 | { | |
5c3696f8 | 17571 | as_tsktsk (_("IT blocks containing more than one conditional " |
0a8897c7 | 17572 | "instruction are deprecated in ARMv8")); |
5a01bb1d MGD |
17573 | now_it.warn_deprecated = TRUE; |
17574 | } | |
17575 | } | |
17576 | ||
e07e6e58 NC |
17577 | is_last = (now_it.mask == 0x10); |
17578 | if (is_last) | |
17579 | { | |
17580 | now_it.state = OUTSIDE_IT_BLOCK; | |
17581 | now_it.mask = 0; | |
17582 | } | |
17583 | } | |
17584 | ||
17585 | static void | |
17586 | force_automatic_it_block_close (void) | |
17587 | { | |
17588 | if (now_it.state == AUTOMATIC_IT_BLOCK) | |
17589 | { | |
17590 | close_automatic_it_block (); | |
17591 | now_it.state = OUTSIDE_IT_BLOCK; | |
17592 | now_it.mask = 0; | |
17593 | } | |
17594 | } | |
17595 | ||
17596 | static int | |
17597 | in_it_block (void) | |
17598 | { | |
17599 | if (!now_it.state_handled) | |
17600 | handle_it_state (); | |
17601 | ||
17602 | return now_it.state != OUTSIDE_IT_BLOCK; | |
17603 | } | |
17604 | ||
c19d1205 ZW |
17605 | void |
17606 | md_assemble (char *str) | |
b99bd4ef | 17607 | { |
c19d1205 ZW |
17608 | char *p = str; |
17609 | const struct asm_opcode * opcode; | |
b99bd4ef | 17610 | |
c19d1205 ZW |
17611 | /* Align the previous label if needed. */ |
17612 | if (last_label_seen != NULL) | |
b99bd4ef | 17613 | { |
c19d1205 ZW |
17614 | symbol_set_frag (last_label_seen, frag_now); |
17615 | S_SET_VALUE (last_label_seen, (valueT) frag_now_fix ()); | |
17616 | S_SET_SEGMENT (last_label_seen, now_seg); | |
b99bd4ef NC |
17617 | } |
17618 | ||
c19d1205 ZW |
17619 | memset (&inst, '\0', sizeof (inst)); |
17620 | inst.reloc.type = BFD_RELOC_UNUSED; | |
b99bd4ef | 17621 | |
c19d1205 ZW |
17622 | opcode = opcode_lookup (&p); |
17623 | if (!opcode) | |
b99bd4ef | 17624 | { |
c19d1205 | 17625 | /* It wasn't an instruction, but it might be a register alias of |
dcbf9037 | 17626 | the form alias .req reg, or a Neon .dn/.qn directive. */ |
c921be7d | 17627 | if (! create_register_alias (str, p) |
477330fc | 17628 | && ! create_neon_reg_alias (str, p)) |
c19d1205 | 17629 | as_bad (_("bad instruction `%s'"), str); |
b99bd4ef | 17630 | |
b99bd4ef NC |
17631 | return; |
17632 | } | |
17633 | ||
278df34e | 17634 | if (warn_on_deprecated && opcode->tag == OT_cinfix3_deprecated) |
5c3696f8 | 17635 | as_tsktsk (_("s suffix on comparison instruction is deprecated")); |
088fa78e | 17636 | |
037e8744 JB |
17637 | /* The value which unconditional instructions should have in place of the |
17638 | condition field. */ | |
17639 | inst.uncond_value = (opcode->tag == OT_csuffixF) ? 0xf : -1; | |
17640 | ||
c19d1205 | 17641 | if (thumb_mode) |
b99bd4ef | 17642 | { |
e74cfd16 | 17643 | arm_feature_set variant; |
8f06b2d8 PB |
17644 | |
17645 | variant = cpu_variant; | |
17646 | /* Only allow coprocessor instructions on Thumb-2 capable devices. */ | |
e74cfd16 PB |
17647 | if (!ARM_CPU_HAS_FEATURE (variant, arm_arch_t2)) |
17648 | ARM_CLEAR_FEATURE (variant, variant, fpu_any_hard); | |
c19d1205 | 17649 | /* Check that this instruction is supported for this CPU. */ |
62b3e311 PB |
17650 | if (!opcode->tvariant |
17651 | || (thumb_mode == 1 | |
17652 | && !ARM_CPU_HAS_FEATURE (variant, *opcode->tvariant))) | |
b99bd4ef | 17653 | { |
bf3eeda7 | 17654 | as_bad (_("selected processor does not support Thumb mode `%s'"), str); |
b99bd4ef NC |
17655 | return; |
17656 | } | |
c19d1205 ZW |
17657 | if (inst.cond != COND_ALWAYS && !unified_syntax |
17658 | && opcode->tencode != do_t_branch) | |
b99bd4ef | 17659 | { |
c19d1205 | 17660 | as_bad (_("Thumb does not support conditional execution")); |
b99bd4ef NC |
17661 | return; |
17662 | } | |
17663 | ||
752d5da4 | 17664 | if (!ARM_CPU_HAS_FEATURE (variant, arm_ext_v6t2)) |
076d447c | 17665 | { |
7e806470 | 17666 | if (opcode->tencode != do_t_blx && opcode->tencode != do_t_branch23 |
752d5da4 NC |
17667 | && !(ARM_CPU_HAS_FEATURE(*opcode->tvariant, arm_ext_msr) |
17668 | || ARM_CPU_HAS_FEATURE(*opcode->tvariant, arm_ext_barrier))) | |
17669 | { | |
17670 | /* Two things are addressed here. | |
17671 | 1) Implicit require narrow instructions on Thumb-1. | |
17672 | This avoids relaxation accidentally introducing Thumb-2 | |
17673 | instructions. | |
17674 | 2) Reject wide instructions in non Thumb-2 cores. */ | |
17675 | if (inst.size_req == 0) | |
17676 | inst.size_req = 2; | |
17677 | else if (inst.size_req == 4) | |
17678 | { | |
bf3eeda7 | 17679 | as_bad (_("selected processor does not support Thumb-2 mode `%s'"), str); |
752d5da4 NC |
17680 | return; |
17681 | } | |
17682 | } | |
076d447c PB |
17683 | } |
17684 | ||
c19d1205 ZW |
17685 | inst.instruction = opcode->tvalue; |
17686 | ||
5be8be5d | 17687 | if (!parse_operands (p, opcode->operands, /*thumb=*/TRUE)) |
477330fc RM |
17688 | { |
17689 | /* Prepare the it_insn_type for those encodings that don't set | |
17690 | it. */ | |
17691 | it_fsm_pre_encode (); | |
c19d1205 | 17692 | |
477330fc | 17693 | opcode->tencode (); |
e07e6e58 | 17694 | |
477330fc RM |
17695 | it_fsm_post_encode (); |
17696 | } | |
e27ec89e | 17697 | |
0110f2b8 | 17698 | if (!(inst.error || inst.relax)) |
b99bd4ef | 17699 | { |
9c2799c2 | 17700 | gas_assert (inst.instruction < 0xe800 || inst.instruction > 0xffff); |
c19d1205 ZW |
17701 | inst.size = (inst.instruction > 0xffff ? 4 : 2); |
17702 | if (inst.size_req && inst.size_req != inst.size) | |
b99bd4ef | 17703 | { |
c19d1205 | 17704 | as_bad (_("cannot honor width suffix -- `%s'"), str); |
b99bd4ef NC |
17705 | return; |
17706 | } | |
17707 | } | |
076d447c PB |
17708 | |
17709 | /* Something has gone badly wrong if we try to relax a fixed size | |
477330fc | 17710 | instruction. */ |
9c2799c2 | 17711 | gas_assert (inst.size_req == 0 || !inst.relax); |
076d447c | 17712 | |
e74cfd16 PB |
17713 | ARM_MERGE_FEATURE_SETS (thumb_arch_used, thumb_arch_used, |
17714 | *opcode->tvariant); | |
ee065d83 | 17715 | /* Many Thumb-2 instructions also have Thumb-1 variants, so explicitly |
708587a4 | 17716 | set those bits when Thumb-2 32-bit instructions are seen. ie. |
7e806470 | 17717 | anything other than bl/blx and v6-M instructions. |
3cfdb781 TG |
17718 | The impact of relaxable instructions will be considered later after we |
17719 | finish all relaxation. */ | |
17720 | if ((inst.size == 4 && (inst.instruction & 0xf800e800) != 0xf000e800) | |
e07e6e58 NC |
17721 | && !(ARM_CPU_HAS_FEATURE (*opcode->tvariant, arm_ext_msr) |
17722 | || ARM_CPU_HAS_FEATURE (*opcode->tvariant, arm_ext_barrier))) | |
e74cfd16 PB |
17723 | ARM_MERGE_FEATURE_SETS (thumb_arch_used, thumb_arch_used, |
17724 | arm_ext_v6t2); | |
cd000bff | 17725 | |
88714cb8 DG |
17726 | check_neon_suffixes; |
17727 | ||
cd000bff | 17728 | if (!inst.error) |
c877a2f2 NC |
17729 | { |
17730 | mapping_state (MAP_THUMB); | |
17731 | } | |
c19d1205 | 17732 | } |
3e9e4fcf | 17733 | else if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v1)) |
c19d1205 | 17734 | { |
845b51d6 PB |
17735 | bfd_boolean is_bx; |
17736 | ||
17737 | /* bx is allowed on v5 cores, and sometimes on v4 cores. */ | |
17738 | is_bx = (opcode->aencode == do_bx); | |
17739 | ||
c19d1205 | 17740 | /* Check that this instruction is supported for this CPU. */ |
845b51d6 PB |
17741 | if (!(is_bx && fix_v4bx) |
17742 | && !(opcode->avariant && | |
17743 | ARM_CPU_HAS_FEATURE (cpu_variant, *opcode->avariant))) | |
b99bd4ef | 17744 | { |
bf3eeda7 | 17745 | as_bad (_("selected processor does not support ARM mode `%s'"), str); |
c19d1205 | 17746 | return; |
b99bd4ef | 17747 | } |
c19d1205 | 17748 | if (inst.size_req) |
b99bd4ef | 17749 | { |
c19d1205 ZW |
17750 | as_bad (_("width suffixes are invalid in ARM mode -- `%s'"), str); |
17751 | return; | |
b99bd4ef NC |
17752 | } |
17753 | ||
c19d1205 ZW |
17754 | inst.instruction = opcode->avalue; |
17755 | if (opcode->tag == OT_unconditionalF) | |
17756 | inst.instruction |= 0xF << 28; | |
17757 | else | |
17758 | inst.instruction |= inst.cond << 28; | |
17759 | inst.size = INSN_SIZE; | |
5be8be5d | 17760 | if (!parse_operands (p, opcode->operands, /*thumb=*/FALSE)) |
477330fc RM |
17761 | { |
17762 | it_fsm_pre_encode (); | |
17763 | opcode->aencode (); | |
17764 | it_fsm_post_encode (); | |
17765 | } | |
ee065d83 | 17766 | /* Arm mode bx is marked as both v4T and v5 because it's still required |
477330fc | 17767 | on a hypothetical non-thumb v5 core. */ |
845b51d6 | 17768 | if (is_bx) |
e74cfd16 | 17769 | ARM_MERGE_FEATURE_SETS (arm_arch_used, arm_arch_used, arm_ext_v4t); |
ee065d83 | 17770 | else |
e74cfd16 PB |
17771 | ARM_MERGE_FEATURE_SETS (arm_arch_used, arm_arch_used, |
17772 | *opcode->avariant); | |
88714cb8 DG |
17773 | |
17774 | check_neon_suffixes; | |
17775 | ||
cd000bff | 17776 | if (!inst.error) |
c877a2f2 NC |
17777 | { |
17778 | mapping_state (MAP_ARM); | |
17779 | } | |
b99bd4ef | 17780 | } |
3e9e4fcf JB |
17781 | else |
17782 | { | |
17783 | as_bad (_("attempt to use an ARM instruction on a Thumb-only processor " | |
17784 | "-- `%s'"), str); | |
17785 | return; | |
17786 | } | |
c19d1205 ZW |
17787 | output_inst (str); |
17788 | } | |
b99bd4ef | 17789 | |
e07e6e58 NC |
17790 | static void |
17791 | check_it_blocks_finished (void) | |
17792 | { | |
17793 | #ifdef OBJ_ELF | |
17794 | asection *sect; | |
17795 | ||
17796 | for (sect = stdoutput->sections; sect != NULL; sect = sect->next) | |
17797 | if (seg_info (sect)->tc_segment_info_data.current_it.state | |
17798 | == MANUAL_IT_BLOCK) | |
17799 | { | |
17800 | as_warn (_("section '%s' finished with an open IT block."), | |
17801 | sect->name); | |
17802 | } | |
17803 | #else | |
17804 | if (now_it.state == MANUAL_IT_BLOCK) | |
17805 | as_warn (_("file finished with an open IT block.")); | |
17806 | #endif | |
17807 | } | |
17808 | ||
c19d1205 ZW |
17809 | /* Various frobbings of labels and their addresses. */ |
17810 | ||
17811 | void | |
17812 | arm_start_line_hook (void) | |
17813 | { | |
17814 | last_label_seen = NULL; | |
b99bd4ef NC |
17815 | } |
17816 | ||
c19d1205 ZW |
17817 | void |
17818 | arm_frob_label (symbolS * sym) | |
b99bd4ef | 17819 | { |
c19d1205 | 17820 | last_label_seen = sym; |
b99bd4ef | 17821 | |
c19d1205 | 17822 | ARM_SET_THUMB (sym, thumb_mode); |
b99bd4ef | 17823 | |
c19d1205 ZW |
17824 | #if defined OBJ_COFF || defined OBJ_ELF |
17825 | ARM_SET_INTERWORK (sym, support_interwork); | |
17826 | #endif | |
b99bd4ef | 17827 | |
e07e6e58 NC |
17828 | force_automatic_it_block_close (); |
17829 | ||
5f4273c7 | 17830 | /* Note - do not allow local symbols (.Lxxx) to be labelled |
c19d1205 ZW |
17831 | as Thumb functions. This is because these labels, whilst |
17832 | they exist inside Thumb code, are not the entry points for | |
17833 | possible ARM->Thumb calls. Also, these labels can be used | |
17834 | as part of a computed goto or switch statement. eg gcc | |
17835 | can generate code that looks like this: | |
b99bd4ef | 17836 | |
c19d1205 ZW |
17837 | ldr r2, [pc, .Laaa] |
17838 | lsl r3, r3, #2 | |
17839 | ldr r2, [r3, r2] | |
17840 | mov pc, r2 | |
b99bd4ef | 17841 | |
c19d1205 ZW |
17842 | .Lbbb: .word .Lxxx |
17843 | .Lccc: .word .Lyyy | |
17844 | ..etc... | |
17845 | .Laaa: .word Lbbb | |
b99bd4ef | 17846 | |
c19d1205 ZW |
17847 | The first instruction loads the address of the jump table. |
17848 | The second instruction converts a table index into a byte offset. | |
17849 | The third instruction gets the jump address out of the table. | |
17850 | The fourth instruction performs the jump. | |
b99bd4ef | 17851 | |
c19d1205 ZW |
17852 | If the address stored at .Laaa is that of a symbol which has the |
17853 | Thumb_Func bit set, then the linker will arrange for this address | |
17854 | to have the bottom bit set, which in turn would mean that the | |
17855 | address computation performed by the third instruction would end | |
17856 | up with the bottom bit set. Since the ARM is capable of unaligned | |
17857 | word loads, the instruction would then load the incorrect address | |
17858 | out of the jump table, and chaos would ensue. */ | |
17859 | if (label_is_thumb_function_name | |
17860 | && (S_GET_NAME (sym)[0] != '.' || S_GET_NAME (sym)[1] != 'L') | |
17861 | && (bfd_get_section_flags (stdoutput, now_seg) & SEC_CODE) != 0) | |
b99bd4ef | 17862 | { |
c19d1205 ZW |
17863 | /* When the address of a Thumb function is taken the bottom |
17864 | bit of that address should be set. This will allow | |
17865 | interworking between Arm and Thumb functions to work | |
17866 | correctly. */ | |
b99bd4ef | 17867 | |
c19d1205 | 17868 | THUMB_SET_FUNC (sym, 1); |
b99bd4ef | 17869 | |
c19d1205 | 17870 | label_is_thumb_function_name = FALSE; |
b99bd4ef | 17871 | } |
07a53e5c | 17872 | |
07a53e5c | 17873 | dwarf2_emit_label (sym); |
b99bd4ef NC |
17874 | } |
17875 | ||
c921be7d | 17876 | bfd_boolean |
c19d1205 | 17877 | arm_data_in_code (void) |
b99bd4ef | 17878 | { |
c19d1205 | 17879 | if (thumb_mode && ! strncmp (input_line_pointer + 1, "data:", 5)) |
b99bd4ef | 17880 | { |
c19d1205 ZW |
17881 | *input_line_pointer = '/'; |
17882 | input_line_pointer += 5; | |
17883 | *input_line_pointer = 0; | |
c921be7d | 17884 | return TRUE; |
b99bd4ef NC |
17885 | } |
17886 | ||
c921be7d | 17887 | return FALSE; |
b99bd4ef NC |
17888 | } |
17889 | ||
c19d1205 ZW |
17890 | char * |
17891 | arm_canonicalize_symbol_name (char * name) | |
b99bd4ef | 17892 | { |
c19d1205 | 17893 | int len; |
b99bd4ef | 17894 | |
c19d1205 ZW |
17895 | if (thumb_mode && (len = strlen (name)) > 5 |
17896 | && streq (name + len - 5, "/data")) | |
17897 | *(name + len - 5) = 0; | |
b99bd4ef | 17898 | |
c19d1205 | 17899 | return name; |
b99bd4ef | 17900 | } |
c19d1205 ZW |
17901 | \f |
17902 | /* Table of all register names defined by default. The user can | |
17903 | define additional names with .req. Note that all register names | |
17904 | should appear in both upper and lowercase variants. Some registers | |
17905 | also have mixed-case names. */ | |
b99bd4ef | 17906 | |
dcbf9037 | 17907 | #define REGDEF(s,n,t) { #s, n, REG_TYPE_##t, TRUE, 0 } |
c19d1205 | 17908 | #define REGNUM(p,n,t) REGDEF(p##n, n, t) |
5287ad62 | 17909 | #define REGNUM2(p,n,t) REGDEF(p##n, 2 * n, t) |
c19d1205 ZW |
17910 | #define REGSET(p,t) \ |
17911 | REGNUM(p, 0,t), REGNUM(p, 1,t), REGNUM(p, 2,t), REGNUM(p, 3,t), \ | |
17912 | REGNUM(p, 4,t), REGNUM(p, 5,t), REGNUM(p, 6,t), REGNUM(p, 7,t), \ | |
17913 | REGNUM(p, 8,t), REGNUM(p, 9,t), REGNUM(p,10,t), REGNUM(p,11,t), \ | |
17914 | REGNUM(p,12,t), REGNUM(p,13,t), REGNUM(p,14,t), REGNUM(p,15,t) | |
5287ad62 JB |
17915 | #define REGSETH(p,t) \ |
17916 | REGNUM(p,16,t), REGNUM(p,17,t), REGNUM(p,18,t), REGNUM(p,19,t), \ | |
17917 | REGNUM(p,20,t), REGNUM(p,21,t), REGNUM(p,22,t), REGNUM(p,23,t), \ | |
17918 | REGNUM(p,24,t), REGNUM(p,25,t), REGNUM(p,26,t), REGNUM(p,27,t), \ | |
17919 | REGNUM(p,28,t), REGNUM(p,29,t), REGNUM(p,30,t), REGNUM(p,31,t) | |
17920 | #define REGSET2(p,t) \ | |
17921 | REGNUM2(p, 0,t), REGNUM2(p, 1,t), REGNUM2(p, 2,t), REGNUM2(p, 3,t), \ | |
17922 | REGNUM2(p, 4,t), REGNUM2(p, 5,t), REGNUM2(p, 6,t), REGNUM2(p, 7,t), \ | |
17923 | REGNUM2(p, 8,t), REGNUM2(p, 9,t), REGNUM2(p,10,t), REGNUM2(p,11,t), \ | |
17924 | REGNUM2(p,12,t), REGNUM2(p,13,t), REGNUM2(p,14,t), REGNUM2(p,15,t) | |
90ec0d68 MGD |
17925 | #define SPLRBANK(base,bank,t) \ |
17926 | REGDEF(lr_##bank, 768|((base+0)<<16), t), \ | |
17927 | REGDEF(sp_##bank, 768|((base+1)<<16), t), \ | |
17928 | REGDEF(spsr_##bank, 768|(base<<16)|SPSR_BIT, t), \ | |
17929 | REGDEF(LR_##bank, 768|((base+0)<<16), t), \ | |
17930 | REGDEF(SP_##bank, 768|((base+1)<<16), t), \ | |
17931 | REGDEF(SPSR_##bank, 768|(base<<16)|SPSR_BIT, t) | |
7ed4c4c5 | 17932 | |
c19d1205 | 17933 | static const struct reg_entry reg_names[] = |
7ed4c4c5 | 17934 | { |
c19d1205 ZW |
17935 | /* ARM integer registers. */ |
17936 | REGSET(r, RN), REGSET(R, RN), | |
7ed4c4c5 | 17937 | |
c19d1205 ZW |
17938 | /* ATPCS synonyms. */ |
17939 | REGDEF(a1,0,RN), REGDEF(a2,1,RN), REGDEF(a3, 2,RN), REGDEF(a4, 3,RN), | |
17940 | REGDEF(v1,4,RN), REGDEF(v2,5,RN), REGDEF(v3, 6,RN), REGDEF(v4, 7,RN), | |
17941 | REGDEF(v5,8,RN), REGDEF(v6,9,RN), REGDEF(v7,10,RN), REGDEF(v8,11,RN), | |
7ed4c4c5 | 17942 | |
c19d1205 ZW |
17943 | REGDEF(A1,0,RN), REGDEF(A2,1,RN), REGDEF(A3, 2,RN), REGDEF(A4, 3,RN), |
17944 | REGDEF(V1,4,RN), REGDEF(V2,5,RN), REGDEF(V3, 6,RN), REGDEF(V4, 7,RN), | |
17945 | REGDEF(V5,8,RN), REGDEF(V6,9,RN), REGDEF(V7,10,RN), REGDEF(V8,11,RN), | |
7ed4c4c5 | 17946 | |
c19d1205 ZW |
17947 | /* Well-known aliases. */ |
17948 | REGDEF(wr, 7,RN), REGDEF(sb, 9,RN), REGDEF(sl,10,RN), REGDEF(fp,11,RN), | |
17949 | REGDEF(ip,12,RN), REGDEF(sp,13,RN), REGDEF(lr,14,RN), REGDEF(pc,15,RN), | |
17950 | ||
17951 | REGDEF(WR, 7,RN), REGDEF(SB, 9,RN), REGDEF(SL,10,RN), REGDEF(FP,11,RN), | |
17952 | REGDEF(IP,12,RN), REGDEF(SP,13,RN), REGDEF(LR,14,RN), REGDEF(PC,15,RN), | |
17953 | ||
17954 | /* Coprocessor numbers. */ | |
17955 | REGSET(p, CP), REGSET(P, CP), | |
17956 | ||
17957 | /* Coprocessor register numbers. The "cr" variants are for backward | |
17958 | compatibility. */ | |
17959 | REGSET(c, CN), REGSET(C, CN), | |
17960 | REGSET(cr, CN), REGSET(CR, CN), | |
17961 | ||
90ec0d68 MGD |
17962 | /* ARM banked registers. */ |
17963 | REGDEF(R8_usr,512|(0<<16),RNB), REGDEF(r8_usr,512|(0<<16),RNB), | |
17964 | REGDEF(R9_usr,512|(1<<16),RNB), REGDEF(r9_usr,512|(1<<16),RNB), | |
17965 | REGDEF(R10_usr,512|(2<<16),RNB), REGDEF(r10_usr,512|(2<<16),RNB), | |
17966 | REGDEF(R11_usr,512|(3<<16),RNB), REGDEF(r11_usr,512|(3<<16),RNB), | |
17967 | REGDEF(R12_usr,512|(4<<16),RNB), REGDEF(r12_usr,512|(4<<16),RNB), | |
17968 | REGDEF(SP_usr,512|(5<<16),RNB), REGDEF(sp_usr,512|(5<<16),RNB), | |
17969 | REGDEF(LR_usr,512|(6<<16),RNB), REGDEF(lr_usr,512|(6<<16),RNB), | |
17970 | ||
17971 | REGDEF(R8_fiq,512|(8<<16),RNB), REGDEF(r8_fiq,512|(8<<16),RNB), | |
17972 | REGDEF(R9_fiq,512|(9<<16),RNB), REGDEF(r9_fiq,512|(9<<16),RNB), | |
17973 | REGDEF(R10_fiq,512|(10<<16),RNB), REGDEF(r10_fiq,512|(10<<16),RNB), | |
17974 | REGDEF(R11_fiq,512|(11<<16),RNB), REGDEF(r11_fiq,512|(11<<16),RNB), | |
17975 | REGDEF(R12_fiq,512|(12<<16),RNB), REGDEF(r12_fiq,512|(12<<16),RNB), | |
1472d06f | 17976 | REGDEF(SP_fiq,512|(13<<16),RNB), REGDEF(sp_fiq,512|(13<<16),RNB), |
90ec0d68 MGD |
17977 | REGDEF(LR_fiq,512|(14<<16),RNB), REGDEF(lr_fiq,512|(14<<16),RNB), |
17978 | REGDEF(SPSR_fiq,512|(14<<16)|SPSR_BIT,RNB), REGDEF(spsr_fiq,512|(14<<16)|SPSR_BIT,RNB), | |
17979 | ||
17980 | SPLRBANK(0,IRQ,RNB), SPLRBANK(0,irq,RNB), | |
17981 | SPLRBANK(2,SVC,RNB), SPLRBANK(2,svc,RNB), | |
17982 | SPLRBANK(4,ABT,RNB), SPLRBANK(4,abt,RNB), | |
17983 | SPLRBANK(6,UND,RNB), SPLRBANK(6,und,RNB), | |
17984 | SPLRBANK(12,MON,RNB), SPLRBANK(12,mon,RNB), | |
17985 | REGDEF(elr_hyp,768|(14<<16),RNB), REGDEF(ELR_hyp,768|(14<<16),RNB), | |
17986 | REGDEF(sp_hyp,768|(15<<16),RNB), REGDEF(SP_hyp,768|(15<<16),RNB), | |
fa94de6b | 17987 | REGDEF(spsr_hyp,768|(14<<16)|SPSR_BIT,RNB), |
90ec0d68 MGD |
17988 | REGDEF(SPSR_hyp,768|(14<<16)|SPSR_BIT,RNB), |
17989 | ||
c19d1205 ZW |
17990 | /* FPA registers. */ |
17991 | REGNUM(f,0,FN), REGNUM(f,1,FN), REGNUM(f,2,FN), REGNUM(f,3,FN), | |
17992 | REGNUM(f,4,FN), REGNUM(f,5,FN), REGNUM(f,6,FN), REGNUM(f,7, FN), | |
17993 | ||
17994 | REGNUM(F,0,FN), REGNUM(F,1,FN), REGNUM(F,2,FN), REGNUM(F,3,FN), | |
17995 | REGNUM(F,4,FN), REGNUM(F,5,FN), REGNUM(F,6,FN), REGNUM(F,7, FN), | |
17996 | ||
17997 | /* VFP SP registers. */ | |
5287ad62 JB |
17998 | REGSET(s,VFS), REGSET(S,VFS), |
17999 | REGSETH(s,VFS), REGSETH(S,VFS), | |
c19d1205 ZW |
18000 | |
18001 | /* VFP DP Registers. */ | |
5287ad62 JB |
18002 | REGSET(d,VFD), REGSET(D,VFD), |
18003 | /* Extra Neon DP registers. */ | |
18004 | REGSETH(d,VFD), REGSETH(D,VFD), | |
18005 | ||
18006 | /* Neon QP registers. */ | |
18007 | REGSET2(q,NQ), REGSET2(Q,NQ), | |
c19d1205 ZW |
18008 | |
18009 | /* VFP control registers. */ | |
18010 | REGDEF(fpsid,0,VFC), REGDEF(fpscr,1,VFC), REGDEF(fpexc,8,VFC), | |
18011 | REGDEF(FPSID,0,VFC), REGDEF(FPSCR,1,VFC), REGDEF(FPEXC,8,VFC), | |
cd2cf30b PB |
18012 | REGDEF(fpinst,9,VFC), REGDEF(fpinst2,10,VFC), |
18013 | REGDEF(FPINST,9,VFC), REGDEF(FPINST2,10,VFC), | |
18014 | REGDEF(mvfr0,7,VFC), REGDEF(mvfr1,6,VFC), | |
18015 | REGDEF(MVFR0,7,VFC), REGDEF(MVFR1,6,VFC), | |
c19d1205 ZW |
18016 | |
18017 | /* Maverick DSP coprocessor registers. */ | |
18018 | REGSET(mvf,MVF), REGSET(mvd,MVD), REGSET(mvfx,MVFX), REGSET(mvdx,MVDX), | |
18019 | REGSET(MVF,MVF), REGSET(MVD,MVD), REGSET(MVFX,MVFX), REGSET(MVDX,MVDX), | |
18020 | ||
18021 | REGNUM(mvax,0,MVAX), REGNUM(mvax,1,MVAX), | |
18022 | REGNUM(mvax,2,MVAX), REGNUM(mvax,3,MVAX), | |
18023 | REGDEF(dspsc,0,DSPSC), | |
18024 | ||
18025 | REGNUM(MVAX,0,MVAX), REGNUM(MVAX,1,MVAX), | |
18026 | REGNUM(MVAX,2,MVAX), REGNUM(MVAX,3,MVAX), | |
18027 | REGDEF(DSPSC,0,DSPSC), | |
18028 | ||
18029 | /* iWMMXt data registers - p0, c0-15. */ | |
18030 | REGSET(wr,MMXWR), REGSET(wR,MMXWR), REGSET(WR, MMXWR), | |
18031 | ||
18032 | /* iWMMXt control registers - p1, c0-3. */ | |
18033 | REGDEF(wcid, 0,MMXWC), REGDEF(wCID, 0,MMXWC), REGDEF(WCID, 0,MMXWC), | |
18034 | REGDEF(wcon, 1,MMXWC), REGDEF(wCon, 1,MMXWC), REGDEF(WCON, 1,MMXWC), | |
18035 | REGDEF(wcssf, 2,MMXWC), REGDEF(wCSSF, 2,MMXWC), REGDEF(WCSSF, 2,MMXWC), | |
18036 | REGDEF(wcasf, 3,MMXWC), REGDEF(wCASF, 3,MMXWC), REGDEF(WCASF, 3,MMXWC), | |
18037 | ||
18038 | /* iWMMXt scalar (constant/offset) registers - p1, c8-11. */ | |
18039 | REGDEF(wcgr0, 8,MMXWCG), REGDEF(wCGR0, 8,MMXWCG), REGDEF(WCGR0, 8,MMXWCG), | |
18040 | REGDEF(wcgr1, 9,MMXWCG), REGDEF(wCGR1, 9,MMXWCG), REGDEF(WCGR1, 9,MMXWCG), | |
18041 | REGDEF(wcgr2,10,MMXWCG), REGDEF(wCGR2,10,MMXWCG), REGDEF(WCGR2,10,MMXWCG), | |
18042 | REGDEF(wcgr3,11,MMXWCG), REGDEF(wCGR3,11,MMXWCG), REGDEF(WCGR3,11,MMXWCG), | |
18043 | ||
18044 | /* XScale accumulator registers. */ | |
18045 | REGNUM(acc,0,XSCALE), REGNUM(ACC,0,XSCALE), | |
18046 | }; | |
18047 | #undef REGDEF | |
18048 | #undef REGNUM | |
18049 | #undef REGSET | |
7ed4c4c5 | 18050 | |
c19d1205 ZW |
18051 | /* Table of all PSR suffixes. Bare "CPSR" and "SPSR" are handled |
18052 | within psr_required_here. */ | |
18053 | static const struct asm_psr psrs[] = | |
18054 | { | |
18055 | /* Backward compatibility notation. Note that "all" is no longer | |
18056 | truly all possible PSR bits. */ | |
18057 | {"all", PSR_c | PSR_f}, | |
18058 | {"flg", PSR_f}, | |
18059 | {"ctl", PSR_c}, | |
18060 | ||
18061 | /* Individual flags. */ | |
18062 | {"f", PSR_f}, | |
18063 | {"c", PSR_c}, | |
18064 | {"x", PSR_x}, | |
18065 | {"s", PSR_s}, | |
59b42a0d | 18066 | |
c19d1205 ZW |
18067 | /* Combinations of flags. */ |
18068 | {"fs", PSR_f | PSR_s}, | |
18069 | {"fx", PSR_f | PSR_x}, | |
18070 | {"fc", PSR_f | PSR_c}, | |
18071 | {"sf", PSR_s | PSR_f}, | |
18072 | {"sx", PSR_s | PSR_x}, | |
18073 | {"sc", PSR_s | PSR_c}, | |
18074 | {"xf", PSR_x | PSR_f}, | |
18075 | {"xs", PSR_x | PSR_s}, | |
18076 | {"xc", PSR_x | PSR_c}, | |
18077 | {"cf", PSR_c | PSR_f}, | |
18078 | {"cs", PSR_c | PSR_s}, | |
18079 | {"cx", PSR_c | PSR_x}, | |
18080 | {"fsx", PSR_f | PSR_s | PSR_x}, | |
18081 | {"fsc", PSR_f | PSR_s | PSR_c}, | |
18082 | {"fxs", PSR_f | PSR_x | PSR_s}, | |
18083 | {"fxc", PSR_f | PSR_x | PSR_c}, | |
18084 | {"fcs", PSR_f | PSR_c | PSR_s}, | |
18085 | {"fcx", PSR_f | PSR_c | PSR_x}, | |
18086 | {"sfx", PSR_s | PSR_f | PSR_x}, | |
18087 | {"sfc", PSR_s | PSR_f | PSR_c}, | |
18088 | {"sxf", PSR_s | PSR_x | PSR_f}, | |
18089 | {"sxc", PSR_s | PSR_x | PSR_c}, | |
18090 | {"scf", PSR_s | PSR_c | PSR_f}, | |
18091 | {"scx", PSR_s | PSR_c | PSR_x}, | |
18092 | {"xfs", PSR_x | PSR_f | PSR_s}, | |
18093 | {"xfc", PSR_x | PSR_f | PSR_c}, | |
18094 | {"xsf", PSR_x | PSR_s | PSR_f}, | |
18095 | {"xsc", PSR_x | PSR_s | PSR_c}, | |
18096 | {"xcf", PSR_x | PSR_c | PSR_f}, | |
18097 | {"xcs", PSR_x | PSR_c | PSR_s}, | |
18098 | {"cfs", PSR_c | PSR_f | PSR_s}, | |
18099 | {"cfx", PSR_c | PSR_f | PSR_x}, | |
18100 | {"csf", PSR_c | PSR_s | PSR_f}, | |
18101 | {"csx", PSR_c | PSR_s | PSR_x}, | |
18102 | {"cxf", PSR_c | PSR_x | PSR_f}, | |
18103 | {"cxs", PSR_c | PSR_x | PSR_s}, | |
18104 | {"fsxc", PSR_f | PSR_s | PSR_x | PSR_c}, | |
18105 | {"fscx", PSR_f | PSR_s | PSR_c | PSR_x}, | |
18106 | {"fxsc", PSR_f | PSR_x | PSR_s | PSR_c}, | |
18107 | {"fxcs", PSR_f | PSR_x | PSR_c | PSR_s}, | |
18108 | {"fcsx", PSR_f | PSR_c | PSR_s | PSR_x}, | |
18109 | {"fcxs", PSR_f | PSR_c | PSR_x | PSR_s}, | |
18110 | {"sfxc", PSR_s | PSR_f | PSR_x | PSR_c}, | |
18111 | {"sfcx", PSR_s | PSR_f | PSR_c | PSR_x}, | |
18112 | {"sxfc", PSR_s | PSR_x | PSR_f | PSR_c}, | |
18113 | {"sxcf", PSR_s | PSR_x | PSR_c | PSR_f}, | |
18114 | {"scfx", PSR_s | PSR_c | PSR_f | PSR_x}, | |
18115 | {"scxf", PSR_s | PSR_c | PSR_x | PSR_f}, | |
18116 | {"xfsc", PSR_x | PSR_f | PSR_s | PSR_c}, | |
18117 | {"xfcs", PSR_x | PSR_f | PSR_c | PSR_s}, | |
18118 | {"xsfc", PSR_x | PSR_s | PSR_f | PSR_c}, | |
18119 | {"xscf", PSR_x | PSR_s | PSR_c | PSR_f}, | |
18120 | {"xcfs", PSR_x | PSR_c | PSR_f | PSR_s}, | |
18121 | {"xcsf", PSR_x | PSR_c | PSR_s | PSR_f}, | |
18122 | {"cfsx", PSR_c | PSR_f | PSR_s | PSR_x}, | |
18123 | {"cfxs", PSR_c | PSR_f | PSR_x | PSR_s}, | |
18124 | {"csfx", PSR_c | PSR_s | PSR_f | PSR_x}, | |
18125 | {"csxf", PSR_c | PSR_s | PSR_x | PSR_f}, | |
18126 | {"cxfs", PSR_c | PSR_x | PSR_f | PSR_s}, | |
18127 | {"cxsf", PSR_c | PSR_x | PSR_s | PSR_f}, | |
18128 | }; | |
18129 | ||
62b3e311 PB |
18130 | /* Table of V7M psr names. */ |
18131 | static const struct asm_psr v7m_psrs[] = | |
18132 | { | |
2b744c99 PB |
18133 | {"apsr", 0 }, {"APSR", 0 }, |
18134 | {"iapsr", 1 }, {"IAPSR", 1 }, | |
18135 | {"eapsr", 2 }, {"EAPSR", 2 }, | |
18136 | {"psr", 3 }, {"PSR", 3 }, | |
18137 | {"xpsr", 3 }, {"XPSR", 3 }, {"xPSR", 3 }, | |
18138 | {"ipsr", 5 }, {"IPSR", 5 }, | |
18139 | {"epsr", 6 }, {"EPSR", 6 }, | |
18140 | {"iepsr", 7 }, {"IEPSR", 7 }, | |
18141 | {"msp", 8 }, {"MSP", 8 }, | |
18142 | {"psp", 9 }, {"PSP", 9 }, | |
18143 | {"primask", 16}, {"PRIMASK", 16}, | |
18144 | {"basepri", 17}, {"BASEPRI", 17}, | |
00bbc0bd NC |
18145 | {"basepri_max", 18}, {"BASEPRI_MAX", 18}, |
18146 | {"basepri_max", 18}, {"BASEPRI_MASK", 18}, /* Typo, preserved for backwards compatibility. */ | |
2b744c99 PB |
18147 | {"faultmask", 19}, {"FAULTMASK", 19}, |
18148 | {"control", 20}, {"CONTROL", 20} | |
62b3e311 PB |
18149 | }; |
18150 | ||
c19d1205 ZW |
18151 | /* Table of all shift-in-operand names. */ |
18152 | static const struct asm_shift_name shift_names [] = | |
b99bd4ef | 18153 | { |
c19d1205 ZW |
18154 | { "asl", SHIFT_LSL }, { "ASL", SHIFT_LSL }, |
18155 | { "lsl", SHIFT_LSL }, { "LSL", SHIFT_LSL }, | |
18156 | { "lsr", SHIFT_LSR }, { "LSR", SHIFT_LSR }, | |
18157 | { "asr", SHIFT_ASR }, { "ASR", SHIFT_ASR }, | |
18158 | { "ror", SHIFT_ROR }, { "ROR", SHIFT_ROR }, | |
18159 | { "rrx", SHIFT_RRX }, { "RRX", SHIFT_RRX } | |
18160 | }; | |
b99bd4ef | 18161 | |
c19d1205 ZW |
18162 | /* Table of all explicit relocation names. */ |
18163 | #ifdef OBJ_ELF | |
18164 | static struct reloc_entry reloc_names[] = | |
18165 | { | |
18166 | { "got", BFD_RELOC_ARM_GOT32 }, { "GOT", BFD_RELOC_ARM_GOT32 }, | |
18167 | { "gotoff", BFD_RELOC_ARM_GOTOFF }, { "GOTOFF", BFD_RELOC_ARM_GOTOFF }, | |
18168 | { "plt", BFD_RELOC_ARM_PLT32 }, { "PLT", BFD_RELOC_ARM_PLT32 }, | |
18169 | { "target1", BFD_RELOC_ARM_TARGET1 }, { "TARGET1", BFD_RELOC_ARM_TARGET1 }, | |
18170 | { "target2", BFD_RELOC_ARM_TARGET2 }, { "TARGET2", BFD_RELOC_ARM_TARGET2 }, | |
18171 | { "sbrel", BFD_RELOC_ARM_SBREL32 }, { "SBREL", BFD_RELOC_ARM_SBREL32 }, | |
18172 | { "tlsgd", BFD_RELOC_ARM_TLS_GD32}, { "TLSGD", BFD_RELOC_ARM_TLS_GD32}, | |
18173 | { "tlsldm", BFD_RELOC_ARM_TLS_LDM32}, { "TLSLDM", BFD_RELOC_ARM_TLS_LDM32}, | |
18174 | { "tlsldo", BFD_RELOC_ARM_TLS_LDO32}, { "TLSLDO", BFD_RELOC_ARM_TLS_LDO32}, | |
18175 | { "gottpoff",BFD_RELOC_ARM_TLS_IE32}, { "GOTTPOFF",BFD_RELOC_ARM_TLS_IE32}, | |
b43420e6 | 18176 | { "tpoff", BFD_RELOC_ARM_TLS_LE32}, { "TPOFF", BFD_RELOC_ARM_TLS_LE32}, |
0855e32b NS |
18177 | { "got_prel", BFD_RELOC_ARM_GOT_PREL}, { "GOT_PREL", BFD_RELOC_ARM_GOT_PREL}, |
18178 | { "tlsdesc", BFD_RELOC_ARM_TLS_GOTDESC}, | |
477330fc | 18179 | { "TLSDESC", BFD_RELOC_ARM_TLS_GOTDESC}, |
0855e32b | 18180 | { "tlscall", BFD_RELOC_ARM_TLS_CALL}, |
477330fc | 18181 | { "TLSCALL", BFD_RELOC_ARM_TLS_CALL}, |
0855e32b | 18182 | { "tlsdescseq", BFD_RELOC_ARM_TLS_DESCSEQ}, |
477330fc | 18183 | { "TLSDESCSEQ", BFD_RELOC_ARM_TLS_DESCSEQ} |
c19d1205 ZW |
18184 | }; |
18185 | #endif | |
b99bd4ef | 18186 | |
c19d1205 ZW |
18187 | /* Table of all conditional affixes. 0xF is not defined as a condition code. */ |
18188 | static const struct asm_cond conds[] = | |
18189 | { | |
18190 | {"eq", 0x0}, | |
18191 | {"ne", 0x1}, | |
18192 | {"cs", 0x2}, {"hs", 0x2}, | |
18193 | {"cc", 0x3}, {"ul", 0x3}, {"lo", 0x3}, | |
18194 | {"mi", 0x4}, | |
18195 | {"pl", 0x5}, | |
18196 | {"vs", 0x6}, | |
18197 | {"vc", 0x7}, | |
18198 | {"hi", 0x8}, | |
18199 | {"ls", 0x9}, | |
18200 | {"ge", 0xa}, | |
18201 | {"lt", 0xb}, | |
18202 | {"gt", 0xc}, | |
18203 | {"le", 0xd}, | |
18204 | {"al", 0xe} | |
18205 | }; | |
bfae80f2 | 18206 | |
e797f7e0 MGD |
18207 | #define UL_BARRIER(L,U,CODE,FEAT) \ |
18208 | { L, CODE, ARM_FEATURE (FEAT, 0) }, \ | |
18209 | { U, CODE, ARM_FEATURE (FEAT, 0) } | |
18210 | ||
62b3e311 PB |
18211 | static struct asm_barrier_opt barrier_opt_names[] = |
18212 | { | |
e797f7e0 MGD |
18213 | UL_BARRIER ("sy", "SY", 0xf, ARM_EXT_BARRIER), |
18214 | UL_BARRIER ("st", "ST", 0xe, ARM_EXT_BARRIER), | |
18215 | UL_BARRIER ("ld", "LD", 0xd, ARM_EXT_V8), | |
18216 | UL_BARRIER ("ish", "ISH", 0xb, ARM_EXT_BARRIER), | |
18217 | UL_BARRIER ("sh", "SH", 0xb, ARM_EXT_BARRIER), | |
18218 | UL_BARRIER ("ishst", "ISHST", 0xa, ARM_EXT_BARRIER), | |
18219 | UL_BARRIER ("shst", "SHST", 0xa, ARM_EXT_BARRIER), | |
18220 | UL_BARRIER ("ishld", "ISHLD", 0x9, ARM_EXT_V8), | |
18221 | UL_BARRIER ("un", "UN", 0x7, ARM_EXT_BARRIER), | |
18222 | UL_BARRIER ("nsh", "NSH", 0x7, ARM_EXT_BARRIER), | |
18223 | UL_BARRIER ("unst", "UNST", 0x6, ARM_EXT_BARRIER), | |
18224 | UL_BARRIER ("nshst", "NSHST", 0x6, ARM_EXT_BARRIER), | |
18225 | UL_BARRIER ("nshld", "NSHLD", 0x5, ARM_EXT_V8), | |
18226 | UL_BARRIER ("osh", "OSH", 0x3, ARM_EXT_BARRIER), | |
18227 | UL_BARRIER ("oshst", "OSHST", 0x2, ARM_EXT_BARRIER), | |
18228 | UL_BARRIER ("oshld", "OSHLD", 0x1, ARM_EXT_V8) | |
62b3e311 PB |
18229 | }; |
18230 | ||
e797f7e0 MGD |
18231 | #undef UL_BARRIER |
18232 | ||
c19d1205 ZW |
18233 | /* Table of ARM-format instructions. */ |
18234 | ||
18235 | /* Macros for gluing together operand strings. N.B. In all cases | |
18236 | other than OPS0, the trailing OP_stop comes from default | |
18237 | zero-initialization of the unspecified elements of the array. */ | |
18238 | #define OPS0() { OP_stop, } | |
18239 | #define OPS1(a) { OP_##a, } | |
18240 | #define OPS2(a,b) { OP_##a,OP_##b, } | |
18241 | #define OPS3(a,b,c) { OP_##a,OP_##b,OP_##c, } | |
18242 | #define OPS4(a,b,c,d) { OP_##a,OP_##b,OP_##c,OP_##d, } | |
18243 | #define OPS5(a,b,c,d,e) { OP_##a,OP_##b,OP_##c,OP_##d,OP_##e, } | |
18244 | #define OPS6(a,b,c,d,e,f) { OP_##a,OP_##b,OP_##c,OP_##d,OP_##e,OP_##f, } | |
18245 | ||
5be8be5d DG |
18246 | /* These macros are similar to the OPSn, but do not prepend the OP_ prefix. |
18247 | This is useful when mixing operands for ARM and THUMB, i.e. using the | |
18248 | MIX_ARM_THUMB_OPERANDS macro. | |
18249 | In order to use these macros, prefix the number of operands with _ | |
18250 | e.g. _3. */ | |
18251 | #define OPS_1(a) { a, } | |
18252 | #define OPS_2(a,b) { a,b, } | |
18253 | #define OPS_3(a,b,c) { a,b,c, } | |
18254 | #define OPS_4(a,b,c,d) { a,b,c,d, } | |
18255 | #define OPS_5(a,b,c,d,e) { a,b,c,d,e, } | |
18256 | #define OPS_6(a,b,c,d,e,f) { a,b,c,d,e,f, } | |
18257 | ||
c19d1205 ZW |
18258 | /* These macros abstract out the exact format of the mnemonic table and |
18259 | save some repeated characters. */ | |
18260 | ||
18261 | /* The normal sort of mnemonic; has a Thumb variant; takes a conditional suffix. */ | |
18262 | #define TxCE(mnem, op, top, nops, ops, ae, te) \ | |
21d799b5 | 18263 | { mnem, OPS##nops ops, OT_csuffix, 0x##op, top, ARM_VARIANT, \ |
1887dd22 | 18264 | THUMB_VARIANT, do_##ae, do_##te } |
c19d1205 ZW |
18265 | |
18266 | /* Two variants of the above - TCE for a numeric Thumb opcode, tCE for | |
18267 | a T_MNEM_xyz enumerator. */ | |
18268 | #define TCE(mnem, aop, top, nops, ops, ae, te) \ | |
e07e6e58 | 18269 | TxCE (mnem, aop, 0x##top, nops, ops, ae, te) |
c19d1205 | 18270 | #define tCE(mnem, aop, top, nops, ops, ae, te) \ |
21d799b5 | 18271 | TxCE (mnem, aop, T_MNEM##top, nops, ops, ae, te) |
c19d1205 ZW |
18272 | |
18273 | /* Second most common sort of mnemonic: has a Thumb variant, takes a conditional | |
18274 | infix after the third character. */ | |
18275 | #define TxC3(mnem, op, top, nops, ops, ae, te) \ | |
21d799b5 | 18276 | { mnem, OPS##nops ops, OT_cinfix3, 0x##op, top, ARM_VARIANT, \ |
1887dd22 | 18277 | THUMB_VARIANT, do_##ae, do_##te } |
088fa78e | 18278 | #define TxC3w(mnem, op, top, nops, ops, ae, te) \ |
21d799b5 | 18279 | { mnem, OPS##nops ops, OT_cinfix3_deprecated, 0x##op, top, ARM_VARIANT, \ |
088fa78e | 18280 | THUMB_VARIANT, do_##ae, do_##te } |
c19d1205 | 18281 | #define TC3(mnem, aop, top, nops, ops, ae, te) \ |
e07e6e58 | 18282 | TxC3 (mnem, aop, 0x##top, nops, ops, ae, te) |
088fa78e | 18283 | #define TC3w(mnem, aop, top, nops, ops, ae, te) \ |
e07e6e58 | 18284 | TxC3w (mnem, aop, 0x##top, nops, ops, ae, te) |
c19d1205 | 18285 | #define tC3(mnem, aop, top, nops, ops, ae, te) \ |
21d799b5 | 18286 | TxC3 (mnem, aop, T_MNEM##top, nops, ops, ae, te) |
088fa78e | 18287 | #define tC3w(mnem, aop, top, nops, ops, ae, te) \ |
21d799b5 | 18288 | TxC3w (mnem, aop, T_MNEM##top, nops, ops, ae, te) |
c19d1205 | 18289 | |
c19d1205 | 18290 | /* Mnemonic that cannot be conditionalized. The ARM condition-code |
dfa9f0d5 PB |
18291 | field is still 0xE. Many of the Thumb variants can be executed |
18292 | conditionally, so this is checked separately. */ | |
c19d1205 | 18293 | #define TUE(mnem, op, top, nops, ops, ae, te) \ |
21d799b5 | 18294 | { mnem, OPS##nops ops, OT_unconditional, 0x##op, 0x##top, ARM_VARIANT, \ |
1887dd22 | 18295 | THUMB_VARIANT, do_##ae, do_##te } |
c19d1205 | 18296 | |
dd5181d5 KT |
18297 | /* Same as TUE but the encoding function for ARM and Thumb modes is the same. |
18298 | Used by mnemonics that have very minimal differences in the encoding for | |
18299 | ARM and Thumb variants and can be handled in a common function. */ | |
18300 | #define TUEc(mnem, op, top, nops, ops, en) \ | |
18301 | { mnem, OPS##nops ops, OT_unconditional, 0x##op, 0x##top, ARM_VARIANT, \ | |
18302 | THUMB_VARIANT, do_##en, do_##en } | |
18303 | ||
c19d1205 ZW |
18304 | /* Mnemonic that cannot be conditionalized, and bears 0xF in its ARM |
18305 | condition code field. */ | |
18306 | #define TUF(mnem, op, top, nops, ops, ae, te) \ | |
21d799b5 | 18307 | { mnem, OPS##nops ops, OT_unconditionalF, 0x##op, 0x##top, ARM_VARIANT, \ |
1887dd22 | 18308 | THUMB_VARIANT, do_##ae, do_##te } |
c19d1205 ZW |
18309 | |
18310 | /* ARM-only variants of all the above. */ | |
6a86118a | 18311 | #define CE(mnem, op, nops, ops, ae) \ |
21d799b5 | 18312 | { mnem, OPS##nops ops, OT_csuffix, 0x##op, 0x0, ARM_VARIANT, 0, do_##ae, NULL } |
6a86118a NC |
18313 | |
18314 | #define C3(mnem, op, nops, ops, ae) \ | |
18315 | { #mnem, OPS##nops ops, OT_cinfix3, 0x##op, 0x0, ARM_VARIANT, 0, do_##ae, NULL } | |
18316 | ||
e3cb604e PB |
18317 | /* Legacy mnemonics that always have conditional infix after the third |
18318 | character. */ | |
18319 | #define CL(mnem, op, nops, ops, ae) \ | |
21d799b5 | 18320 | { mnem, OPS##nops ops, OT_cinfix3_legacy, \ |
e3cb604e PB |
18321 | 0x##op, 0x0, ARM_VARIANT, 0, do_##ae, NULL } |
18322 | ||
8f06b2d8 PB |
18323 | /* Coprocessor instructions. Isomorphic between Arm and Thumb-2. */ |
18324 | #define cCE(mnem, op, nops, ops, ae) \ | |
21d799b5 | 18325 | { mnem, OPS##nops ops, OT_csuffix, 0x##op, 0xe##op, ARM_VARIANT, ARM_VARIANT, do_##ae, do_##ae } |
8f06b2d8 | 18326 | |
e3cb604e PB |
18327 | /* Legacy coprocessor instructions where conditional infix and conditional |
18328 | suffix are ambiguous. For consistency this includes all FPA instructions, | |
18329 | not just the potentially ambiguous ones. */ | |
18330 | #define cCL(mnem, op, nops, ops, ae) \ | |
21d799b5 | 18331 | { mnem, OPS##nops ops, OT_cinfix3_legacy, \ |
e3cb604e PB |
18332 | 0x##op, 0xe##op, ARM_VARIANT, ARM_VARIANT, do_##ae, do_##ae } |
18333 | ||
18334 | /* Coprocessor, takes either a suffix or a position-3 infix | |
18335 | (for an FPA corner case). */ | |
18336 | #define C3E(mnem, op, nops, ops, ae) \ | |
21d799b5 | 18337 | { mnem, OPS##nops ops, OT_csuf_or_in3, \ |
e3cb604e | 18338 | 0x##op, 0xe##op, ARM_VARIANT, ARM_VARIANT, do_##ae, do_##ae } |
8f06b2d8 | 18339 | |
6a86118a | 18340 | #define xCM_(m1, m2, m3, op, nops, ops, ae) \ |
21d799b5 NC |
18341 | { m1 #m2 m3, OPS##nops ops, \ |
18342 | sizeof (#m2) == 1 ? OT_odd_infix_unc : OT_odd_infix_0 + sizeof (m1) - 1, \ | |
6a86118a NC |
18343 | 0x##op, 0x0, ARM_VARIANT, 0, do_##ae, NULL } |
18344 | ||
18345 | #define CM(m1, m2, op, nops, ops, ae) \ | |
e07e6e58 NC |
18346 | xCM_ (m1, , m2, op, nops, ops, ae), \ |
18347 | xCM_ (m1, eq, m2, op, nops, ops, ae), \ | |
18348 | xCM_ (m1, ne, m2, op, nops, ops, ae), \ | |
18349 | xCM_ (m1, cs, m2, op, nops, ops, ae), \ | |
18350 | xCM_ (m1, hs, m2, op, nops, ops, ae), \ | |
18351 | xCM_ (m1, cc, m2, op, nops, ops, ae), \ | |
18352 | xCM_ (m1, ul, m2, op, nops, ops, ae), \ | |
18353 | xCM_ (m1, lo, m2, op, nops, ops, ae), \ | |
18354 | xCM_ (m1, mi, m2, op, nops, ops, ae), \ | |
18355 | xCM_ (m1, pl, m2, op, nops, ops, ae), \ | |
18356 | xCM_ (m1, vs, m2, op, nops, ops, ae), \ | |
18357 | xCM_ (m1, vc, m2, op, nops, ops, ae), \ | |
18358 | xCM_ (m1, hi, m2, op, nops, ops, ae), \ | |
18359 | xCM_ (m1, ls, m2, op, nops, ops, ae), \ | |
18360 | xCM_ (m1, ge, m2, op, nops, ops, ae), \ | |
18361 | xCM_ (m1, lt, m2, op, nops, ops, ae), \ | |
18362 | xCM_ (m1, gt, m2, op, nops, ops, ae), \ | |
18363 | xCM_ (m1, le, m2, op, nops, ops, ae), \ | |
18364 | xCM_ (m1, al, m2, op, nops, ops, ae) | |
6a86118a NC |
18365 | |
18366 | #define UE(mnem, op, nops, ops, ae) \ | |
18367 | { #mnem, OPS##nops ops, OT_unconditional, 0x##op, 0, ARM_VARIANT, 0, do_##ae, NULL } | |
18368 | ||
18369 | #define UF(mnem, op, nops, ops, ae) \ | |
18370 | { #mnem, OPS##nops ops, OT_unconditionalF, 0x##op, 0, ARM_VARIANT, 0, do_##ae, NULL } | |
18371 | ||
5287ad62 JB |
18372 | /* Neon data-processing. ARM versions are unconditional with cond=0xf. |
18373 | The Thumb and ARM variants are mostly the same (bits 0-23 and 24/28), so we | |
18374 | use the same encoding function for each. */ | |
18375 | #define NUF(mnem, op, nops, ops, enc) \ | |
18376 | { #mnem, OPS##nops ops, OT_unconditionalF, 0x##op, 0x##op, \ | |
18377 | ARM_VARIANT, THUMB_VARIANT, do_##enc, do_##enc } | |
18378 | ||
18379 | /* Neon data processing, version which indirects through neon_enc_tab for | |
18380 | the various overloaded versions of opcodes. */ | |
18381 | #define nUF(mnem, op, nops, ops, enc) \ | |
21d799b5 | 18382 | { #mnem, OPS##nops ops, OT_unconditionalF, N_MNEM##op, N_MNEM##op, \ |
5287ad62 JB |
18383 | ARM_VARIANT, THUMB_VARIANT, do_##enc, do_##enc } |
18384 | ||
18385 | /* Neon insn with conditional suffix for the ARM version, non-overloaded | |
18386 | version. */ | |
037e8744 JB |
18387 | #define NCE_tag(mnem, op, nops, ops, enc, tag) \ |
18388 | { #mnem, OPS##nops ops, tag, 0x##op, 0x##op, ARM_VARIANT, \ | |
5287ad62 JB |
18389 | THUMB_VARIANT, do_##enc, do_##enc } |
18390 | ||
037e8744 | 18391 | #define NCE(mnem, op, nops, ops, enc) \ |
e07e6e58 | 18392 | NCE_tag (mnem, op, nops, ops, enc, OT_csuffix) |
037e8744 JB |
18393 | |
18394 | #define NCEF(mnem, op, nops, ops, enc) \ | |
e07e6e58 | 18395 | NCE_tag (mnem, op, nops, ops, enc, OT_csuffixF) |
037e8744 | 18396 | |
5287ad62 | 18397 | /* Neon insn with conditional suffix for the ARM version, overloaded types. */ |
037e8744 | 18398 | #define nCE_tag(mnem, op, nops, ops, enc, tag) \ |
21d799b5 | 18399 | { #mnem, OPS##nops ops, tag, N_MNEM##op, N_MNEM##op, \ |
5287ad62 JB |
18400 | ARM_VARIANT, THUMB_VARIANT, do_##enc, do_##enc } |
18401 | ||
037e8744 | 18402 | #define nCE(mnem, op, nops, ops, enc) \ |
e07e6e58 | 18403 | nCE_tag (mnem, op, nops, ops, enc, OT_csuffix) |
037e8744 JB |
18404 | |
18405 | #define nCEF(mnem, op, nops, ops, enc) \ | |
e07e6e58 | 18406 | nCE_tag (mnem, op, nops, ops, enc, OT_csuffixF) |
037e8744 | 18407 | |
c19d1205 ZW |
18408 | #define do_0 0 |
18409 | ||
c19d1205 | 18410 | static const struct asm_opcode insns[] = |
bfae80f2 | 18411 | { |
74db7efb NC |
18412 | #define ARM_VARIANT & arm_ext_v1 /* Core ARM Instructions. */ |
18413 | #define THUMB_VARIANT & arm_ext_v4t | |
21d799b5 NC |
18414 | tCE("and", 0000000, _and, 3, (RR, oRR, SH), arit, t_arit3c), |
18415 | tC3("ands", 0100000, _ands, 3, (RR, oRR, SH), arit, t_arit3c), | |
18416 | tCE("eor", 0200000, _eor, 3, (RR, oRR, SH), arit, t_arit3c), | |
18417 | tC3("eors", 0300000, _eors, 3, (RR, oRR, SH), arit, t_arit3c), | |
18418 | tCE("sub", 0400000, _sub, 3, (RR, oRR, SH), arit, t_add_sub), | |
18419 | tC3("subs", 0500000, _subs, 3, (RR, oRR, SH), arit, t_add_sub), | |
18420 | tCE("add", 0800000, _add, 3, (RR, oRR, SHG), arit, t_add_sub), | |
18421 | tC3("adds", 0900000, _adds, 3, (RR, oRR, SHG), arit, t_add_sub), | |
18422 | tCE("adc", 0a00000, _adc, 3, (RR, oRR, SH), arit, t_arit3c), | |
18423 | tC3("adcs", 0b00000, _adcs, 3, (RR, oRR, SH), arit, t_arit3c), | |
18424 | tCE("sbc", 0c00000, _sbc, 3, (RR, oRR, SH), arit, t_arit3), | |
18425 | tC3("sbcs", 0d00000, _sbcs, 3, (RR, oRR, SH), arit, t_arit3), | |
18426 | tCE("orr", 1800000, _orr, 3, (RR, oRR, SH), arit, t_arit3c), | |
18427 | tC3("orrs", 1900000, _orrs, 3, (RR, oRR, SH), arit, t_arit3c), | |
18428 | tCE("bic", 1c00000, _bic, 3, (RR, oRR, SH), arit, t_arit3), | |
18429 | tC3("bics", 1d00000, _bics, 3, (RR, oRR, SH), arit, t_arit3), | |
c19d1205 ZW |
18430 | |
18431 | /* The p-variants of tst/cmp/cmn/teq (below) are the pre-V6 mechanism | |
18432 | for setting PSR flag bits. They are obsolete in V6 and do not | |
18433 | have Thumb equivalents. */ | |
21d799b5 NC |
18434 | tCE("tst", 1100000, _tst, 2, (RR, SH), cmp, t_mvn_tst), |
18435 | tC3w("tsts", 1100000, _tst, 2, (RR, SH), cmp, t_mvn_tst), | |
18436 | CL("tstp", 110f000, 2, (RR, SH), cmp), | |
18437 | tCE("cmp", 1500000, _cmp, 2, (RR, SH), cmp, t_mov_cmp), | |
18438 | tC3w("cmps", 1500000, _cmp, 2, (RR, SH), cmp, t_mov_cmp), | |
18439 | CL("cmpp", 150f000, 2, (RR, SH), cmp), | |
18440 | tCE("cmn", 1700000, _cmn, 2, (RR, SH), cmp, t_mvn_tst), | |
18441 | tC3w("cmns", 1700000, _cmn, 2, (RR, SH), cmp, t_mvn_tst), | |
18442 | CL("cmnp", 170f000, 2, (RR, SH), cmp), | |
18443 | ||
18444 | tCE("mov", 1a00000, _mov, 2, (RR, SH), mov, t_mov_cmp), | |
18445 | tC3("movs", 1b00000, _movs, 2, (RR, SH), mov, t_mov_cmp), | |
18446 | tCE("mvn", 1e00000, _mvn, 2, (RR, SH), mov, t_mvn_tst), | |
18447 | tC3("mvns", 1f00000, _mvns, 2, (RR, SH), mov, t_mvn_tst), | |
18448 | ||
18449 | tCE("ldr", 4100000, _ldr, 2, (RR, ADDRGLDR),ldst, t_ldst), | |
5be8be5d DG |
18450 | tC3("ldrb", 4500000, _ldrb, 2, (RRnpc_npcsp, ADDRGLDR),ldst, t_ldst), |
18451 | tCE("str", 4000000, _str, _2, (MIX_ARM_THUMB_OPERANDS (OP_RR, | |
18452 | OP_RRnpc), | |
18453 | OP_ADDRGLDR),ldst, t_ldst), | |
18454 | tC3("strb", 4400000, _strb, 2, (RRnpc_npcsp, ADDRGLDR),ldst, t_ldst), | |
21d799b5 NC |
18455 | |
18456 | tCE("stm", 8800000, _stmia, 2, (RRw, REGLST), ldmstm, t_ldmstm), | |
18457 | tC3("stmia", 8800000, _stmia, 2, (RRw, REGLST), ldmstm, t_ldmstm), | |
18458 | tC3("stmea", 8800000, _stmia, 2, (RRw, REGLST), ldmstm, t_ldmstm), | |
18459 | tCE("ldm", 8900000, _ldmia, 2, (RRw, REGLST), ldmstm, t_ldmstm), | |
18460 | tC3("ldmia", 8900000, _ldmia, 2, (RRw, REGLST), ldmstm, t_ldmstm), | |
18461 | tC3("ldmfd", 8900000, _ldmia, 2, (RRw, REGLST), ldmstm, t_ldmstm), | |
18462 | ||
18463 | TCE("swi", f000000, df00, 1, (EXPi), swi, t_swi), | |
18464 | TCE("svc", f000000, df00, 1, (EXPi), swi, t_swi), | |
18465 | tCE("b", a000000, _b, 1, (EXPr), branch, t_branch), | |
18466 | TCE("bl", b000000, f000f800, 1, (EXPr), bl, t_branch23), | |
bfae80f2 | 18467 | |
c19d1205 | 18468 | /* Pseudo ops. */ |
21d799b5 | 18469 | tCE("adr", 28f0000, _adr, 2, (RR, EXP), adr, t_adr), |
2fc8bdac | 18470 | C3(adrl, 28f0000, 2, (RR, EXP), adrl), |
21d799b5 | 18471 | tCE("nop", 1a00000, _nop, 1, (oI255c), nop, t_nop), |
74db7efb | 18472 | tCE("udf", 7f000f0, _udf, 1, (oIffffb), bkpt, t_udf), |
c19d1205 ZW |
18473 | |
18474 | /* Thumb-compatibility pseudo ops. */ | |
21d799b5 NC |
18475 | tCE("lsl", 1a00000, _lsl, 3, (RR, oRR, SH), shift, t_shift), |
18476 | tC3("lsls", 1b00000, _lsls, 3, (RR, oRR, SH), shift, t_shift), | |
18477 | tCE("lsr", 1a00020, _lsr, 3, (RR, oRR, SH), shift, t_shift), | |
18478 | tC3("lsrs", 1b00020, _lsrs, 3, (RR, oRR, SH), shift, t_shift), | |
18479 | tCE("asr", 1a00040, _asr, 3, (RR, oRR, SH), shift, t_shift), | |
18480 | tC3("asrs", 1b00040, _asrs, 3, (RR, oRR, SH), shift, t_shift), | |
18481 | tCE("ror", 1a00060, _ror, 3, (RR, oRR, SH), shift, t_shift), | |
18482 | tC3("rors", 1b00060, _rors, 3, (RR, oRR, SH), shift, t_shift), | |
18483 | tCE("neg", 2600000, _neg, 2, (RR, RR), rd_rn, t_neg), | |
18484 | tC3("negs", 2700000, _negs, 2, (RR, RR), rd_rn, t_neg), | |
18485 | tCE("push", 92d0000, _push, 1, (REGLST), push_pop, t_push_pop), | |
18486 | tCE("pop", 8bd0000, _pop, 1, (REGLST), push_pop, t_push_pop), | |
c19d1205 | 18487 | |
16a4cf17 | 18488 | /* These may simplify to neg. */ |
21d799b5 NC |
18489 | TCE("rsb", 0600000, ebc00000, 3, (RR, oRR, SH), arit, t_rsb), |
18490 | TC3("rsbs", 0700000, ebd00000, 3, (RR, oRR, SH), arit, t_rsb), | |
16a4cf17 | 18491 | |
c921be7d NC |
18492 | #undef THUMB_VARIANT |
18493 | #define THUMB_VARIANT & arm_ext_v6 | |
18494 | ||
21d799b5 | 18495 | TCE("cpy", 1a00000, 4600, 2, (RR, RR), rd_rm, t_cpy), |
c19d1205 ZW |
18496 | |
18497 | /* V1 instructions with no Thumb analogue prior to V6T2. */ | |
c921be7d NC |
18498 | #undef THUMB_VARIANT |
18499 | #define THUMB_VARIANT & arm_ext_v6t2 | |
18500 | ||
21d799b5 NC |
18501 | TCE("teq", 1300000, ea900f00, 2, (RR, SH), cmp, t_mvn_tst), |
18502 | TC3w("teqs", 1300000, ea900f00, 2, (RR, SH), cmp, t_mvn_tst), | |
18503 | CL("teqp", 130f000, 2, (RR, SH), cmp), | |
c19d1205 | 18504 | |
5be8be5d DG |
18505 | TC3("ldrt", 4300000, f8500e00, 2, (RRnpc_npcsp, ADDR),ldstt, t_ldstt), |
18506 | TC3("ldrbt", 4700000, f8100e00, 2, (RRnpc_npcsp, ADDR),ldstt, t_ldstt), | |
18507 | TC3("strt", 4200000, f8400e00, 2, (RR_npcsp, ADDR), ldstt, t_ldstt), | |
18508 | TC3("strbt", 4600000, f8000e00, 2, (RRnpc_npcsp, ADDR),ldstt, t_ldstt), | |
c19d1205 | 18509 | |
21d799b5 NC |
18510 | TC3("stmdb", 9000000, e9000000, 2, (RRw, REGLST), ldmstm, t_ldmstm), |
18511 | TC3("stmfd", 9000000, e9000000, 2, (RRw, REGLST), ldmstm, t_ldmstm), | |
c19d1205 | 18512 | |
21d799b5 NC |
18513 | TC3("ldmdb", 9100000, e9100000, 2, (RRw, REGLST), ldmstm, t_ldmstm), |
18514 | TC3("ldmea", 9100000, e9100000, 2, (RRw, REGLST), ldmstm, t_ldmstm), | |
c19d1205 ZW |
18515 | |
18516 | /* V1 instructions with no Thumb analogue at all. */ | |
21d799b5 | 18517 | CE("rsc", 0e00000, 3, (RR, oRR, SH), arit), |
c19d1205 ZW |
18518 | C3(rscs, 0f00000, 3, (RR, oRR, SH), arit), |
18519 | ||
18520 | C3(stmib, 9800000, 2, (RRw, REGLST), ldmstm), | |
18521 | C3(stmfa, 9800000, 2, (RRw, REGLST), ldmstm), | |
18522 | C3(stmda, 8000000, 2, (RRw, REGLST), ldmstm), | |
18523 | C3(stmed, 8000000, 2, (RRw, REGLST), ldmstm), | |
18524 | C3(ldmib, 9900000, 2, (RRw, REGLST), ldmstm), | |
18525 | C3(ldmed, 9900000, 2, (RRw, REGLST), ldmstm), | |
18526 | C3(ldmda, 8100000, 2, (RRw, REGLST), ldmstm), | |
18527 | C3(ldmfa, 8100000, 2, (RRw, REGLST), ldmstm), | |
18528 | ||
c921be7d NC |
18529 | #undef ARM_VARIANT |
18530 | #define ARM_VARIANT & arm_ext_v2 /* ARM 2 - multiplies. */ | |
18531 | #undef THUMB_VARIANT | |
18532 | #define THUMB_VARIANT & arm_ext_v4t | |
18533 | ||
21d799b5 NC |
18534 | tCE("mul", 0000090, _mul, 3, (RRnpc, RRnpc, oRR), mul, t_mul), |
18535 | tC3("muls", 0100090, _muls, 3, (RRnpc, RRnpc, oRR), mul, t_mul), | |
c19d1205 | 18536 | |
c921be7d NC |
18537 | #undef THUMB_VARIANT |
18538 | #define THUMB_VARIANT & arm_ext_v6t2 | |
18539 | ||
21d799b5 | 18540 | TCE("mla", 0200090, fb000000, 4, (RRnpc, RRnpc, RRnpc, RRnpc), mlas, t_mla), |
c19d1205 ZW |
18541 | C3(mlas, 0300090, 4, (RRnpc, RRnpc, RRnpc, RRnpc), mlas), |
18542 | ||
18543 | /* Generic coprocessor instructions. */ | |
21d799b5 NC |
18544 | TCE("cdp", e000000, ee000000, 6, (RCP, I15b, RCN, RCN, RCN, oI7b), cdp, cdp), |
18545 | TCE("ldc", c100000, ec100000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), | |
18546 | TC3("ldcl", c500000, ec500000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), | |
18547 | TCE("stc", c000000, ec000000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), | |
18548 | TC3("stcl", c400000, ec400000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), | |
18549 | TCE("mcr", e000010, ee000010, 6, (RCP, I7b, RR, RCN, RCN, oI7b), co_reg, co_reg), | |
db472d6f | 18550 | TCE("mrc", e100010, ee100010, 6, (RCP, I7b, APSR_RR, RCN, RCN, oI7b), co_reg, co_reg), |
c19d1205 | 18551 | |
c921be7d NC |
18552 | #undef ARM_VARIANT |
18553 | #define ARM_VARIANT & arm_ext_v2s /* ARM 3 - swp instructions. */ | |
18554 | ||
21d799b5 | 18555 | CE("swp", 1000090, 3, (RRnpc, RRnpc, RRnpcb), rd_rm_rn), |
c19d1205 ZW |
18556 | C3(swpb, 1400090, 3, (RRnpc, RRnpc, RRnpcb), rd_rm_rn), |
18557 | ||
c921be7d NC |
18558 | #undef ARM_VARIANT |
18559 | #define ARM_VARIANT & arm_ext_v3 /* ARM 6 Status register instructions. */ | |
18560 | #undef THUMB_VARIANT | |
18561 | #define THUMB_VARIANT & arm_ext_msr | |
18562 | ||
d2cd1205 JB |
18563 | TCE("mrs", 1000000, f3e08000, 2, (RRnpc, rPSR), mrs, t_mrs), |
18564 | TCE("msr", 120f000, f3808000, 2, (wPSR, RR_EXi), msr, t_msr), | |
c19d1205 | 18565 | |
c921be7d NC |
18566 | #undef ARM_VARIANT |
18567 | #define ARM_VARIANT & arm_ext_v3m /* ARM 7M long multiplies. */ | |
18568 | #undef THUMB_VARIANT | |
18569 | #define THUMB_VARIANT & arm_ext_v6t2 | |
18570 | ||
21d799b5 NC |
18571 | TCE("smull", 0c00090, fb800000, 4, (RRnpc, RRnpc, RRnpc, RRnpc), mull, t_mull), |
18572 | CM("smull","s", 0d00090, 4, (RRnpc, RRnpc, RRnpc, RRnpc), mull), | |
18573 | TCE("umull", 0800090, fba00000, 4, (RRnpc, RRnpc, RRnpc, RRnpc), mull, t_mull), | |
18574 | CM("umull","s", 0900090, 4, (RRnpc, RRnpc, RRnpc, RRnpc), mull), | |
18575 | TCE("smlal", 0e00090, fbc00000, 4, (RRnpc, RRnpc, RRnpc, RRnpc), mull, t_mull), | |
18576 | CM("smlal","s", 0f00090, 4, (RRnpc, RRnpc, RRnpc, RRnpc), mull), | |
18577 | TCE("umlal", 0a00090, fbe00000, 4, (RRnpc, RRnpc, RRnpc, RRnpc), mull, t_mull), | |
18578 | CM("umlal","s", 0b00090, 4, (RRnpc, RRnpc, RRnpc, RRnpc), mull), | |
c19d1205 | 18579 | |
c921be7d NC |
18580 | #undef ARM_VARIANT |
18581 | #define ARM_VARIANT & arm_ext_v4 /* ARM Architecture 4. */ | |
18582 | #undef THUMB_VARIANT | |
18583 | #define THUMB_VARIANT & arm_ext_v4t | |
18584 | ||
5be8be5d DG |
18585 | tC3("ldrh", 01000b0, _ldrh, 2, (RRnpc_npcsp, ADDRGLDRS), ldstv4, t_ldst), |
18586 | tC3("strh", 00000b0, _strh, 2, (RRnpc_npcsp, ADDRGLDRS), ldstv4, t_ldst), | |
18587 | tC3("ldrsh", 01000f0, _ldrsh, 2, (RRnpc_npcsp, ADDRGLDRS), ldstv4, t_ldst), | |
18588 | tC3("ldrsb", 01000d0, _ldrsb, 2, (RRnpc_npcsp, ADDRGLDRS), ldstv4, t_ldst), | |
56c0a61f RE |
18589 | tC3("ldsh", 01000f0, _ldrsh, 2, (RRnpc_npcsp, ADDRGLDRS), ldstv4, t_ldst), |
18590 | tC3("ldsb", 01000d0, _ldrsb, 2, (RRnpc_npcsp, ADDRGLDRS), ldstv4, t_ldst), | |
c19d1205 | 18591 | |
c921be7d NC |
18592 | #undef ARM_VARIANT |
18593 | #define ARM_VARIANT & arm_ext_v4t_5 | |
18594 | ||
c19d1205 ZW |
18595 | /* ARM Architecture 4T. */ |
18596 | /* Note: bx (and blx) are required on V5, even if the processor does | |
18597 | not support Thumb. */ | |
21d799b5 | 18598 | TCE("bx", 12fff10, 4700, 1, (RR), bx, t_bx), |
c19d1205 | 18599 | |
c921be7d NC |
18600 | #undef ARM_VARIANT |
18601 | #define ARM_VARIANT & arm_ext_v5 /* ARM Architecture 5T. */ | |
18602 | #undef THUMB_VARIANT | |
18603 | #define THUMB_VARIANT & arm_ext_v5t | |
18604 | ||
c19d1205 ZW |
18605 | /* Note: blx has 2 variants; the .value coded here is for |
18606 | BLX(2). Only this variant has conditional execution. */ | |
21d799b5 NC |
18607 | TCE("blx", 12fff30, 4780, 1, (RR_EXr), blx, t_blx), |
18608 | TUE("bkpt", 1200070, be00, 1, (oIffffb), bkpt, t_bkpt), | |
c19d1205 | 18609 | |
c921be7d NC |
18610 | #undef THUMB_VARIANT |
18611 | #define THUMB_VARIANT & arm_ext_v6t2 | |
18612 | ||
21d799b5 NC |
18613 | TCE("clz", 16f0f10, fab0f080, 2, (RRnpc, RRnpc), rd_rm, t_clz), |
18614 | TUF("ldc2", c100000, fc100000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), | |
18615 | TUF("ldc2l", c500000, fc500000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), | |
18616 | TUF("stc2", c000000, fc000000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), | |
18617 | TUF("stc2l", c400000, fc400000, 3, (RCP, RCN, ADDRGLDC), lstc, lstc), | |
18618 | TUF("cdp2", e000000, fe000000, 6, (RCP, I15b, RCN, RCN, RCN, oI7b), cdp, cdp), | |
18619 | TUF("mcr2", e000010, fe000010, 6, (RCP, I7b, RR, RCN, RCN, oI7b), co_reg, co_reg), | |
18620 | TUF("mrc2", e100010, fe100010, 6, (RCP, I7b, RR, RCN, RCN, oI7b), co_reg, co_reg), | |
c19d1205 | 18621 | |
c921be7d | 18622 | #undef ARM_VARIANT |
74db7efb NC |
18623 | #define ARM_VARIANT & arm_ext_v5exp /* ARM Architecture 5TExP. */ |
18624 | #undef THUMB_VARIANT | |
18625 | #define THUMB_VARIANT & arm_ext_v5exp | |
c921be7d | 18626 | |
21d799b5 NC |
18627 | TCE("smlabb", 1000080, fb100000, 4, (RRnpc, RRnpc, RRnpc, RRnpc), smla, t_mla), |
18628 | TCE("smlatb", 10000a0, fb100020, 4, (RRnpc, RRnpc, RRnpc, RRnpc), smla, t_mla), | |
18629 | TCE("smlabt", 10000c0, fb100010, 4, (RRnpc, RRnpc, RRnpc, RRnpc), smla, t_mla), | |
18630 | TCE("smlatt", 10000e0, fb100030, 4, (RRnpc, RRnpc, RRnpc, RRnpc), smla, t_mla), | |
c19d1205 | 18631 | |
21d799b5 NC |
18632 | TCE("smlawb", 1200080, fb300000, 4, (RRnpc, RRnpc, RRnpc, RRnpc), smla, t_mla), |
18633 | TCE("smlawt", 12000c0, fb300010, 4, (RRnpc, RRnpc, RRnpc, RRnpc), smla, t_mla), | |
c19d1205 | 18634 | |
21d799b5 NC |
18635 | TCE("smlalbb", 1400080, fbc00080, 4, (RRnpc, RRnpc, RRnpc, RRnpc), smlal, t_mlal), |
18636 | TCE("smlaltb", 14000a0, fbc000a0, 4, (RRnpc, RRnpc, RRnpc, RRnpc), smlal, t_mlal), | |
18637 | TCE("smlalbt", 14000c0, fbc00090, 4, (RRnpc, RRnpc, RRnpc, RRnpc), smlal, t_mlal), | |
18638 | TCE("smlaltt", 14000e0, fbc000b0, 4, (RRnpc, RRnpc, RRnpc, RRnpc), smlal, t_mlal), | |
c19d1205 | 18639 | |
21d799b5 NC |
18640 | TCE("smulbb", 1600080, fb10f000, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), |
18641 | TCE("smultb", 16000a0, fb10f020, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), | |
18642 | TCE("smulbt", 16000c0, fb10f010, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), | |
18643 | TCE("smultt", 16000e0, fb10f030, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), | |
c19d1205 | 18644 | |
21d799b5 NC |
18645 | TCE("smulwb", 12000a0, fb30f000, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), |
18646 | TCE("smulwt", 12000e0, fb30f010, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), | |
c19d1205 | 18647 | |
03ee1b7f NC |
18648 | TCE("qadd", 1000050, fa80f080, 3, (RRnpc, RRnpc, RRnpc), rd_rm_rn, t_simd2), |
18649 | TCE("qdadd", 1400050, fa80f090, 3, (RRnpc, RRnpc, RRnpc), rd_rm_rn, t_simd2), | |
18650 | TCE("qsub", 1200050, fa80f0a0, 3, (RRnpc, RRnpc, RRnpc), rd_rm_rn, t_simd2), | |
18651 | TCE("qdsub", 1600050, fa80f0b0, 3, (RRnpc, RRnpc, RRnpc), rd_rm_rn, t_simd2), | |
c19d1205 | 18652 | |
c921be7d | 18653 | #undef ARM_VARIANT |
74db7efb NC |
18654 | #define ARM_VARIANT & arm_ext_v5e /* ARM Architecture 5TE. */ |
18655 | #undef THUMB_VARIANT | |
18656 | #define THUMB_VARIANT & arm_ext_v6t2 | |
c921be7d | 18657 | |
21d799b5 | 18658 | TUF("pld", 450f000, f810f000, 1, (ADDR), pld, t_pld), |
5be8be5d DG |
18659 | TC3("ldrd", 00000d0, e8500000, 3, (RRnpc_npcsp, oRRnpc_npcsp, ADDRGLDRS), |
18660 | ldrd, t_ldstd), | |
18661 | TC3("strd", 00000f0, e8400000, 3, (RRnpc_npcsp, oRRnpc_npcsp, | |
18662 | ADDRGLDRS), ldrd, t_ldstd), | |
c19d1205 | 18663 | |
21d799b5 NC |
18664 | TCE("mcrr", c400000, ec400000, 5, (RCP, I15b, RRnpc, RRnpc, RCN), co_reg2c, co_reg2c), |
18665 | TCE("mrrc", c500000, ec500000, 5, (RCP, I15b, RRnpc, RRnpc, RCN), co_reg2c, co_reg2c), | |
c19d1205 | 18666 | |
c921be7d NC |
18667 | #undef ARM_VARIANT |
18668 | #define ARM_VARIANT & arm_ext_v5j /* ARM Architecture 5TEJ. */ | |
18669 | ||
21d799b5 | 18670 | TCE("bxj", 12fff20, f3c08f00, 1, (RR), bxj, t_bxj), |
c19d1205 | 18671 | |
c921be7d NC |
18672 | #undef ARM_VARIANT |
18673 | #define ARM_VARIANT & arm_ext_v6 /* ARM V6. */ | |
18674 | #undef THUMB_VARIANT | |
18675 | #define THUMB_VARIANT & arm_ext_v6 | |
18676 | ||
21d799b5 NC |
18677 | TUF("cpsie", 1080000, b660, 2, (CPSF, oI31b), cpsi, t_cpsi), |
18678 | TUF("cpsid", 10c0000, b670, 2, (CPSF, oI31b), cpsi, t_cpsi), | |
18679 | tCE("rev", 6bf0f30, _rev, 2, (RRnpc, RRnpc), rd_rm, t_rev), | |
18680 | tCE("rev16", 6bf0fb0, _rev16, 2, (RRnpc, RRnpc), rd_rm, t_rev), | |
18681 | tCE("revsh", 6ff0fb0, _revsh, 2, (RRnpc, RRnpc), rd_rm, t_rev), | |
18682 | tCE("sxth", 6bf0070, _sxth, 3, (RRnpc, RRnpc, oROR), sxth, t_sxth), | |
18683 | tCE("uxth", 6ff0070, _uxth, 3, (RRnpc, RRnpc, oROR), sxth, t_sxth), | |
18684 | tCE("sxtb", 6af0070, _sxtb, 3, (RRnpc, RRnpc, oROR), sxth, t_sxth), | |
18685 | tCE("uxtb", 6ef0070, _uxtb, 3, (RRnpc, RRnpc, oROR), sxth, t_sxth), | |
18686 | TUF("setend", 1010000, b650, 1, (ENDI), setend, t_setend), | |
c19d1205 | 18687 | |
c921be7d NC |
18688 | #undef THUMB_VARIANT |
18689 | #define THUMB_VARIANT & arm_ext_v6t2 | |
18690 | ||
5be8be5d DG |
18691 | TCE("ldrex", 1900f9f, e8500f00, 2, (RRnpc_npcsp, ADDR), ldrex, t_ldrex), |
18692 | TCE("strex", 1800f90, e8400000, 3, (RRnpc_npcsp, RRnpc_npcsp, ADDR), | |
18693 | strex, t_strex), | |
21d799b5 NC |
18694 | TUF("mcrr2", c400000, fc400000, 5, (RCP, I15b, RRnpc, RRnpc, RCN), co_reg2c, co_reg2c), |
18695 | TUF("mrrc2", c500000, fc500000, 5, (RCP, I15b, RRnpc, RRnpc, RCN), co_reg2c, co_reg2c), | |
62b3e311 | 18696 | |
21d799b5 NC |
18697 | TCE("ssat", 6a00010, f3000000, 4, (RRnpc, I32, RRnpc, oSHllar),ssat, t_ssat), |
18698 | TCE("usat", 6e00010, f3800000, 4, (RRnpc, I31, RRnpc, oSHllar),usat, t_usat), | |
62b3e311 | 18699 | |
9e3c6df6 | 18700 | /* ARM V6 not included in V7M. */ |
c921be7d NC |
18701 | #undef THUMB_VARIANT |
18702 | #define THUMB_VARIANT & arm_ext_v6_notm | |
9e3c6df6 | 18703 | TUF("rfeia", 8900a00, e990c000, 1, (RRw), rfe, rfe), |
d709e4e6 | 18704 | TUF("rfe", 8900a00, e990c000, 1, (RRw), rfe, rfe), |
9e3c6df6 PB |
18705 | UF(rfeib, 9900a00, 1, (RRw), rfe), |
18706 | UF(rfeda, 8100a00, 1, (RRw), rfe), | |
18707 | TUF("rfedb", 9100a00, e810c000, 1, (RRw), rfe, rfe), | |
18708 | TUF("rfefd", 8900a00, e990c000, 1, (RRw), rfe, rfe), | |
d709e4e6 RE |
18709 | UF(rfefa, 8100a00, 1, (RRw), rfe), |
18710 | TUF("rfeea", 9100a00, e810c000, 1, (RRw), rfe, rfe), | |
18711 | UF(rfeed, 9900a00, 1, (RRw), rfe), | |
9e3c6df6 | 18712 | TUF("srsia", 8c00500, e980c000, 2, (oRRw, I31w), srs, srs), |
d709e4e6 RE |
18713 | TUF("srs", 8c00500, e980c000, 2, (oRRw, I31w), srs, srs), |
18714 | TUF("srsea", 8c00500, e980c000, 2, (oRRw, I31w), srs, srs), | |
9e3c6df6 | 18715 | UF(srsib, 9c00500, 2, (oRRw, I31w), srs), |
d709e4e6 | 18716 | UF(srsfa, 9c00500, 2, (oRRw, I31w), srs), |
9e3c6df6 | 18717 | UF(srsda, 8400500, 2, (oRRw, I31w), srs), |
d709e4e6 | 18718 | UF(srsed, 8400500, 2, (oRRw, I31w), srs), |
9e3c6df6 | 18719 | TUF("srsdb", 9400500, e800c000, 2, (oRRw, I31w), srs, srs), |
d709e4e6 | 18720 | TUF("srsfd", 9400500, e800c000, 2, (oRRw, I31w), srs, srs), |
c921be7d | 18721 | |
9e3c6df6 PB |
18722 | /* ARM V6 not included in V7M (eg. integer SIMD). */ |
18723 | #undef THUMB_VARIANT | |
18724 | #define THUMB_VARIANT & arm_ext_v6_dsp | |
21d799b5 NC |
18725 | TUF("cps", 1020000, f3af8100, 1, (I31b), imm0, t_cps), |
18726 | TCE("pkhbt", 6800010, eac00000, 4, (RRnpc, RRnpc, RRnpc, oSHll), pkhbt, t_pkhbt), | |
18727 | TCE("pkhtb", 6800050, eac00020, 4, (RRnpc, RRnpc, RRnpc, oSHar), pkhtb, t_pkhtb), | |
18728 | TCE("qadd16", 6200f10, fa90f010, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18729 | TCE("qadd8", 6200f90, fa80f010, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18730 | TCE("qasx", 6200f30, faa0f010, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
4f80ef3e | 18731 | /* Old name for QASX. */ |
74db7efb | 18732 | TCE("qaddsubx",6200f30, faa0f010, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
21d799b5 | 18733 | TCE("qsax", 6200f50, fae0f010, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
4f80ef3e | 18734 | /* Old name for QSAX. */ |
74db7efb | 18735 | TCE("qsubaddx",6200f50, fae0f010, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
21d799b5 NC |
18736 | TCE("qsub16", 6200f70, fad0f010, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
18737 | TCE("qsub8", 6200ff0, fac0f010, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18738 | TCE("sadd16", 6100f10, fa90f000, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18739 | TCE("sadd8", 6100f90, fa80f000, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18740 | TCE("sasx", 6100f30, faa0f000, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
4f80ef3e | 18741 | /* Old name for SASX. */ |
74db7efb | 18742 | TCE("saddsubx",6100f30, faa0f000, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
21d799b5 NC |
18743 | TCE("shadd16", 6300f10, fa90f020, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
18744 | TCE("shadd8", 6300f90, fa80f020, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
74db7efb | 18745 | TCE("shasx", 6300f30, faa0f020, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
4f80ef3e | 18746 | /* Old name for SHASX. */ |
21d799b5 | 18747 | TCE("shaddsubx", 6300f30, faa0f020, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
74db7efb | 18748 | TCE("shsax", 6300f50, fae0f020, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
4f80ef3e | 18749 | /* Old name for SHSAX. */ |
21d799b5 NC |
18750 | TCE("shsubaddx", 6300f50, fae0f020, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
18751 | TCE("shsub16", 6300f70, fad0f020, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18752 | TCE("shsub8", 6300ff0, fac0f020, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18753 | TCE("ssax", 6100f50, fae0f000, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
4f80ef3e | 18754 | /* Old name for SSAX. */ |
74db7efb | 18755 | TCE("ssubaddx",6100f50, fae0f000, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
21d799b5 NC |
18756 | TCE("ssub16", 6100f70, fad0f000, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
18757 | TCE("ssub8", 6100ff0, fac0f000, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18758 | TCE("uadd16", 6500f10, fa90f040, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18759 | TCE("uadd8", 6500f90, fa80f040, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18760 | TCE("uasx", 6500f30, faa0f040, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
4f80ef3e | 18761 | /* Old name for UASX. */ |
74db7efb | 18762 | TCE("uaddsubx",6500f30, faa0f040, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
21d799b5 NC |
18763 | TCE("uhadd16", 6700f10, fa90f060, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
18764 | TCE("uhadd8", 6700f90, fa80f060, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
74db7efb | 18765 | TCE("uhasx", 6700f30, faa0f060, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
4f80ef3e | 18766 | /* Old name for UHASX. */ |
21d799b5 NC |
18767 | TCE("uhaddsubx", 6700f30, faa0f060, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
18768 | TCE("uhsax", 6700f50, fae0f060, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
4f80ef3e | 18769 | /* Old name for UHSAX. */ |
21d799b5 NC |
18770 | TCE("uhsubaddx", 6700f50, fae0f060, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
18771 | TCE("uhsub16", 6700f70, fad0f060, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18772 | TCE("uhsub8", 6700ff0, fac0f060, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18773 | TCE("uqadd16", 6600f10, fa90f050, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18774 | TCE("uqadd8", 6600f90, fa80f050, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
74db7efb | 18775 | TCE("uqasx", 6600f30, faa0f050, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
4f80ef3e | 18776 | /* Old name for UQASX. */ |
21d799b5 NC |
18777 | TCE("uqaddsubx", 6600f30, faa0f050, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
18778 | TCE("uqsax", 6600f50, fae0f050, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
4f80ef3e | 18779 | /* Old name for UQSAX. */ |
21d799b5 NC |
18780 | TCE("uqsubaddx", 6600f50, fae0f050, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
18781 | TCE("uqsub16", 6600f70, fad0f050, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18782 | TCE("uqsub8", 6600ff0, fac0f050, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18783 | TCE("usub16", 6500f70, fad0f040, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18784 | TCE("usax", 6500f50, fae0f040, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
4f80ef3e | 18785 | /* Old name for USAX. */ |
74db7efb | 18786 | TCE("usubaddx",6500f50, fae0f040, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
21d799b5 | 18787 | TCE("usub8", 6500ff0, fac0f040, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), |
21d799b5 NC |
18788 | TCE("sxtah", 6b00070, fa00f080, 4, (RRnpc, RRnpc, RRnpc, oROR), sxtah, t_sxtah), |
18789 | TCE("sxtab16", 6800070, fa20f080, 4, (RRnpc, RRnpc, RRnpc, oROR), sxtah, t_sxtah), | |
18790 | TCE("sxtab", 6a00070, fa40f080, 4, (RRnpc, RRnpc, RRnpc, oROR), sxtah, t_sxtah), | |
18791 | TCE("sxtb16", 68f0070, fa2ff080, 3, (RRnpc, RRnpc, oROR), sxth, t_sxth), | |
18792 | TCE("uxtah", 6f00070, fa10f080, 4, (RRnpc, RRnpc, RRnpc, oROR), sxtah, t_sxtah), | |
18793 | TCE("uxtab16", 6c00070, fa30f080, 4, (RRnpc, RRnpc, RRnpc, oROR), sxtah, t_sxtah), | |
18794 | TCE("uxtab", 6e00070, fa50f080, 4, (RRnpc, RRnpc, RRnpc, oROR), sxtah, t_sxtah), | |
18795 | TCE("uxtb16", 6cf0070, fa3ff080, 3, (RRnpc, RRnpc, oROR), sxth, t_sxth), | |
18796 | TCE("sel", 6800fb0, faa0f080, 3, (RRnpc, RRnpc, RRnpc), rd_rn_rm, t_simd), | |
18797 | TCE("smlad", 7000010, fb200000, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smla, t_mla), | |
18798 | TCE("smladx", 7000030, fb200010, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smla, t_mla), | |
18799 | TCE("smlald", 7400010, fbc000c0, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smlal,t_mlal), | |
18800 | TCE("smlaldx", 7400030, fbc000d0, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smlal,t_mlal), | |
18801 | TCE("smlsd", 7000050, fb400000, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smla, t_mla), | |
18802 | TCE("smlsdx", 7000070, fb400010, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smla, t_mla), | |
18803 | TCE("smlsld", 7400050, fbd000c0, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smlal,t_mlal), | |
18804 | TCE("smlsldx", 7400070, fbd000d0, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smlal,t_mlal), | |
18805 | TCE("smmla", 7500010, fb500000, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smla, t_mla), | |
18806 | TCE("smmlar", 7500030, fb500010, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smla, t_mla), | |
18807 | TCE("smmls", 75000d0, fb600000, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smla, t_mla), | |
18808 | TCE("smmlsr", 75000f0, fb600010, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smla, t_mla), | |
18809 | TCE("smmul", 750f010, fb50f000, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), | |
18810 | TCE("smmulr", 750f030, fb50f010, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), | |
18811 | TCE("smuad", 700f010, fb20f000, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), | |
18812 | TCE("smuadx", 700f030, fb20f010, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), | |
18813 | TCE("smusd", 700f050, fb40f000, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), | |
18814 | TCE("smusdx", 700f070, fb40f010, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), | |
21d799b5 NC |
18815 | TCE("ssat16", 6a00f30, f3200000, 3, (RRnpc, I16, RRnpc), ssat16, t_ssat16), |
18816 | TCE("umaal", 0400090, fbe00060, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smlal, t_mlal), | |
18817 | TCE("usad8", 780f010, fb70f000, 3, (RRnpc, RRnpc, RRnpc), smul, t_simd), | |
18818 | TCE("usada8", 7800010, fb700000, 4, (RRnpc, RRnpc, RRnpc, RRnpc),smla, t_mla), | |
18819 | TCE("usat16", 6e00f30, f3a00000, 3, (RRnpc, I15, RRnpc), usat16, t_usat16), | |
c19d1205 | 18820 | |
c921be7d NC |
18821 | #undef ARM_VARIANT |
18822 | #define ARM_VARIANT & arm_ext_v6k | |
18823 | #undef THUMB_VARIANT | |
18824 | #define THUMB_VARIANT & arm_ext_v6k | |
18825 | ||
21d799b5 NC |
18826 | tCE("yield", 320f001, _yield, 0, (), noargs, t_hint), |
18827 | tCE("wfe", 320f002, _wfe, 0, (), noargs, t_hint), | |
18828 | tCE("wfi", 320f003, _wfi, 0, (), noargs, t_hint), | |
18829 | tCE("sev", 320f004, _sev, 0, (), noargs, t_hint), | |
c19d1205 | 18830 | |
c921be7d NC |
18831 | #undef THUMB_VARIANT |
18832 | #define THUMB_VARIANT & arm_ext_v6_notm | |
5be8be5d DG |
18833 | TCE("ldrexd", 1b00f9f, e8d0007f, 3, (RRnpc_npcsp, oRRnpc_npcsp, RRnpcb), |
18834 | ldrexd, t_ldrexd), | |
18835 | TCE("strexd", 1a00f90, e8c00070, 4, (RRnpc_npcsp, RRnpc_npcsp, oRRnpc_npcsp, | |
18836 | RRnpcb), strexd, t_strexd), | |
ebdca51a | 18837 | |
c921be7d NC |
18838 | #undef THUMB_VARIANT |
18839 | #define THUMB_VARIANT & arm_ext_v6t2 | |
5be8be5d DG |
18840 | TCE("ldrexb", 1d00f9f, e8d00f4f, 2, (RRnpc_npcsp,RRnpcb), |
18841 | rd_rn, rd_rn), | |
18842 | TCE("ldrexh", 1f00f9f, e8d00f5f, 2, (RRnpc_npcsp, RRnpcb), | |
18843 | rd_rn, rd_rn), | |
18844 | TCE("strexb", 1c00f90, e8c00f40, 3, (RRnpc_npcsp, RRnpc_npcsp, ADDR), | |
877807f8 | 18845 | strex, t_strexbh), |
5be8be5d | 18846 | TCE("strexh", 1e00f90, e8c00f50, 3, (RRnpc_npcsp, RRnpc_npcsp, ADDR), |
877807f8 | 18847 | strex, t_strexbh), |
21d799b5 | 18848 | TUF("clrex", 57ff01f, f3bf8f2f, 0, (), noargs, noargs), |
c19d1205 | 18849 | |
c921be7d | 18850 | #undef ARM_VARIANT |
f4c65163 | 18851 | #define ARM_VARIANT & arm_ext_sec |
74db7efb | 18852 | #undef THUMB_VARIANT |
f4c65163 | 18853 | #define THUMB_VARIANT & arm_ext_sec |
c921be7d | 18854 | |
21d799b5 | 18855 | TCE("smc", 1600070, f7f08000, 1, (EXPi), smc, t_smc), |
c19d1205 | 18856 | |
90ec0d68 MGD |
18857 | #undef ARM_VARIANT |
18858 | #define ARM_VARIANT & arm_ext_virt | |
18859 | #undef THUMB_VARIANT | |
18860 | #define THUMB_VARIANT & arm_ext_virt | |
18861 | ||
18862 | TCE("hvc", 1400070, f7e08000, 1, (EXPi), hvc, t_hvc), | |
18863 | TCE("eret", 160006e, f3de8f00, 0, (), noargs, noargs), | |
18864 | ||
c921be7d | 18865 | #undef ARM_VARIANT |
74db7efb | 18866 | #define ARM_VARIANT & arm_ext_v6t2 |
f4c65163 MGD |
18867 | #undef THUMB_VARIANT |
18868 | #define THUMB_VARIANT & arm_ext_v6t2 | |
c921be7d | 18869 | |
21d799b5 NC |
18870 | TCE("bfc", 7c0001f, f36f0000, 3, (RRnpc, I31, I32), bfc, t_bfc), |
18871 | TCE("bfi", 7c00010, f3600000, 4, (RRnpc, RRnpc_I0, I31, I32), bfi, t_bfi), | |
18872 | TCE("sbfx", 7a00050, f3400000, 4, (RR, RR, I31, I32), bfx, t_bfx), | |
18873 | TCE("ubfx", 7e00050, f3c00000, 4, (RR, RR, I31, I32), bfx, t_bfx), | |
c19d1205 | 18874 | |
21d799b5 NC |
18875 | TCE("mls", 0600090, fb000010, 4, (RRnpc, RRnpc, RRnpc, RRnpc), mlas, t_mla), |
18876 | TCE("movw", 3000000, f2400000, 2, (RRnpc, HALF), mov16, t_mov16), | |
18877 | TCE("movt", 3400000, f2c00000, 2, (RRnpc, HALF), mov16, t_mov16), | |
18878 | TCE("rbit", 6ff0f30, fa90f0a0, 2, (RR, RR), rd_rm, t_rbit), | |
c19d1205 | 18879 | |
5be8be5d DG |
18880 | TC3("ldrht", 03000b0, f8300e00, 2, (RRnpc_npcsp, ADDR), ldsttv4, t_ldstt), |
18881 | TC3("ldrsht", 03000f0, f9300e00, 2, (RRnpc_npcsp, ADDR), ldsttv4, t_ldstt), | |
18882 | TC3("ldrsbt", 03000d0, f9100e00, 2, (RRnpc_npcsp, ADDR), ldsttv4, t_ldstt), | |
18883 | TC3("strht", 02000b0, f8200e00, 2, (RRnpc_npcsp, ADDR), ldsttv4, t_ldstt), | |
c19d1205 | 18884 | |
bf3eeda7 | 18885 | /* Thumb-only instructions. */ |
74db7efb | 18886 | #undef ARM_VARIANT |
bf3eeda7 NS |
18887 | #define ARM_VARIANT NULL |
18888 | TUE("cbnz", 0, b900, 2, (RR, EXP), 0, t_cbz), | |
18889 | TUE("cbz", 0, b100, 2, (RR, EXP), 0, t_cbz), | |
c921be7d NC |
18890 | |
18891 | /* ARM does not really have an IT instruction, so always allow it. | |
18892 | The opcode is copied from Thumb in order to allow warnings in | |
18893 | -mimplicit-it=[never | arm] modes. */ | |
18894 | #undef ARM_VARIANT | |
18895 | #define ARM_VARIANT & arm_ext_v1 | |
18896 | ||
21d799b5 NC |
18897 | TUE("it", bf08, bf08, 1, (COND), it, t_it), |
18898 | TUE("itt", bf0c, bf0c, 1, (COND), it, t_it), | |
18899 | TUE("ite", bf04, bf04, 1, (COND), it, t_it), | |
18900 | TUE("ittt", bf0e, bf0e, 1, (COND), it, t_it), | |
18901 | TUE("itet", bf06, bf06, 1, (COND), it, t_it), | |
18902 | TUE("itte", bf0a, bf0a, 1, (COND), it, t_it), | |
18903 | TUE("itee", bf02, bf02, 1, (COND), it, t_it), | |
18904 | TUE("itttt", bf0f, bf0f, 1, (COND), it, t_it), | |
18905 | TUE("itett", bf07, bf07, 1, (COND), it, t_it), | |
18906 | TUE("ittet", bf0b, bf0b, 1, (COND), it, t_it), | |
18907 | TUE("iteet", bf03, bf03, 1, (COND), it, t_it), | |
18908 | TUE("ittte", bf0d, bf0d, 1, (COND), it, t_it), | |
18909 | TUE("itete", bf05, bf05, 1, (COND), it, t_it), | |
18910 | TUE("ittee", bf09, bf09, 1, (COND), it, t_it), | |
18911 | TUE("iteee", bf01, bf01, 1, (COND), it, t_it), | |
1c444d06 | 18912 | /* ARM/Thumb-2 instructions with no Thumb-1 equivalent. */ |
21d799b5 NC |
18913 | TC3("rrx", 01a00060, ea4f0030, 2, (RR, RR), rd_rm, t_rrx), |
18914 | TC3("rrxs", 01b00060, ea5f0030, 2, (RR, RR), rd_rm, t_rrx), | |
c19d1205 | 18915 | |
92e90b6e | 18916 | /* Thumb2 only instructions. */ |
c921be7d NC |
18917 | #undef ARM_VARIANT |
18918 | #define ARM_VARIANT NULL | |
92e90b6e | 18919 | |
21d799b5 NC |
18920 | TCE("addw", 0, f2000000, 3, (RR, RR, EXPi), 0, t_add_sub_w), |
18921 | TCE("subw", 0, f2a00000, 3, (RR, RR, EXPi), 0, t_add_sub_w), | |
18922 | TCE("orn", 0, ea600000, 3, (RR, oRR, SH), 0, t_orn), | |
18923 | TCE("orns", 0, ea700000, 3, (RR, oRR, SH), 0, t_orn), | |
18924 | TCE("tbb", 0, e8d0f000, 1, (TB), 0, t_tb), | |
18925 | TCE("tbh", 0, e8d0f010, 1, (TB), 0, t_tb), | |
92e90b6e | 18926 | |
eea54501 MGD |
18927 | /* Hardware division instructions. */ |
18928 | #undef ARM_VARIANT | |
18929 | #define ARM_VARIANT & arm_ext_adiv | |
c921be7d NC |
18930 | #undef THUMB_VARIANT |
18931 | #define THUMB_VARIANT & arm_ext_div | |
18932 | ||
eea54501 MGD |
18933 | TCE("sdiv", 710f010, fb90f0f0, 3, (RR, oRR, RR), div, t_div), |
18934 | TCE("udiv", 730f010, fbb0f0f0, 3, (RR, oRR, RR), div, t_div), | |
62b3e311 | 18935 | |
7e806470 | 18936 | /* ARM V6M/V7 instructions. */ |
c921be7d NC |
18937 | #undef ARM_VARIANT |
18938 | #define ARM_VARIANT & arm_ext_barrier | |
18939 | #undef THUMB_VARIANT | |
18940 | #define THUMB_VARIANT & arm_ext_barrier | |
18941 | ||
ccb84d65 JB |
18942 | TUF("dmb", 57ff050, f3bf8f50, 1, (oBARRIER_I15), barrier, barrier), |
18943 | TUF("dsb", 57ff040, f3bf8f40, 1, (oBARRIER_I15), barrier, barrier), | |
18944 | TUF("isb", 57ff060, f3bf8f60, 1, (oBARRIER_I15), barrier, barrier), | |
7e806470 | 18945 | |
62b3e311 | 18946 | /* ARM V7 instructions. */ |
c921be7d NC |
18947 | #undef ARM_VARIANT |
18948 | #define ARM_VARIANT & arm_ext_v7 | |
18949 | #undef THUMB_VARIANT | |
18950 | #define THUMB_VARIANT & arm_ext_v7 | |
18951 | ||
21d799b5 NC |
18952 | TUF("pli", 450f000, f910f000, 1, (ADDR), pli, t_pld), |
18953 | TCE("dbg", 320f0f0, f3af80f0, 1, (I15), dbg, t_dbg), | |
62b3e311 | 18954 | |
74db7efb | 18955 | #undef ARM_VARIANT |
60e5ef9f | 18956 | #define ARM_VARIANT & arm_ext_mp |
74db7efb | 18957 | #undef THUMB_VARIANT |
60e5ef9f MGD |
18958 | #define THUMB_VARIANT & arm_ext_mp |
18959 | ||
18960 | TUF("pldw", 410f000, f830f000, 1, (ADDR), pld, t_pld), | |
18961 | ||
53c4b28b MGD |
18962 | /* AArchv8 instructions. */ |
18963 | #undef ARM_VARIANT | |
18964 | #define ARM_VARIANT & arm_ext_v8 | |
18965 | #undef THUMB_VARIANT | |
18966 | #define THUMB_VARIANT & arm_ext_v8 | |
18967 | ||
18968 | tCE("sevl", 320f005, _sevl, 0, (), noargs, t_hint), | |
8884b720 | 18969 | TUE("hlt", 1000070, ba80, 1, (oIffffb), bkpt, t_hlt), |
4b8c8c02 RE |
18970 | TCE("ldaex", 1900e9f, e8d00fef, 2, (RRnpc, RRnpcb), rd_rn, rd_rn), |
18971 | TCE("ldaexd", 1b00e9f, e8d000ff, 3, (RRnpc, oRRnpc, RRnpcb), | |
9eb6c0f1 | 18972 | ldrexd, t_ldrexd), |
4b8c8c02 RE |
18973 | TCE("ldaexb", 1d00e9f, e8d00fcf, 2, (RRnpc,RRnpcb), rd_rn, rd_rn), |
18974 | TCE("ldaexh", 1f00e9f, e8d00fdf, 2, (RRnpc, RRnpcb), rd_rn, rd_rn), | |
18975 | TCE("stlex", 1800e90, e8c00fe0, 3, (RRnpc, RRnpc, RRnpcb), | |
18976 | stlex, t_stlex), | |
18977 | TCE("stlexd", 1a00e90, e8c000f0, 4, (RRnpc, RRnpc, oRRnpc, RRnpcb), | |
9eb6c0f1 | 18978 | strexd, t_strexd), |
4b8c8c02 RE |
18979 | TCE("stlexb", 1c00e90, e8c00fc0, 3, (RRnpc, RRnpc, RRnpcb), |
18980 | stlex, t_stlex), | |
18981 | TCE("stlexh", 1e00e90, e8c00fd0, 3, (RRnpc, RRnpc, RRnpcb), | |
18982 | stlex, t_stlex), | |
18983 | TCE("lda", 1900c9f, e8d00faf, 2, (RRnpc, RRnpcb), rd_rn, rd_rn), | |
18984 | TCE("ldab", 1d00c9f, e8d00f8f, 2, (RRnpc, RRnpcb), rd_rn, rd_rn), | |
18985 | TCE("ldah", 1f00c9f, e8d00f9f, 2, (RRnpc, RRnpcb), rd_rn, rd_rn), | |
18986 | TCE("stl", 180fc90, e8c00faf, 2, (RRnpc, RRnpcb), rm_rn, rd_rn), | |
18987 | TCE("stlb", 1c0fc90, e8c00f8f, 2, (RRnpc, RRnpcb), rm_rn, rd_rn), | |
18988 | TCE("stlh", 1e0fc90, e8c00f9f, 2, (RRnpc, RRnpcb), rm_rn, rd_rn), | |
53c4b28b | 18989 | |
8884b720 | 18990 | /* ARMv8 T32 only. */ |
74db7efb | 18991 | #undef ARM_VARIANT |
b79f7053 MGD |
18992 | #define ARM_VARIANT NULL |
18993 | TUF("dcps1", 0, f78f8001, 0, (), noargs, noargs), | |
18994 | TUF("dcps2", 0, f78f8002, 0, (), noargs, noargs), | |
18995 | TUF("dcps3", 0, f78f8003, 0, (), noargs, noargs), | |
18996 | ||
33399f07 MGD |
18997 | /* FP for ARMv8. */ |
18998 | #undef ARM_VARIANT | |
a715796b | 18999 | #define ARM_VARIANT & fpu_vfp_ext_armv8xd |
33399f07 | 19000 | #undef THUMB_VARIANT |
a715796b | 19001 | #define THUMB_VARIANT & fpu_vfp_ext_armv8xd |
33399f07 MGD |
19002 | |
19003 | nUF(vseleq, _vseleq, 3, (RVSD, RVSD, RVSD), vsel), | |
19004 | nUF(vselvs, _vselvs, 3, (RVSD, RVSD, RVSD), vsel), | |
19005 | nUF(vselge, _vselge, 3, (RVSD, RVSD, RVSD), vsel), | |
19006 | nUF(vselgt, _vselgt, 3, (RVSD, RVSD, RVSD), vsel), | |
73924fbc MGD |
19007 | nUF(vmaxnm, _vmaxnm, 3, (RNSDQ, oRNSDQ, RNSDQ), vmaxnm), |
19008 | nUF(vminnm, _vminnm, 3, (RNSDQ, oRNSDQ, RNSDQ), vmaxnm), | |
7e8e6784 MGD |
19009 | nUF(vcvta, _vcvta, 2, (RNSDQ, oRNSDQ), neon_cvta), |
19010 | nUF(vcvtn, _vcvta, 2, (RNSDQ, oRNSDQ), neon_cvtn), | |
19011 | nUF(vcvtp, _vcvta, 2, (RNSDQ, oRNSDQ), neon_cvtp), | |
19012 | nUF(vcvtm, _vcvta, 2, (RNSDQ, oRNSDQ), neon_cvtm), | |
30bdf752 MGD |
19013 | nCE(vrintr, _vrintr, 2, (RNSDQ, oRNSDQ), vrintr), |
19014 | nCE(vrintz, _vrintr, 2, (RNSDQ, oRNSDQ), vrintz), | |
19015 | nCE(vrintx, _vrintr, 2, (RNSDQ, oRNSDQ), vrintx), | |
19016 | nUF(vrinta, _vrinta, 2, (RNSDQ, oRNSDQ), vrinta), | |
19017 | nUF(vrintn, _vrinta, 2, (RNSDQ, oRNSDQ), vrintn), | |
19018 | nUF(vrintp, _vrinta, 2, (RNSDQ, oRNSDQ), vrintp), | |
19019 | nUF(vrintm, _vrinta, 2, (RNSDQ, oRNSDQ), vrintm), | |
33399f07 | 19020 | |
91ff7894 MGD |
19021 | /* Crypto v1 extensions. */ |
19022 | #undef ARM_VARIANT | |
19023 | #define ARM_VARIANT & fpu_crypto_ext_armv8 | |
19024 | #undef THUMB_VARIANT | |
19025 | #define THUMB_VARIANT & fpu_crypto_ext_armv8 | |
19026 | ||
19027 | nUF(aese, _aes, 2, (RNQ, RNQ), aese), | |
19028 | nUF(aesd, _aes, 2, (RNQ, RNQ), aesd), | |
19029 | nUF(aesmc, _aes, 2, (RNQ, RNQ), aesmc), | |
19030 | nUF(aesimc, _aes, 2, (RNQ, RNQ), aesimc), | |
48adcd8e MGD |
19031 | nUF(sha1c, _sha3op, 3, (RNQ, RNQ, RNQ), sha1c), |
19032 | nUF(sha1p, _sha3op, 3, (RNQ, RNQ, RNQ), sha1p), | |
19033 | nUF(sha1m, _sha3op, 3, (RNQ, RNQ, RNQ), sha1m), | |
19034 | nUF(sha1su0, _sha3op, 3, (RNQ, RNQ, RNQ), sha1su0), | |
19035 | nUF(sha256h, _sha3op, 3, (RNQ, RNQ, RNQ), sha256h), | |
19036 | nUF(sha256h2, _sha3op, 3, (RNQ, RNQ, RNQ), sha256h2), | |
19037 | nUF(sha256su1, _sha3op, 3, (RNQ, RNQ, RNQ), sha256su1), | |
3c9017d2 MGD |
19038 | nUF(sha1h, _sha1h, 2, (RNQ, RNQ), sha1h), |
19039 | nUF(sha1su1, _sha2op, 2, (RNQ, RNQ), sha1su1), | |
19040 | nUF(sha256su0, _sha2op, 2, (RNQ, RNQ), sha256su0), | |
91ff7894 | 19041 | |
dd5181d5 | 19042 | #undef ARM_VARIANT |
74db7efb | 19043 | #define ARM_VARIANT & crc_ext_armv8 |
dd5181d5 KT |
19044 | #undef THUMB_VARIANT |
19045 | #define THUMB_VARIANT & crc_ext_armv8 | |
19046 | TUEc("crc32b", 1000040, fac0f080, 3, (RR, oRR, RR), crc32b), | |
19047 | TUEc("crc32h", 1200040, fac0f090, 3, (RR, oRR, RR), crc32h), | |
19048 | TUEc("crc32w", 1400040, fac0f0a0, 3, (RR, oRR, RR), crc32w), | |
19049 | TUEc("crc32cb",1000240, fad0f080, 3, (RR, oRR, RR), crc32cb), | |
19050 | TUEc("crc32ch",1200240, fad0f090, 3, (RR, oRR, RR), crc32ch), | |
19051 | TUEc("crc32cw",1400240, fad0f0a0, 3, (RR, oRR, RR), crc32cw), | |
19052 | ||
c921be7d NC |
19053 | #undef ARM_VARIANT |
19054 | #define ARM_VARIANT & fpu_fpa_ext_v1 /* Core FPA instruction set (V1). */ | |
53c4b28b MGD |
19055 | #undef THUMB_VARIANT |
19056 | #define THUMB_VARIANT NULL | |
c921be7d | 19057 | |
21d799b5 NC |
19058 | cCE("wfs", e200110, 1, (RR), rd), |
19059 | cCE("rfs", e300110, 1, (RR), rd), | |
19060 | cCE("wfc", e400110, 1, (RR), rd), | |
19061 | cCE("rfc", e500110, 1, (RR), rd), | |
19062 | ||
19063 | cCL("ldfs", c100100, 2, (RF, ADDRGLDC), rd_cpaddr), | |
19064 | cCL("ldfd", c108100, 2, (RF, ADDRGLDC), rd_cpaddr), | |
19065 | cCL("ldfe", c500100, 2, (RF, ADDRGLDC), rd_cpaddr), | |
19066 | cCL("ldfp", c508100, 2, (RF, ADDRGLDC), rd_cpaddr), | |
19067 | ||
19068 | cCL("stfs", c000100, 2, (RF, ADDRGLDC), rd_cpaddr), | |
19069 | cCL("stfd", c008100, 2, (RF, ADDRGLDC), rd_cpaddr), | |
19070 | cCL("stfe", c400100, 2, (RF, ADDRGLDC), rd_cpaddr), | |
19071 | cCL("stfp", c408100, 2, (RF, ADDRGLDC), rd_cpaddr), | |
19072 | ||
19073 | cCL("mvfs", e008100, 2, (RF, RF_IF), rd_rm), | |
19074 | cCL("mvfsp", e008120, 2, (RF, RF_IF), rd_rm), | |
19075 | cCL("mvfsm", e008140, 2, (RF, RF_IF), rd_rm), | |
19076 | cCL("mvfsz", e008160, 2, (RF, RF_IF), rd_rm), | |
19077 | cCL("mvfd", e008180, 2, (RF, RF_IF), rd_rm), | |
19078 | cCL("mvfdp", e0081a0, 2, (RF, RF_IF), rd_rm), | |
19079 | cCL("mvfdm", e0081c0, 2, (RF, RF_IF), rd_rm), | |
19080 | cCL("mvfdz", e0081e0, 2, (RF, RF_IF), rd_rm), | |
19081 | cCL("mvfe", e088100, 2, (RF, RF_IF), rd_rm), | |
19082 | cCL("mvfep", e088120, 2, (RF, RF_IF), rd_rm), | |
19083 | cCL("mvfem", e088140, 2, (RF, RF_IF), rd_rm), | |
19084 | cCL("mvfez", e088160, 2, (RF, RF_IF), rd_rm), | |
19085 | ||
19086 | cCL("mnfs", e108100, 2, (RF, RF_IF), rd_rm), | |
19087 | cCL("mnfsp", e108120, 2, (RF, RF_IF), rd_rm), | |
19088 | cCL("mnfsm", e108140, 2, (RF, RF_IF), rd_rm), | |
19089 | cCL("mnfsz", e108160, 2, (RF, RF_IF), rd_rm), | |
19090 | cCL("mnfd", e108180, 2, (RF, RF_IF), rd_rm), | |
19091 | cCL("mnfdp", e1081a0, 2, (RF, RF_IF), rd_rm), | |
19092 | cCL("mnfdm", e1081c0, 2, (RF, RF_IF), rd_rm), | |
19093 | cCL("mnfdz", e1081e0, 2, (RF, RF_IF), rd_rm), | |
19094 | cCL("mnfe", e188100, 2, (RF, RF_IF), rd_rm), | |
19095 | cCL("mnfep", e188120, 2, (RF, RF_IF), rd_rm), | |
19096 | cCL("mnfem", e188140, 2, (RF, RF_IF), rd_rm), | |
19097 | cCL("mnfez", e188160, 2, (RF, RF_IF), rd_rm), | |
19098 | ||
19099 | cCL("abss", e208100, 2, (RF, RF_IF), rd_rm), | |
19100 | cCL("abssp", e208120, 2, (RF, RF_IF), rd_rm), | |
19101 | cCL("abssm", e208140, 2, (RF, RF_IF), rd_rm), | |
19102 | cCL("abssz", e208160, 2, (RF, RF_IF), rd_rm), | |
19103 | cCL("absd", e208180, 2, (RF, RF_IF), rd_rm), | |
19104 | cCL("absdp", e2081a0, 2, (RF, RF_IF), rd_rm), | |
19105 | cCL("absdm", e2081c0, 2, (RF, RF_IF), rd_rm), | |
19106 | cCL("absdz", e2081e0, 2, (RF, RF_IF), rd_rm), | |
19107 | cCL("abse", e288100, 2, (RF, RF_IF), rd_rm), | |
19108 | cCL("absep", e288120, 2, (RF, RF_IF), rd_rm), | |
19109 | cCL("absem", e288140, 2, (RF, RF_IF), rd_rm), | |
19110 | cCL("absez", e288160, 2, (RF, RF_IF), rd_rm), | |
19111 | ||
19112 | cCL("rnds", e308100, 2, (RF, RF_IF), rd_rm), | |
19113 | cCL("rndsp", e308120, 2, (RF, RF_IF), rd_rm), | |
19114 | cCL("rndsm", e308140, 2, (RF, RF_IF), rd_rm), | |
19115 | cCL("rndsz", e308160, 2, (RF, RF_IF), rd_rm), | |
19116 | cCL("rndd", e308180, 2, (RF, RF_IF), rd_rm), | |
19117 | cCL("rnddp", e3081a0, 2, (RF, RF_IF), rd_rm), | |
19118 | cCL("rnddm", e3081c0, 2, (RF, RF_IF), rd_rm), | |
19119 | cCL("rnddz", e3081e0, 2, (RF, RF_IF), rd_rm), | |
19120 | cCL("rnde", e388100, 2, (RF, RF_IF), rd_rm), | |
19121 | cCL("rndep", e388120, 2, (RF, RF_IF), rd_rm), | |
19122 | cCL("rndem", e388140, 2, (RF, RF_IF), rd_rm), | |
19123 | cCL("rndez", e388160, 2, (RF, RF_IF), rd_rm), | |
19124 | ||
19125 | cCL("sqts", e408100, 2, (RF, RF_IF), rd_rm), | |
19126 | cCL("sqtsp", e408120, 2, (RF, RF_IF), rd_rm), | |
19127 | cCL("sqtsm", e408140, 2, (RF, RF_IF), rd_rm), | |
19128 | cCL("sqtsz", e408160, 2, (RF, RF_IF), rd_rm), | |
19129 | cCL("sqtd", e408180, 2, (RF, RF_IF), rd_rm), | |
19130 | cCL("sqtdp", e4081a0, 2, (RF, RF_IF), rd_rm), | |
19131 | cCL("sqtdm", e4081c0, 2, (RF, RF_IF), rd_rm), | |
19132 | cCL("sqtdz", e4081e0, 2, (RF, RF_IF), rd_rm), | |
19133 | cCL("sqte", e488100, 2, (RF, RF_IF), rd_rm), | |
19134 | cCL("sqtep", e488120, 2, (RF, RF_IF), rd_rm), | |
19135 | cCL("sqtem", e488140, 2, (RF, RF_IF), rd_rm), | |
19136 | cCL("sqtez", e488160, 2, (RF, RF_IF), rd_rm), | |
19137 | ||
19138 | cCL("logs", e508100, 2, (RF, RF_IF), rd_rm), | |
19139 | cCL("logsp", e508120, 2, (RF, RF_IF), rd_rm), | |
19140 | cCL("logsm", e508140, 2, (RF, RF_IF), rd_rm), | |
19141 | cCL("logsz", e508160, 2, (RF, RF_IF), rd_rm), | |
19142 | cCL("logd", e508180, 2, (RF, RF_IF), rd_rm), | |
19143 | cCL("logdp", e5081a0, 2, (RF, RF_IF), rd_rm), | |
19144 | cCL("logdm", e5081c0, 2, (RF, RF_IF), rd_rm), | |
19145 | cCL("logdz", e5081e0, 2, (RF, RF_IF), rd_rm), | |
19146 | cCL("loge", e588100, 2, (RF, RF_IF), rd_rm), | |
19147 | cCL("logep", e588120, 2, (RF, RF_IF), rd_rm), | |
19148 | cCL("logem", e588140, 2, (RF, RF_IF), rd_rm), | |
19149 | cCL("logez", e588160, 2, (RF, RF_IF), rd_rm), | |
19150 | ||
19151 | cCL("lgns", e608100, 2, (RF, RF_IF), rd_rm), | |
19152 | cCL("lgnsp", e608120, 2, (RF, RF_IF), rd_rm), | |
19153 | cCL("lgnsm", e608140, 2, (RF, RF_IF), rd_rm), | |
19154 | cCL("lgnsz", e608160, 2, (RF, RF_IF), rd_rm), | |
19155 | cCL("lgnd", e608180, 2, (RF, RF_IF), rd_rm), | |
19156 | cCL("lgndp", e6081a0, 2, (RF, RF_IF), rd_rm), | |
19157 | cCL("lgndm", e6081c0, 2, (RF, RF_IF), rd_rm), | |
19158 | cCL("lgndz", e6081e0, 2, (RF, RF_IF), rd_rm), | |
19159 | cCL("lgne", e688100, 2, (RF, RF_IF), rd_rm), | |
19160 | cCL("lgnep", e688120, 2, (RF, RF_IF), rd_rm), | |
19161 | cCL("lgnem", e688140, 2, (RF, RF_IF), rd_rm), | |
19162 | cCL("lgnez", e688160, 2, (RF, RF_IF), rd_rm), | |
19163 | ||
19164 | cCL("exps", e708100, 2, (RF, RF_IF), rd_rm), | |
19165 | cCL("expsp", e708120, 2, (RF, RF_IF), rd_rm), | |
19166 | cCL("expsm", e708140, 2, (RF, RF_IF), rd_rm), | |
19167 | cCL("expsz", e708160, 2, (RF, RF_IF), rd_rm), | |
19168 | cCL("expd", e708180, 2, (RF, RF_IF), rd_rm), | |
19169 | cCL("expdp", e7081a0, 2, (RF, RF_IF), rd_rm), | |
19170 | cCL("expdm", e7081c0, 2, (RF, RF_IF), rd_rm), | |
19171 | cCL("expdz", e7081e0, 2, (RF, RF_IF), rd_rm), | |
19172 | cCL("expe", e788100, 2, (RF, RF_IF), rd_rm), | |
19173 | cCL("expep", e788120, 2, (RF, RF_IF), rd_rm), | |
19174 | cCL("expem", e788140, 2, (RF, RF_IF), rd_rm), | |
19175 | cCL("expdz", e788160, 2, (RF, RF_IF), rd_rm), | |
19176 | ||
19177 | cCL("sins", e808100, 2, (RF, RF_IF), rd_rm), | |
19178 | cCL("sinsp", e808120, 2, (RF, RF_IF), rd_rm), | |
19179 | cCL("sinsm", e808140, 2, (RF, RF_IF), rd_rm), | |
19180 | cCL("sinsz", e808160, 2, (RF, RF_IF), rd_rm), | |
19181 | cCL("sind", e808180, 2, (RF, RF_IF), rd_rm), | |
19182 | cCL("sindp", e8081a0, 2, (RF, RF_IF), rd_rm), | |
19183 | cCL("sindm", e8081c0, 2, (RF, RF_IF), rd_rm), | |
19184 | cCL("sindz", e8081e0, 2, (RF, RF_IF), rd_rm), | |
19185 | cCL("sine", e888100, 2, (RF, RF_IF), rd_rm), | |
19186 | cCL("sinep", e888120, 2, (RF, RF_IF), rd_rm), | |
19187 | cCL("sinem", e888140, 2, (RF, RF_IF), rd_rm), | |
19188 | cCL("sinez", e888160, 2, (RF, RF_IF), rd_rm), | |
19189 | ||
19190 | cCL("coss", e908100, 2, (RF, RF_IF), rd_rm), | |
19191 | cCL("cossp", e908120, 2, (RF, RF_IF), rd_rm), | |
19192 | cCL("cossm", e908140, 2, (RF, RF_IF), rd_rm), | |
19193 | cCL("cossz", e908160, 2, (RF, RF_IF), rd_rm), | |
19194 | cCL("cosd", e908180, 2, (RF, RF_IF), rd_rm), | |
19195 | cCL("cosdp", e9081a0, 2, (RF, RF_IF), rd_rm), | |
19196 | cCL("cosdm", e9081c0, 2, (RF, RF_IF), rd_rm), | |
19197 | cCL("cosdz", e9081e0, 2, (RF, RF_IF), rd_rm), | |
19198 | cCL("cose", e988100, 2, (RF, RF_IF), rd_rm), | |
19199 | cCL("cosep", e988120, 2, (RF, RF_IF), rd_rm), | |
19200 | cCL("cosem", e988140, 2, (RF, RF_IF), rd_rm), | |
19201 | cCL("cosez", e988160, 2, (RF, RF_IF), rd_rm), | |
19202 | ||
19203 | cCL("tans", ea08100, 2, (RF, RF_IF), rd_rm), | |
19204 | cCL("tansp", ea08120, 2, (RF, RF_IF), rd_rm), | |
19205 | cCL("tansm", ea08140, 2, (RF, RF_IF), rd_rm), | |
19206 | cCL("tansz", ea08160, 2, (RF, RF_IF), rd_rm), | |
19207 | cCL("tand", ea08180, 2, (RF, RF_IF), rd_rm), | |
19208 | cCL("tandp", ea081a0, 2, (RF, RF_IF), rd_rm), | |
19209 | cCL("tandm", ea081c0, 2, (RF, RF_IF), rd_rm), | |
19210 | cCL("tandz", ea081e0, 2, (RF, RF_IF), rd_rm), | |
19211 | cCL("tane", ea88100, 2, (RF, RF_IF), rd_rm), | |
19212 | cCL("tanep", ea88120, 2, (RF, RF_IF), rd_rm), | |
19213 | cCL("tanem", ea88140, 2, (RF, RF_IF), rd_rm), | |
19214 | cCL("tanez", ea88160, 2, (RF, RF_IF), rd_rm), | |
19215 | ||
19216 | cCL("asns", eb08100, 2, (RF, RF_IF), rd_rm), | |
19217 | cCL("asnsp", eb08120, 2, (RF, RF_IF), rd_rm), | |
19218 | cCL("asnsm", eb08140, 2, (RF, RF_IF), rd_rm), | |
19219 | cCL("asnsz", eb08160, 2, (RF, RF_IF), rd_rm), | |
19220 | cCL("asnd", eb08180, 2, (RF, RF_IF), rd_rm), | |
19221 | cCL("asndp", eb081a0, 2, (RF, RF_IF), rd_rm), | |
19222 | cCL("asndm", eb081c0, 2, (RF, RF_IF), rd_rm), | |
19223 | cCL("asndz", eb081e0, 2, (RF, RF_IF), rd_rm), | |
19224 | cCL("asne", eb88100, 2, (RF, RF_IF), rd_rm), | |
19225 | cCL("asnep", eb88120, 2, (RF, RF_IF), rd_rm), | |
19226 | cCL("asnem", eb88140, 2, (RF, RF_IF), rd_rm), | |
19227 | cCL("asnez", eb88160, 2, (RF, RF_IF), rd_rm), | |
19228 | ||
19229 | cCL("acss", ec08100, 2, (RF, RF_IF), rd_rm), | |
19230 | cCL("acssp", ec08120, 2, (RF, RF_IF), rd_rm), | |
19231 | cCL("acssm", ec08140, 2, (RF, RF_IF), rd_rm), | |
19232 | cCL("acssz", ec08160, 2, (RF, RF_IF), rd_rm), | |
19233 | cCL("acsd", ec08180, 2, (RF, RF_IF), rd_rm), | |
19234 | cCL("acsdp", ec081a0, 2, (RF, RF_IF), rd_rm), | |
19235 | cCL("acsdm", ec081c0, 2, (RF, RF_IF), rd_rm), | |
19236 | cCL("acsdz", ec081e0, 2, (RF, RF_IF), rd_rm), | |
19237 | cCL("acse", ec88100, 2, (RF, RF_IF), rd_rm), | |
19238 | cCL("acsep", ec88120, 2, (RF, RF_IF), rd_rm), | |
19239 | cCL("acsem", ec88140, 2, (RF, RF_IF), rd_rm), | |
19240 | cCL("acsez", ec88160, 2, (RF, RF_IF), rd_rm), | |
19241 | ||
19242 | cCL("atns", ed08100, 2, (RF, RF_IF), rd_rm), | |
19243 | cCL("atnsp", ed08120, 2, (RF, RF_IF), rd_rm), | |
19244 | cCL("atnsm", ed08140, 2, (RF, RF_IF), rd_rm), | |
19245 | cCL("atnsz", ed08160, 2, (RF, RF_IF), rd_rm), | |
19246 | cCL("atnd", ed08180, 2, (RF, RF_IF), rd_rm), | |
19247 | cCL("atndp", ed081a0, 2, (RF, RF_IF), rd_rm), | |
19248 | cCL("atndm", ed081c0, 2, (RF, RF_IF), rd_rm), | |
19249 | cCL("atndz", ed081e0, 2, (RF, RF_IF), rd_rm), | |
19250 | cCL("atne", ed88100, 2, (RF, RF_IF), rd_rm), | |
19251 | cCL("atnep", ed88120, 2, (RF, RF_IF), rd_rm), | |
19252 | cCL("atnem", ed88140, 2, (RF, RF_IF), rd_rm), | |
19253 | cCL("atnez", ed88160, 2, (RF, RF_IF), rd_rm), | |
19254 | ||
19255 | cCL("urds", ee08100, 2, (RF, RF_IF), rd_rm), | |
19256 | cCL("urdsp", ee08120, 2, (RF, RF_IF), rd_rm), | |
19257 | cCL("urdsm", ee08140, 2, (RF, RF_IF), rd_rm), | |
19258 | cCL("urdsz", ee08160, 2, (RF, RF_IF), rd_rm), | |
19259 | cCL("urdd", ee08180, 2, (RF, RF_IF), rd_rm), | |
19260 | cCL("urddp", ee081a0, 2, (RF, RF_IF), rd_rm), | |
19261 | cCL("urddm", ee081c0, 2, (RF, RF_IF), rd_rm), | |
19262 | cCL("urddz", ee081e0, 2, (RF, RF_IF), rd_rm), | |
19263 | cCL("urde", ee88100, 2, (RF, RF_IF), rd_rm), | |
19264 | cCL("urdep", ee88120, 2, (RF, RF_IF), rd_rm), | |
19265 | cCL("urdem", ee88140, 2, (RF, RF_IF), rd_rm), | |
19266 | cCL("urdez", ee88160, 2, (RF, RF_IF), rd_rm), | |
19267 | ||
19268 | cCL("nrms", ef08100, 2, (RF, RF_IF), rd_rm), | |
19269 | cCL("nrmsp", ef08120, 2, (RF, RF_IF), rd_rm), | |
19270 | cCL("nrmsm", ef08140, 2, (RF, RF_IF), rd_rm), | |
19271 | cCL("nrmsz", ef08160, 2, (RF, RF_IF), rd_rm), | |
19272 | cCL("nrmd", ef08180, 2, (RF, RF_IF), rd_rm), | |
19273 | cCL("nrmdp", ef081a0, 2, (RF, RF_IF), rd_rm), | |
19274 | cCL("nrmdm", ef081c0, 2, (RF, RF_IF), rd_rm), | |
19275 | cCL("nrmdz", ef081e0, 2, (RF, RF_IF), rd_rm), | |
19276 | cCL("nrme", ef88100, 2, (RF, RF_IF), rd_rm), | |
19277 | cCL("nrmep", ef88120, 2, (RF, RF_IF), rd_rm), | |
19278 | cCL("nrmem", ef88140, 2, (RF, RF_IF), rd_rm), | |
19279 | cCL("nrmez", ef88160, 2, (RF, RF_IF), rd_rm), | |
19280 | ||
19281 | cCL("adfs", e000100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19282 | cCL("adfsp", e000120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19283 | cCL("adfsm", e000140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19284 | cCL("adfsz", e000160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19285 | cCL("adfd", e000180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19286 | cCL("adfdp", e0001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19287 | cCL("adfdm", e0001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19288 | cCL("adfdz", e0001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19289 | cCL("adfe", e080100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19290 | cCL("adfep", e080120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19291 | cCL("adfem", e080140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19292 | cCL("adfez", e080160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19293 | ||
19294 | cCL("sufs", e200100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19295 | cCL("sufsp", e200120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19296 | cCL("sufsm", e200140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19297 | cCL("sufsz", e200160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19298 | cCL("sufd", e200180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19299 | cCL("sufdp", e2001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19300 | cCL("sufdm", e2001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19301 | cCL("sufdz", e2001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19302 | cCL("sufe", e280100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19303 | cCL("sufep", e280120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19304 | cCL("sufem", e280140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19305 | cCL("sufez", e280160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19306 | ||
19307 | cCL("rsfs", e300100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19308 | cCL("rsfsp", e300120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19309 | cCL("rsfsm", e300140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19310 | cCL("rsfsz", e300160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19311 | cCL("rsfd", e300180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19312 | cCL("rsfdp", e3001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19313 | cCL("rsfdm", e3001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19314 | cCL("rsfdz", e3001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19315 | cCL("rsfe", e380100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19316 | cCL("rsfep", e380120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19317 | cCL("rsfem", e380140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19318 | cCL("rsfez", e380160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19319 | ||
19320 | cCL("mufs", e100100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19321 | cCL("mufsp", e100120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19322 | cCL("mufsm", e100140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19323 | cCL("mufsz", e100160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19324 | cCL("mufd", e100180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19325 | cCL("mufdp", e1001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19326 | cCL("mufdm", e1001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19327 | cCL("mufdz", e1001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19328 | cCL("mufe", e180100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19329 | cCL("mufep", e180120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19330 | cCL("mufem", e180140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19331 | cCL("mufez", e180160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19332 | ||
19333 | cCL("dvfs", e400100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19334 | cCL("dvfsp", e400120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19335 | cCL("dvfsm", e400140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19336 | cCL("dvfsz", e400160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19337 | cCL("dvfd", e400180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19338 | cCL("dvfdp", e4001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19339 | cCL("dvfdm", e4001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19340 | cCL("dvfdz", e4001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19341 | cCL("dvfe", e480100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19342 | cCL("dvfep", e480120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19343 | cCL("dvfem", e480140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19344 | cCL("dvfez", e480160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19345 | ||
19346 | cCL("rdfs", e500100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19347 | cCL("rdfsp", e500120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19348 | cCL("rdfsm", e500140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19349 | cCL("rdfsz", e500160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19350 | cCL("rdfd", e500180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19351 | cCL("rdfdp", e5001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19352 | cCL("rdfdm", e5001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19353 | cCL("rdfdz", e5001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19354 | cCL("rdfe", e580100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19355 | cCL("rdfep", e580120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19356 | cCL("rdfem", e580140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19357 | cCL("rdfez", e580160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19358 | ||
19359 | cCL("pows", e600100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19360 | cCL("powsp", e600120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19361 | cCL("powsm", e600140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19362 | cCL("powsz", e600160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19363 | cCL("powd", e600180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19364 | cCL("powdp", e6001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19365 | cCL("powdm", e6001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19366 | cCL("powdz", e6001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19367 | cCL("powe", e680100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19368 | cCL("powep", e680120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19369 | cCL("powem", e680140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19370 | cCL("powez", e680160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19371 | ||
19372 | cCL("rpws", e700100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19373 | cCL("rpwsp", e700120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19374 | cCL("rpwsm", e700140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19375 | cCL("rpwsz", e700160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19376 | cCL("rpwd", e700180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19377 | cCL("rpwdp", e7001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19378 | cCL("rpwdm", e7001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19379 | cCL("rpwdz", e7001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19380 | cCL("rpwe", e780100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19381 | cCL("rpwep", e780120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19382 | cCL("rpwem", e780140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19383 | cCL("rpwez", e780160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19384 | ||
19385 | cCL("rmfs", e800100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19386 | cCL("rmfsp", e800120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19387 | cCL("rmfsm", e800140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19388 | cCL("rmfsz", e800160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19389 | cCL("rmfd", e800180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19390 | cCL("rmfdp", e8001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19391 | cCL("rmfdm", e8001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19392 | cCL("rmfdz", e8001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19393 | cCL("rmfe", e880100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19394 | cCL("rmfep", e880120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19395 | cCL("rmfem", e880140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19396 | cCL("rmfez", e880160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19397 | ||
19398 | cCL("fmls", e900100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19399 | cCL("fmlsp", e900120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19400 | cCL("fmlsm", e900140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19401 | cCL("fmlsz", e900160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19402 | cCL("fmld", e900180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19403 | cCL("fmldp", e9001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19404 | cCL("fmldm", e9001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19405 | cCL("fmldz", e9001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19406 | cCL("fmle", e980100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19407 | cCL("fmlep", e980120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19408 | cCL("fmlem", e980140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19409 | cCL("fmlez", e980160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19410 | ||
19411 | cCL("fdvs", ea00100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19412 | cCL("fdvsp", ea00120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19413 | cCL("fdvsm", ea00140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19414 | cCL("fdvsz", ea00160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19415 | cCL("fdvd", ea00180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19416 | cCL("fdvdp", ea001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19417 | cCL("fdvdm", ea001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19418 | cCL("fdvdz", ea001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19419 | cCL("fdve", ea80100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19420 | cCL("fdvep", ea80120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19421 | cCL("fdvem", ea80140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19422 | cCL("fdvez", ea80160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19423 | ||
19424 | cCL("frds", eb00100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19425 | cCL("frdsp", eb00120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19426 | cCL("frdsm", eb00140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19427 | cCL("frdsz", eb00160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19428 | cCL("frdd", eb00180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19429 | cCL("frddp", eb001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19430 | cCL("frddm", eb001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19431 | cCL("frddz", eb001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19432 | cCL("frde", eb80100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19433 | cCL("frdep", eb80120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19434 | cCL("frdem", eb80140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19435 | cCL("frdez", eb80160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19436 | ||
19437 | cCL("pols", ec00100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19438 | cCL("polsp", ec00120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19439 | cCL("polsm", ec00140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19440 | cCL("polsz", ec00160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19441 | cCL("pold", ec00180, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19442 | cCL("poldp", ec001a0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19443 | cCL("poldm", ec001c0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19444 | cCL("poldz", ec001e0, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19445 | cCL("pole", ec80100, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19446 | cCL("polep", ec80120, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19447 | cCL("polem", ec80140, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19448 | cCL("polez", ec80160, 3, (RF, RF, RF_IF), rd_rn_rm), | |
19449 | ||
19450 | cCE("cmf", e90f110, 2, (RF, RF_IF), fpa_cmp), | |
19451 | C3E("cmfe", ed0f110, 2, (RF, RF_IF), fpa_cmp), | |
19452 | cCE("cnf", eb0f110, 2, (RF, RF_IF), fpa_cmp), | |
19453 | C3E("cnfe", ef0f110, 2, (RF, RF_IF), fpa_cmp), | |
19454 | ||
19455 | cCL("flts", e000110, 2, (RF, RR), rn_rd), | |
19456 | cCL("fltsp", e000130, 2, (RF, RR), rn_rd), | |
19457 | cCL("fltsm", e000150, 2, (RF, RR), rn_rd), | |
19458 | cCL("fltsz", e000170, 2, (RF, RR), rn_rd), | |
19459 | cCL("fltd", e000190, 2, (RF, RR), rn_rd), | |
19460 | cCL("fltdp", e0001b0, 2, (RF, RR), rn_rd), | |
19461 | cCL("fltdm", e0001d0, 2, (RF, RR), rn_rd), | |
19462 | cCL("fltdz", e0001f0, 2, (RF, RR), rn_rd), | |
19463 | cCL("flte", e080110, 2, (RF, RR), rn_rd), | |
19464 | cCL("fltep", e080130, 2, (RF, RR), rn_rd), | |
19465 | cCL("fltem", e080150, 2, (RF, RR), rn_rd), | |
19466 | cCL("fltez", e080170, 2, (RF, RR), rn_rd), | |
b99bd4ef | 19467 | |
c19d1205 ZW |
19468 | /* The implementation of the FIX instruction is broken on some |
19469 | assemblers, in that it accepts a precision specifier as well as a | |
19470 | rounding specifier, despite the fact that this is meaningless. | |
19471 | To be more compatible, we accept it as well, though of course it | |
19472 | does not set any bits. */ | |
21d799b5 NC |
19473 | cCE("fix", e100110, 2, (RR, RF), rd_rm), |
19474 | cCL("fixp", e100130, 2, (RR, RF), rd_rm), | |
19475 | cCL("fixm", e100150, 2, (RR, RF), rd_rm), | |
19476 | cCL("fixz", e100170, 2, (RR, RF), rd_rm), | |
19477 | cCL("fixsp", e100130, 2, (RR, RF), rd_rm), | |
19478 | cCL("fixsm", e100150, 2, (RR, RF), rd_rm), | |
19479 | cCL("fixsz", e100170, 2, (RR, RF), rd_rm), | |
19480 | cCL("fixdp", e100130, 2, (RR, RF), rd_rm), | |
19481 | cCL("fixdm", e100150, 2, (RR, RF), rd_rm), | |
19482 | cCL("fixdz", e100170, 2, (RR, RF), rd_rm), | |
19483 | cCL("fixep", e100130, 2, (RR, RF), rd_rm), | |
19484 | cCL("fixem", e100150, 2, (RR, RF), rd_rm), | |
19485 | cCL("fixez", e100170, 2, (RR, RF), rd_rm), | |
bfae80f2 | 19486 | |
c19d1205 | 19487 | /* Instructions that were new with the real FPA, call them V2. */ |
c921be7d NC |
19488 | #undef ARM_VARIANT |
19489 | #define ARM_VARIANT & fpu_fpa_ext_v2 | |
19490 | ||
21d799b5 NC |
19491 | cCE("lfm", c100200, 3, (RF, I4b, ADDR), fpa_ldmstm), |
19492 | cCL("lfmfd", c900200, 3, (RF, I4b, ADDR), fpa_ldmstm), | |
19493 | cCL("lfmea", d100200, 3, (RF, I4b, ADDR), fpa_ldmstm), | |
19494 | cCE("sfm", c000200, 3, (RF, I4b, ADDR), fpa_ldmstm), | |
19495 | cCL("sfmfd", d000200, 3, (RF, I4b, ADDR), fpa_ldmstm), | |
19496 | cCL("sfmea", c800200, 3, (RF, I4b, ADDR), fpa_ldmstm), | |
c19d1205 | 19497 | |
c921be7d NC |
19498 | #undef ARM_VARIANT |
19499 | #define ARM_VARIANT & fpu_vfp_ext_v1xd /* VFP V1xD (single precision). */ | |
19500 | ||
c19d1205 | 19501 | /* Moves and type conversions. */ |
21d799b5 NC |
19502 | cCE("fcpys", eb00a40, 2, (RVS, RVS), vfp_sp_monadic), |
19503 | cCE("fmrs", e100a10, 2, (RR, RVS), vfp_reg_from_sp), | |
19504 | cCE("fmsr", e000a10, 2, (RVS, RR), vfp_sp_from_reg), | |
19505 | cCE("fmstat", ef1fa10, 0, (), noargs), | |
7465e07a NC |
19506 | cCE("vmrs", ef00a10, 2, (APSR_RR, RVC), vmrs), |
19507 | cCE("vmsr", ee00a10, 2, (RVC, RR), vmsr), | |
21d799b5 NC |
19508 | cCE("fsitos", eb80ac0, 2, (RVS, RVS), vfp_sp_monadic), |
19509 | cCE("fuitos", eb80a40, 2, (RVS, RVS), vfp_sp_monadic), | |
19510 | cCE("ftosis", ebd0a40, 2, (RVS, RVS), vfp_sp_monadic), | |
19511 | cCE("ftosizs", ebd0ac0, 2, (RVS, RVS), vfp_sp_monadic), | |
19512 | cCE("ftouis", ebc0a40, 2, (RVS, RVS), vfp_sp_monadic), | |
19513 | cCE("ftouizs", ebc0ac0, 2, (RVS, RVS), vfp_sp_monadic), | |
19514 | cCE("fmrx", ef00a10, 2, (RR, RVC), rd_rn), | |
19515 | cCE("fmxr", ee00a10, 2, (RVC, RR), rn_rd), | |
c19d1205 ZW |
19516 | |
19517 | /* Memory operations. */ | |
21d799b5 NC |
19518 | cCE("flds", d100a00, 2, (RVS, ADDRGLDC), vfp_sp_ldst), |
19519 | cCE("fsts", d000a00, 2, (RVS, ADDRGLDC), vfp_sp_ldst), | |
55881a11 MGD |
19520 | cCE("fldmias", c900a00, 2, (RRnpctw, VRSLST), vfp_sp_ldstmia), |
19521 | cCE("fldmfds", c900a00, 2, (RRnpctw, VRSLST), vfp_sp_ldstmia), | |
19522 | cCE("fldmdbs", d300a00, 2, (RRnpctw, VRSLST), vfp_sp_ldstmdb), | |
19523 | cCE("fldmeas", d300a00, 2, (RRnpctw, VRSLST), vfp_sp_ldstmdb), | |
19524 | cCE("fldmiax", c900b00, 2, (RRnpctw, VRDLST), vfp_xp_ldstmia), | |
19525 | cCE("fldmfdx", c900b00, 2, (RRnpctw, VRDLST), vfp_xp_ldstmia), | |
19526 | cCE("fldmdbx", d300b00, 2, (RRnpctw, VRDLST), vfp_xp_ldstmdb), | |
19527 | cCE("fldmeax", d300b00, 2, (RRnpctw, VRDLST), vfp_xp_ldstmdb), | |
19528 | cCE("fstmias", c800a00, 2, (RRnpctw, VRSLST), vfp_sp_ldstmia), | |
19529 | cCE("fstmeas", c800a00, 2, (RRnpctw, VRSLST), vfp_sp_ldstmia), | |
19530 | cCE("fstmdbs", d200a00, 2, (RRnpctw, VRSLST), vfp_sp_ldstmdb), | |
19531 | cCE("fstmfds", d200a00, 2, (RRnpctw, VRSLST), vfp_sp_ldstmdb), | |
19532 | cCE("fstmiax", c800b00, 2, (RRnpctw, VRDLST), vfp_xp_ldstmia), | |
19533 | cCE("fstmeax", c800b00, 2, (RRnpctw, VRDLST), vfp_xp_ldstmia), | |
19534 | cCE("fstmdbx", d200b00, 2, (RRnpctw, VRDLST), vfp_xp_ldstmdb), | |
19535 | cCE("fstmfdx", d200b00, 2, (RRnpctw, VRDLST), vfp_xp_ldstmdb), | |
bfae80f2 | 19536 | |
c19d1205 | 19537 | /* Monadic operations. */ |
21d799b5 NC |
19538 | cCE("fabss", eb00ac0, 2, (RVS, RVS), vfp_sp_monadic), |
19539 | cCE("fnegs", eb10a40, 2, (RVS, RVS), vfp_sp_monadic), | |
19540 | cCE("fsqrts", eb10ac0, 2, (RVS, RVS), vfp_sp_monadic), | |
c19d1205 ZW |
19541 | |
19542 | /* Dyadic operations. */ | |
21d799b5 NC |
19543 | cCE("fadds", e300a00, 3, (RVS, RVS, RVS), vfp_sp_dyadic), |
19544 | cCE("fsubs", e300a40, 3, (RVS, RVS, RVS), vfp_sp_dyadic), | |
19545 | cCE("fmuls", e200a00, 3, (RVS, RVS, RVS), vfp_sp_dyadic), | |
19546 | cCE("fdivs", e800a00, 3, (RVS, RVS, RVS), vfp_sp_dyadic), | |
19547 | cCE("fmacs", e000a00, 3, (RVS, RVS, RVS), vfp_sp_dyadic), | |
19548 | cCE("fmscs", e100a00, 3, (RVS, RVS, RVS), vfp_sp_dyadic), | |
19549 | cCE("fnmuls", e200a40, 3, (RVS, RVS, RVS), vfp_sp_dyadic), | |
19550 | cCE("fnmacs", e000a40, 3, (RVS, RVS, RVS), vfp_sp_dyadic), | |
19551 | cCE("fnmscs", e100a40, 3, (RVS, RVS, RVS), vfp_sp_dyadic), | |
b99bd4ef | 19552 | |
c19d1205 | 19553 | /* Comparisons. */ |
21d799b5 NC |
19554 | cCE("fcmps", eb40a40, 2, (RVS, RVS), vfp_sp_monadic), |
19555 | cCE("fcmpzs", eb50a40, 1, (RVS), vfp_sp_compare_z), | |
19556 | cCE("fcmpes", eb40ac0, 2, (RVS, RVS), vfp_sp_monadic), | |
19557 | cCE("fcmpezs", eb50ac0, 1, (RVS), vfp_sp_compare_z), | |
b99bd4ef | 19558 | |
62f3b8c8 PB |
19559 | /* Double precision load/store are still present on single precision |
19560 | implementations. */ | |
19561 | cCE("fldd", d100b00, 2, (RVD, ADDRGLDC), vfp_dp_ldst), | |
19562 | cCE("fstd", d000b00, 2, (RVD, ADDRGLDC), vfp_dp_ldst), | |
55881a11 MGD |
19563 | cCE("fldmiad", c900b00, 2, (RRnpctw, VRDLST), vfp_dp_ldstmia), |
19564 | cCE("fldmfdd", c900b00, 2, (RRnpctw, VRDLST), vfp_dp_ldstmia), | |
19565 | cCE("fldmdbd", d300b00, 2, (RRnpctw, VRDLST), vfp_dp_ldstmdb), | |
19566 | cCE("fldmead", d300b00, 2, (RRnpctw, VRDLST), vfp_dp_ldstmdb), | |
19567 | cCE("fstmiad", c800b00, 2, (RRnpctw, VRDLST), vfp_dp_ldstmia), | |
19568 | cCE("fstmead", c800b00, 2, (RRnpctw, VRDLST), vfp_dp_ldstmia), | |
19569 | cCE("fstmdbd", d200b00, 2, (RRnpctw, VRDLST), vfp_dp_ldstmdb), | |
19570 | cCE("fstmfdd", d200b00, 2, (RRnpctw, VRDLST), vfp_dp_ldstmdb), | |
62f3b8c8 | 19571 | |
c921be7d NC |
19572 | #undef ARM_VARIANT |
19573 | #define ARM_VARIANT & fpu_vfp_ext_v1 /* VFP V1 (Double precision). */ | |
19574 | ||
c19d1205 | 19575 | /* Moves and type conversions. */ |
21d799b5 NC |
19576 | cCE("fcpyd", eb00b40, 2, (RVD, RVD), vfp_dp_rd_rm), |
19577 | cCE("fcvtds", eb70ac0, 2, (RVD, RVS), vfp_dp_sp_cvt), | |
19578 | cCE("fcvtsd", eb70bc0, 2, (RVS, RVD), vfp_sp_dp_cvt), | |
19579 | cCE("fmdhr", e200b10, 2, (RVD, RR), vfp_dp_rn_rd), | |
19580 | cCE("fmdlr", e000b10, 2, (RVD, RR), vfp_dp_rn_rd), | |
19581 | cCE("fmrdh", e300b10, 2, (RR, RVD), vfp_dp_rd_rn), | |
19582 | cCE("fmrdl", e100b10, 2, (RR, RVD), vfp_dp_rd_rn), | |
19583 | cCE("fsitod", eb80bc0, 2, (RVD, RVS), vfp_dp_sp_cvt), | |
19584 | cCE("fuitod", eb80b40, 2, (RVD, RVS), vfp_dp_sp_cvt), | |
19585 | cCE("ftosid", ebd0b40, 2, (RVS, RVD), vfp_sp_dp_cvt), | |
19586 | cCE("ftosizd", ebd0bc0, 2, (RVS, RVD), vfp_sp_dp_cvt), | |
19587 | cCE("ftouid", ebc0b40, 2, (RVS, RVD), vfp_sp_dp_cvt), | |
19588 | cCE("ftouizd", ebc0bc0, 2, (RVS, RVD), vfp_sp_dp_cvt), | |
c19d1205 | 19589 | |
c19d1205 | 19590 | /* Monadic operations. */ |
21d799b5 NC |
19591 | cCE("fabsd", eb00bc0, 2, (RVD, RVD), vfp_dp_rd_rm), |
19592 | cCE("fnegd", eb10b40, 2, (RVD, RVD), vfp_dp_rd_rm), | |
19593 | cCE("fsqrtd", eb10bc0, 2, (RVD, RVD), vfp_dp_rd_rm), | |
c19d1205 ZW |
19594 | |
19595 | /* Dyadic operations. */ | |
21d799b5 NC |
19596 | cCE("faddd", e300b00, 3, (RVD, RVD, RVD), vfp_dp_rd_rn_rm), |
19597 | cCE("fsubd", e300b40, 3, (RVD, RVD, RVD), vfp_dp_rd_rn_rm), | |
19598 | cCE("fmuld", e200b00, 3, (RVD, RVD, RVD), vfp_dp_rd_rn_rm), | |
19599 | cCE("fdivd", e800b00, 3, (RVD, RVD, RVD), vfp_dp_rd_rn_rm), | |
19600 | cCE("fmacd", e000b00, 3, (RVD, RVD, RVD), vfp_dp_rd_rn_rm), | |
19601 | cCE("fmscd", e100b00, 3, (RVD, RVD, RVD), vfp_dp_rd_rn_rm), | |
19602 | cCE("fnmuld", e200b40, 3, (RVD, RVD, RVD), vfp_dp_rd_rn_rm), | |
19603 | cCE("fnmacd", e000b40, 3, (RVD, RVD, RVD), vfp_dp_rd_rn_rm), | |
19604 | cCE("fnmscd", e100b40, 3, (RVD, RVD, RVD), vfp_dp_rd_rn_rm), | |
b99bd4ef | 19605 | |
c19d1205 | 19606 | /* Comparisons. */ |
21d799b5 NC |
19607 | cCE("fcmpd", eb40b40, 2, (RVD, RVD), vfp_dp_rd_rm), |
19608 | cCE("fcmpzd", eb50b40, 1, (RVD), vfp_dp_rd), | |
19609 | cCE("fcmped", eb40bc0, 2, (RVD, RVD), vfp_dp_rd_rm), | |
19610 | cCE("fcmpezd", eb50bc0, 1, (RVD), vfp_dp_rd), | |
c19d1205 | 19611 | |
c921be7d NC |
19612 | #undef ARM_VARIANT |
19613 | #define ARM_VARIANT & fpu_vfp_ext_v2 | |
19614 | ||
21d799b5 NC |
19615 | cCE("fmsrr", c400a10, 3, (VRSLST, RR, RR), vfp_sp2_from_reg2), |
19616 | cCE("fmrrs", c500a10, 3, (RR, RR, VRSLST), vfp_reg2_from_sp2), | |
19617 | cCE("fmdrr", c400b10, 3, (RVD, RR, RR), vfp_dp_rm_rd_rn), | |
19618 | cCE("fmrrd", c500b10, 3, (RR, RR, RVD), vfp_dp_rd_rn_rm), | |
5287ad62 | 19619 | |
037e8744 JB |
19620 | /* Instructions which may belong to either the Neon or VFP instruction sets. |
19621 | Individual encoder functions perform additional architecture checks. */ | |
c921be7d NC |
19622 | #undef ARM_VARIANT |
19623 | #define ARM_VARIANT & fpu_vfp_ext_v1xd | |
19624 | #undef THUMB_VARIANT | |
19625 | #define THUMB_VARIANT & fpu_vfp_ext_v1xd | |
19626 | ||
037e8744 JB |
19627 | /* These mnemonics are unique to VFP. */ |
19628 | NCE(vsqrt, 0, 2, (RVSD, RVSD), vfp_nsyn_sqrt), | |
19629 | NCE(vdiv, 0, 3, (RVSD, RVSD, RVSD), vfp_nsyn_div), | |
21d799b5 NC |
19630 | nCE(vnmul, _vnmul, 3, (RVSD, RVSD, RVSD), vfp_nsyn_nmul), |
19631 | nCE(vnmla, _vnmla, 3, (RVSD, RVSD, RVSD), vfp_nsyn_nmul), | |
19632 | nCE(vnmls, _vnmls, 3, (RVSD, RVSD, RVSD), vfp_nsyn_nmul), | |
aacf0b33 KT |
19633 | nCE(vcmp, _vcmp, 2, (RVSD, RSVD_FI0), vfp_nsyn_cmp), |
19634 | nCE(vcmpe, _vcmpe, 2, (RVSD, RSVD_FI0), vfp_nsyn_cmp), | |
037e8744 JB |
19635 | NCE(vpush, 0, 1, (VRSDLST), vfp_nsyn_push), |
19636 | NCE(vpop, 0, 1, (VRSDLST), vfp_nsyn_pop), | |
19637 | NCE(vcvtz, 0, 2, (RVSD, RVSD), vfp_nsyn_cvtz), | |
19638 | ||
19639 | /* Mnemonics shared by Neon and VFP. */ | |
21d799b5 NC |
19640 | nCEF(vmul, _vmul, 3, (RNSDQ, oRNSDQ, RNSDQ_RNSC), neon_mul), |
19641 | nCEF(vmla, _vmla, 3, (RNSDQ, oRNSDQ, RNSDQ_RNSC), neon_mac_maybe_scalar), | |
19642 | nCEF(vmls, _vmls, 3, (RNSDQ, oRNSDQ, RNSDQ_RNSC), neon_mac_maybe_scalar), | |
037e8744 | 19643 | |
21d799b5 NC |
19644 | nCEF(vadd, _vadd, 3, (RNSDQ, oRNSDQ, RNSDQ), neon_addsub_if_i), |
19645 | nCEF(vsub, _vsub, 3, (RNSDQ, oRNSDQ, RNSDQ), neon_addsub_if_i), | |
037e8744 JB |
19646 | |
19647 | NCEF(vabs, 1b10300, 2, (RNSDQ, RNSDQ), neon_abs_neg), | |
19648 | NCEF(vneg, 1b10380, 2, (RNSDQ, RNSDQ), neon_abs_neg), | |
19649 | ||
55881a11 MGD |
19650 | NCE(vldm, c900b00, 2, (RRnpctw, VRSDLST), neon_ldm_stm), |
19651 | NCE(vldmia, c900b00, 2, (RRnpctw, VRSDLST), neon_ldm_stm), | |
19652 | NCE(vldmdb, d100b00, 2, (RRnpctw, VRSDLST), neon_ldm_stm), | |
19653 | NCE(vstm, c800b00, 2, (RRnpctw, VRSDLST), neon_ldm_stm), | |
19654 | NCE(vstmia, c800b00, 2, (RRnpctw, VRSDLST), neon_ldm_stm), | |
19655 | NCE(vstmdb, d000b00, 2, (RRnpctw, VRSDLST), neon_ldm_stm), | |
4962c51a MS |
19656 | NCE(vldr, d100b00, 2, (RVSD, ADDRGLDC), neon_ldr_str), |
19657 | NCE(vstr, d000b00, 2, (RVSD, ADDRGLDC), neon_ldr_str), | |
037e8744 | 19658 | |
5f1af56b | 19659 | nCEF(vcvt, _vcvt, 3, (RNSDQ, RNSDQ, oI32z), neon_cvt), |
e3e535bc | 19660 | nCEF(vcvtr, _vcvt, 2, (RNSDQ, RNSDQ), neon_cvtr), |
c70a8987 MGD |
19661 | NCEF(vcvtb, eb20a40, 2, (RVSD, RVSD), neon_cvtb), |
19662 | NCEF(vcvtt, eb20a40, 2, (RVSD, RVSD), neon_cvtt), | |
f31fef98 | 19663 | |
037e8744 JB |
19664 | |
19665 | /* NOTE: All VMOV encoding is special-cased! */ | |
19666 | NCE(vmov, 0, 1, (VMOV), neon_mov), | |
19667 | NCE(vmovq, 0, 1, (VMOV), neon_mov), | |
19668 | ||
c921be7d NC |
19669 | #undef THUMB_VARIANT |
19670 | #define THUMB_VARIANT & fpu_neon_ext_v1 | |
19671 | #undef ARM_VARIANT | |
19672 | #define ARM_VARIANT & fpu_neon_ext_v1 | |
19673 | ||
5287ad62 JB |
19674 | /* Data processing with three registers of the same length. */ |
19675 | /* integer ops, valid types S8 S16 S32 U8 U16 U32. */ | |
19676 | NUF(vaba, 0000710, 3, (RNDQ, RNDQ, RNDQ), neon_dyadic_i_su), | |
19677 | NUF(vabaq, 0000710, 3, (RNQ, RNQ, RNQ), neon_dyadic_i_su), | |
19678 | NUF(vhadd, 0000000, 3, (RNDQ, oRNDQ, RNDQ), neon_dyadic_i_su), | |
19679 | NUF(vhaddq, 0000000, 3, (RNQ, oRNQ, RNQ), neon_dyadic_i_su), | |
19680 | NUF(vrhadd, 0000100, 3, (RNDQ, oRNDQ, RNDQ), neon_dyadic_i_su), | |
19681 | NUF(vrhaddq, 0000100, 3, (RNQ, oRNQ, RNQ), neon_dyadic_i_su), | |
19682 | NUF(vhsub, 0000200, 3, (RNDQ, oRNDQ, RNDQ), neon_dyadic_i_su), | |
19683 | NUF(vhsubq, 0000200, 3, (RNQ, oRNQ, RNQ), neon_dyadic_i_su), | |
19684 | /* integer ops, valid types S8 S16 S32 S64 U8 U16 U32 U64. */ | |
19685 | NUF(vqadd, 0000010, 3, (RNDQ, oRNDQ, RNDQ), neon_dyadic_i64_su), | |
19686 | NUF(vqaddq, 0000010, 3, (RNQ, oRNQ, RNQ), neon_dyadic_i64_su), | |
19687 | NUF(vqsub, 0000210, 3, (RNDQ, oRNDQ, RNDQ), neon_dyadic_i64_su), | |
19688 | NUF(vqsubq, 0000210, 3, (RNQ, oRNQ, RNQ), neon_dyadic_i64_su), | |
627907b7 JB |
19689 | NUF(vrshl, 0000500, 3, (RNDQ, oRNDQ, RNDQ), neon_rshl), |
19690 | NUF(vrshlq, 0000500, 3, (RNQ, oRNQ, RNQ), neon_rshl), | |
19691 | NUF(vqrshl, 0000510, 3, (RNDQ, oRNDQ, RNDQ), neon_rshl), | |
19692 | NUF(vqrshlq, 0000510, 3, (RNQ, oRNQ, RNQ), neon_rshl), | |
5287ad62 JB |
19693 | /* If not immediate, fall back to neon_dyadic_i64_su. |
19694 | shl_imm should accept I8 I16 I32 I64, | |
19695 | qshl_imm should accept S8 S16 S32 S64 U8 U16 U32 U64. */ | |
21d799b5 NC |
19696 | nUF(vshl, _vshl, 3, (RNDQ, oRNDQ, RNDQ_I63b), neon_shl_imm), |
19697 | nUF(vshlq, _vshl, 3, (RNQ, oRNQ, RNDQ_I63b), neon_shl_imm), | |
19698 | nUF(vqshl, _vqshl, 3, (RNDQ, oRNDQ, RNDQ_I63b), neon_qshl_imm), | |
19699 | nUF(vqshlq, _vqshl, 3, (RNQ, oRNQ, RNDQ_I63b), neon_qshl_imm), | |
5287ad62 | 19700 | /* Logic ops, types optional & ignored. */ |
4316f0d2 DG |
19701 | nUF(vand, _vand, 3, (RNDQ, oRNDQ, RNDQ_Ibig), neon_logic), |
19702 | nUF(vandq, _vand, 3, (RNQ, oRNQ, RNDQ_Ibig), neon_logic), | |
19703 | nUF(vbic, _vbic, 3, (RNDQ, oRNDQ, RNDQ_Ibig), neon_logic), | |
19704 | nUF(vbicq, _vbic, 3, (RNQ, oRNQ, RNDQ_Ibig), neon_logic), | |
19705 | nUF(vorr, _vorr, 3, (RNDQ, oRNDQ, RNDQ_Ibig), neon_logic), | |
19706 | nUF(vorrq, _vorr, 3, (RNQ, oRNQ, RNDQ_Ibig), neon_logic), | |
19707 | nUF(vorn, _vorn, 3, (RNDQ, oRNDQ, RNDQ_Ibig), neon_logic), | |
19708 | nUF(vornq, _vorn, 3, (RNQ, oRNQ, RNDQ_Ibig), neon_logic), | |
19709 | nUF(veor, _veor, 3, (RNDQ, oRNDQ, RNDQ), neon_logic), | |
19710 | nUF(veorq, _veor, 3, (RNQ, oRNQ, RNQ), neon_logic), | |
5287ad62 JB |
19711 | /* Bitfield ops, untyped. */ |
19712 | NUF(vbsl, 1100110, 3, (RNDQ, RNDQ, RNDQ), neon_bitfield), | |
19713 | NUF(vbslq, 1100110, 3, (RNQ, RNQ, RNQ), neon_bitfield), | |
19714 | NUF(vbit, 1200110, 3, (RNDQ, RNDQ, RNDQ), neon_bitfield), | |
19715 | NUF(vbitq, 1200110, 3, (RNQ, RNQ, RNQ), neon_bitfield), | |
19716 | NUF(vbif, 1300110, 3, (RNDQ, RNDQ, RNDQ), neon_bitfield), | |
19717 | NUF(vbifq, 1300110, 3, (RNQ, RNQ, RNQ), neon_bitfield), | |
19718 | /* Int and float variants, types S8 S16 S32 U8 U16 U32 F32. */ | |
21d799b5 NC |
19719 | nUF(vabd, _vabd, 3, (RNDQ, oRNDQ, RNDQ), neon_dyadic_if_su), |
19720 | nUF(vabdq, _vabd, 3, (RNQ, oRNQ, RNQ), neon_dyadic_if_su), | |
19721 | nUF(vmax, _vmax, 3, (RNDQ, oRNDQ, RNDQ), neon_dyadic_if_su), | |
19722 | nUF(vmaxq, _vmax, 3, (RNQ, oRNQ, RNQ), neon_dyadic_if_su), | |
19723 | nUF(vmin, _vmin, 3, (RNDQ, oRNDQ, RNDQ), neon_dyadic_if_su), | |
19724 | nUF(vminq, _vmin, 3, (RNQ, oRNQ, RNQ), neon_dyadic_if_su), | |
5287ad62 JB |
19725 | /* Comparisons. Types S8 S16 S32 U8 U16 U32 F32. Non-immediate versions fall |
19726 | back to neon_dyadic_if_su. */ | |
21d799b5 NC |
19727 | nUF(vcge, _vcge, 3, (RNDQ, oRNDQ, RNDQ_I0), neon_cmp), |
19728 | nUF(vcgeq, _vcge, 3, (RNQ, oRNQ, RNDQ_I0), neon_cmp), | |
19729 | nUF(vcgt, _vcgt, 3, (RNDQ, oRNDQ, RNDQ_I0), neon_cmp), | |
19730 | nUF(vcgtq, _vcgt, 3, (RNQ, oRNQ, RNDQ_I0), neon_cmp), | |
19731 | nUF(vclt, _vclt, 3, (RNDQ, oRNDQ, RNDQ_I0), neon_cmp_inv), | |
19732 | nUF(vcltq, _vclt, 3, (RNQ, oRNQ, RNDQ_I0), neon_cmp_inv), | |
19733 | nUF(vcle, _vcle, 3, (RNDQ, oRNDQ, RNDQ_I0), neon_cmp_inv), | |
19734 | nUF(vcleq, _vcle, 3, (RNQ, oRNQ, RNDQ_I0), neon_cmp_inv), | |
428e3f1f | 19735 | /* Comparison. Type I8 I16 I32 F32. */ |
21d799b5 NC |
19736 | nUF(vceq, _vceq, 3, (RNDQ, oRNDQ, RNDQ_I0), neon_ceq), |
19737 | nUF(vceqq, _vceq, 3, (RNQ, oRNQ, RNDQ_I0), neon_ceq), | |
5287ad62 | 19738 | /* As above, D registers only. */ |
21d799b5 NC |
19739 | nUF(vpmax, _vpmax, 3, (RND, oRND, RND), neon_dyadic_if_su_d), |
19740 | nUF(vpmin, _vpmin, 3, (RND, oRND, RND), neon_dyadic_if_su_d), | |
5287ad62 | 19741 | /* Int and float variants, signedness unimportant. */ |
21d799b5 NC |
19742 | nUF(vmlaq, _vmla, 3, (RNQ, oRNQ, RNDQ_RNSC), neon_mac_maybe_scalar), |
19743 | nUF(vmlsq, _vmls, 3, (RNQ, oRNQ, RNDQ_RNSC), neon_mac_maybe_scalar), | |
19744 | nUF(vpadd, _vpadd, 3, (RND, oRND, RND), neon_dyadic_if_i_d), | |
5287ad62 | 19745 | /* Add/sub take types I8 I16 I32 I64 F32. */ |
21d799b5 NC |
19746 | nUF(vaddq, _vadd, 3, (RNQ, oRNQ, RNQ), neon_addsub_if_i), |
19747 | nUF(vsubq, _vsub, 3, (RNQ, oRNQ, RNQ), neon_addsub_if_i), | |
5287ad62 JB |
19748 | /* vtst takes sizes 8, 16, 32. */ |
19749 | NUF(vtst, 0000810, 3, (RNDQ, oRNDQ, RNDQ), neon_tst), | |
19750 | NUF(vtstq, 0000810, 3, (RNQ, oRNQ, RNQ), neon_tst), | |
19751 | /* VMUL takes I8 I16 I32 F32 P8. */ | |
21d799b5 | 19752 | nUF(vmulq, _vmul, 3, (RNQ, oRNQ, RNDQ_RNSC), neon_mul), |
5287ad62 | 19753 | /* VQD{R}MULH takes S16 S32. */ |
21d799b5 NC |
19754 | nUF(vqdmulh, _vqdmulh, 3, (RNDQ, oRNDQ, RNDQ_RNSC), neon_qdmulh), |
19755 | nUF(vqdmulhq, _vqdmulh, 3, (RNQ, oRNQ, RNDQ_RNSC), neon_qdmulh), | |
19756 | nUF(vqrdmulh, _vqrdmulh, 3, (RNDQ, oRNDQ, RNDQ_RNSC), neon_qdmulh), | |
19757 | nUF(vqrdmulhq, _vqrdmulh, 3, (RNQ, oRNQ, RNDQ_RNSC), neon_qdmulh), | |
5287ad62 JB |
19758 | NUF(vacge, 0000e10, 3, (RNDQ, oRNDQ, RNDQ), neon_fcmp_absolute), |
19759 | NUF(vacgeq, 0000e10, 3, (RNQ, oRNQ, RNQ), neon_fcmp_absolute), | |
19760 | NUF(vacgt, 0200e10, 3, (RNDQ, oRNDQ, RNDQ), neon_fcmp_absolute), | |
19761 | NUF(vacgtq, 0200e10, 3, (RNQ, oRNQ, RNQ), neon_fcmp_absolute), | |
92559b5b PB |
19762 | NUF(vaclt, 0200e10, 3, (RNDQ, oRNDQ, RNDQ), neon_fcmp_absolute_inv), |
19763 | NUF(vacltq, 0200e10, 3, (RNQ, oRNQ, RNQ), neon_fcmp_absolute_inv), | |
19764 | NUF(vacle, 0000e10, 3, (RNDQ, oRNDQ, RNDQ), neon_fcmp_absolute_inv), | |
19765 | NUF(vacleq, 0000e10, 3, (RNQ, oRNQ, RNQ), neon_fcmp_absolute_inv), | |
5287ad62 JB |
19766 | NUF(vrecps, 0000f10, 3, (RNDQ, oRNDQ, RNDQ), neon_step), |
19767 | NUF(vrecpsq, 0000f10, 3, (RNQ, oRNQ, RNQ), neon_step), | |
19768 | NUF(vrsqrts, 0200f10, 3, (RNDQ, oRNDQ, RNDQ), neon_step), | |
19769 | NUF(vrsqrtsq, 0200f10, 3, (RNQ, oRNQ, RNQ), neon_step), | |
19770 | ||
19771 | /* Two address, int/float. Types S8 S16 S32 F32. */ | |
5287ad62 | 19772 | NUF(vabsq, 1b10300, 2, (RNQ, RNQ), neon_abs_neg), |
5287ad62 JB |
19773 | NUF(vnegq, 1b10380, 2, (RNQ, RNQ), neon_abs_neg), |
19774 | ||
19775 | /* Data processing with two registers and a shift amount. */ | |
19776 | /* Right shifts, and variants with rounding. | |
19777 | Types accepted S8 S16 S32 S64 U8 U16 U32 U64. */ | |
19778 | NUF(vshr, 0800010, 3, (RNDQ, oRNDQ, I64z), neon_rshift_round_imm), | |
19779 | NUF(vshrq, 0800010, 3, (RNQ, oRNQ, I64z), neon_rshift_round_imm), | |
19780 | NUF(vrshr, 0800210, 3, (RNDQ, oRNDQ, I64z), neon_rshift_round_imm), | |
19781 | NUF(vrshrq, 0800210, 3, (RNQ, oRNQ, I64z), neon_rshift_round_imm), | |
19782 | NUF(vsra, 0800110, 3, (RNDQ, oRNDQ, I64), neon_rshift_round_imm), | |
19783 | NUF(vsraq, 0800110, 3, (RNQ, oRNQ, I64), neon_rshift_round_imm), | |
19784 | NUF(vrsra, 0800310, 3, (RNDQ, oRNDQ, I64), neon_rshift_round_imm), | |
19785 | NUF(vrsraq, 0800310, 3, (RNQ, oRNQ, I64), neon_rshift_round_imm), | |
19786 | /* Shift and insert. Sizes accepted 8 16 32 64. */ | |
19787 | NUF(vsli, 1800510, 3, (RNDQ, oRNDQ, I63), neon_sli), | |
19788 | NUF(vsliq, 1800510, 3, (RNQ, oRNQ, I63), neon_sli), | |
19789 | NUF(vsri, 1800410, 3, (RNDQ, oRNDQ, I64), neon_sri), | |
19790 | NUF(vsriq, 1800410, 3, (RNQ, oRNQ, I64), neon_sri), | |
19791 | /* QSHL{U} immediate accepts S8 S16 S32 S64 U8 U16 U32 U64. */ | |
19792 | NUF(vqshlu, 1800610, 3, (RNDQ, oRNDQ, I63), neon_qshlu_imm), | |
19793 | NUF(vqshluq, 1800610, 3, (RNQ, oRNQ, I63), neon_qshlu_imm), | |
19794 | /* Right shift immediate, saturating & narrowing, with rounding variants. | |
19795 | Types accepted S16 S32 S64 U16 U32 U64. */ | |
19796 | NUF(vqshrn, 0800910, 3, (RND, RNQ, I32z), neon_rshift_sat_narrow), | |
19797 | NUF(vqrshrn, 0800950, 3, (RND, RNQ, I32z), neon_rshift_sat_narrow), | |
19798 | /* As above, unsigned. Types accepted S16 S32 S64. */ | |
19799 | NUF(vqshrun, 0800810, 3, (RND, RNQ, I32z), neon_rshift_sat_narrow_u), | |
19800 | NUF(vqrshrun, 0800850, 3, (RND, RNQ, I32z), neon_rshift_sat_narrow_u), | |
19801 | /* Right shift narrowing. Types accepted I16 I32 I64. */ | |
19802 | NUF(vshrn, 0800810, 3, (RND, RNQ, I32z), neon_rshift_narrow), | |
19803 | NUF(vrshrn, 0800850, 3, (RND, RNQ, I32z), neon_rshift_narrow), | |
19804 | /* Special case. Types S8 S16 S32 U8 U16 U32. Handles max shift variant. */ | |
21d799b5 | 19805 | nUF(vshll, _vshll, 3, (RNQ, RND, I32), neon_shll), |
5287ad62 | 19806 | /* CVT with optional immediate for fixed-point variant. */ |
21d799b5 | 19807 | nUF(vcvtq, _vcvt, 3, (RNQ, RNQ, oI32b), neon_cvt), |
b7fc2769 | 19808 | |
4316f0d2 DG |
19809 | nUF(vmvn, _vmvn, 2, (RNDQ, RNDQ_Ibig), neon_mvn), |
19810 | nUF(vmvnq, _vmvn, 2, (RNQ, RNDQ_Ibig), neon_mvn), | |
5287ad62 JB |
19811 | |
19812 | /* Data processing, three registers of different lengths. */ | |
19813 | /* Dyadic, long insns. Types S8 S16 S32 U8 U16 U32. */ | |
19814 | NUF(vabal, 0800500, 3, (RNQ, RND, RND), neon_abal), | |
19815 | NUF(vabdl, 0800700, 3, (RNQ, RND, RND), neon_dyadic_long), | |
19816 | NUF(vaddl, 0800000, 3, (RNQ, RND, RND), neon_dyadic_long), | |
19817 | NUF(vsubl, 0800200, 3, (RNQ, RND, RND), neon_dyadic_long), | |
19818 | /* If not scalar, fall back to neon_dyadic_long. | |
19819 | Vector types as above, scalar types S16 S32 U16 U32. */ | |
21d799b5 NC |
19820 | nUF(vmlal, _vmlal, 3, (RNQ, RND, RND_RNSC), neon_mac_maybe_scalar_long), |
19821 | nUF(vmlsl, _vmlsl, 3, (RNQ, RND, RND_RNSC), neon_mac_maybe_scalar_long), | |
5287ad62 JB |
19822 | /* Dyadic, widening insns. Types S8 S16 S32 U8 U16 U32. */ |
19823 | NUF(vaddw, 0800100, 3, (RNQ, oRNQ, RND), neon_dyadic_wide), | |
19824 | NUF(vsubw, 0800300, 3, (RNQ, oRNQ, RND), neon_dyadic_wide), | |
19825 | /* Dyadic, narrowing insns. Types I16 I32 I64. */ | |
19826 | NUF(vaddhn, 0800400, 3, (RND, RNQ, RNQ), neon_dyadic_narrow), | |
19827 | NUF(vraddhn, 1800400, 3, (RND, RNQ, RNQ), neon_dyadic_narrow), | |
19828 | NUF(vsubhn, 0800600, 3, (RND, RNQ, RNQ), neon_dyadic_narrow), | |
19829 | NUF(vrsubhn, 1800600, 3, (RND, RNQ, RNQ), neon_dyadic_narrow), | |
19830 | /* Saturating doubling multiplies. Types S16 S32. */ | |
21d799b5 NC |
19831 | nUF(vqdmlal, _vqdmlal, 3, (RNQ, RND, RND_RNSC), neon_mul_sat_scalar_long), |
19832 | nUF(vqdmlsl, _vqdmlsl, 3, (RNQ, RND, RND_RNSC), neon_mul_sat_scalar_long), | |
19833 | nUF(vqdmull, _vqdmull, 3, (RNQ, RND, RND_RNSC), neon_mul_sat_scalar_long), | |
5287ad62 JB |
19834 | /* VMULL. Vector types S8 S16 S32 U8 U16 U32 P8, scalar types |
19835 | S16 S32 U16 U32. */ | |
21d799b5 | 19836 | nUF(vmull, _vmull, 3, (RNQ, RND, RND_RNSC), neon_vmull), |
5287ad62 JB |
19837 | |
19838 | /* Extract. Size 8. */ | |
3b8d421e PB |
19839 | NUF(vext, 0b00000, 4, (RNDQ, oRNDQ, RNDQ, I15), neon_ext), |
19840 | NUF(vextq, 0b00000, 4, (RNQ, oRNQ, RNQ, I15), neon_ext), | |
5287ad62 JB |
19841 | |
19842 | /* Two registers, miscellaneous. */ | |
19843 | /* Reverse. Sizes 8 16 32 (must be < size in opcode). */ | |
19844 | NUF(vrev64, 1b00000, 2, (RNDQ, RNDQ), neon_rev), | |
19845 | NUF(vrev64q, 1b00000, 2, (RNQ, RNQ), neon_rev), | |
19846 | NUF(vrev32, 1b00080, 2, (RNDQ, RNDQ), neon_rev), | |
19847 | NUF(vrev32q, 1b00080, 2, (RNQ, RNQ), neon_rev), | |
19848 | NUF(vrev16, 1b00100, 2, (RNDQ, RNDQ), neon_rev), | |
19849 | NUF(vrev16q, 1b00100, 2, (RNQ, RNQ), neon_rev), | |
19850 | /* Vector replicate. Sizes 8 16 32. */ | |
21d799b5 NC |
19851 | nCE(vdup, _vdup, 2, (RNDQ, RR_RNSC), neon_dup), |
19852 | nCE(vdupq, _vdup, 2, (RNQ, RR_RNSC), neon_dup), | |
5287ad62 JB |
19853 | /* VMOVL. Types S8 S16 S32 U8 U16 U32. */ |
19854 | NUF(vmovl, 0800a10, 2, (RNQ, RND), neon_movl), | |
19855 | /* VMOVN. Types I16 I32 I64. */ | |
21d799b5 | 19856 | nUF(vmovn, _vmovn, 2, (RND, RNQ), neon_movn), |
5287ad62 | 19857 | /* VQMOVN. Types S16 S32 S64 U16 U32 U64. */ |
21d799b5 | 19858 | nUF(vqmovn, _vqmovn, 2, (RND, RNQ), neon_qmovn), |
5287ad62 | 19859 | /* VQMOVUN. Types S16 S32 S64. */ |
21d799b5 | 19860 | nUF(vqmovun, _vqmovun, 2, (RND, RNQ), neon_qmovun), |
5287ad62 JB |
19861 | /* VZIP / VUZP. Sizes 8 16 32. */ |
19862 | NUF(vzip, 1b20180, 2, (RNDQ, RNDQ), neon_zip_uzp), | |
19863 | NUF(vzipq, 1b20180, 2, (RNQ, RNQ), neon_zip_uzp), | |
19864 | NUF(vuzp, 1b20100, 2, (RNDQ, RNDQ), neon_zip_uzp), | |
19865 | NUF(vuzpq, 1b20100, 2, (RNQ, RNQ), neon_zip_uzp), | |
19866 | /* VQABS / VQNEG. Types S8 S16 S32. */ | |
19867 | NUF(vqabs, 1b00700, 2, (RNDQ, RNDQ), neon_sat_abs_neg), | |
19868 | NUF(vqabsq, 1b00700, 2, (RNQ, RNQ), neon_sat_abs_neg), | |
19869 | NUF(vqneg, 1b00780, 2, (RNDQ, RNDQ), neon_sat_abs_neg), | |
19870 | NUF(vqnegq, 1b00780, 2, (RNQ, RNQ), neon_sat_abs_neg), | |
19871 | /* Pairwise, lengthening. Types S8 S16 S32 U8 U16 U32. */ | |
19872 | NUF(vpadal, 1b00600, 2, (RNDQ, RNDQ), neon_pair_long), | |
19873 | NUF(vpadalq, 1b00600, 2, (RNQ, RNQ), neon_pair_long), | |
19874 | NUF(vpaddl, 1b00200, 2, (RNDQ, RNDQ), neon_pair_long), | |
19875 | NUF(vpaddlq, 1b00200, 2, (RNQ, RNQ), neon_pair_long), | |
19876 | /* Reciprocal estimates. Types U32 F32. */ | |
19877 | NUF(vrecpe, 1b30400, 2, (RNDQ, RNDQ), neon_recip_est), | |
19878 | NUF(vrecpeq, 1b30400, 2, (RNQ, RNQ), neon_recip_est), | |
19879 | NUF(vrsqrte, 1b30480, 2, (RNDQ, RNDQ), neon_recip_est), | |
19880 | NUF(vrsqrteq, 1b30480, 2, (RNQ, RNQ), neon_recip_est), | |
19881 | /* VCLS. Types S8 S16 S32. */ | |
19882 | NUF(vcls, 1b00400, 2, (RNDQ, RNDQ), neon_cls), | |
19883 | NUF(vclsq, 1b00400, 2, (RNQ, RNQ), neon_cls), | |
19884 | /* VCLZ. Types I8 I16 I32. */ | |
19885 | NUF(vclz, 1b00480, 2, (RNDQ, RNDQ), neon_clz), | |
19886 | NUF(vclzq, 1b00480, 2, (RNQ, RNQ), neon_clz), | |
19887 | /* VCNT. Size 8. */ | |
19888 | NUF(vcnt, 1b00500, 2, (RNDQ, RNDQ), neon_cnt), | |
19889 | NUF(vcntq, 1b00500, 2, (RNQ, RNQ), neon_cnt), | |
19890 | /* Two address, untyped. */ | |
19891 | NUF(vswp, 1b20000, 2, (RNDQ, RNDQ), neon_swp), | |
19892 | NUF(vswpq, 1b20000, 2, (RNQ, RNQ), neon_swp), | |
19893 | /* VTRN. Sizes 8 16 32. */ | |
21d799b5 NC |
19894 | nUF(vtrn, _vtrn, 2, (RNDQ, RNDQ), neon_trn), |
19895 | nUF(vtrnq, _vtrn, 2, (RNQ, RNQ), neon_trn), | |
5287ad62 JB |
19896 | |
19897 | /* Table lookup. Size 8. */ | |
19898 | NUF(vtbl, 1b00800, 3, (RND, NRDLST, RND), neon_tbl_tbx), | |
19899 | NUF(vtbx, 1b00840, 3, (RND, NRDLST, RND), neon_tbl_tbx), | |
19900 | ||
c921be7d NC |
19901 | #undef THUMB_VARIANT |
19902 | #define THUMB_VARIANT & fpu_vfp_v3_or_neon_ext | |
19903 | #undef ARM_VARIANT | |
19904 | #define ARM_VARIANT & fpu_vfp_v3_or_neon_ext | |
19905 | ||
5287ad62 | 19906 | /* Neon element/structure load/store. */ |
21d799b5 NC |
19907 | nUF(vld1, _vld1, 2, (NSTRLST, ADDR), neon_ldx_stx), |
19908 | nUF(vst1, _vst1, 2, (NSTRLST, ADDR), neon_ldx_stx), | |
19909 | nUF(vld2, _vld2, 2, (NSTRLST, ADDR), neon_ldx_stx), | |
19910 | nUF(vst2, _vst2, 2, (NSTRLST, ADDR), neon_ldx_stx), | |
19911 | nUF(vld3, _vld3, 2, (NSTRLST, ADDR), neon_ldx_stx), | |
19912 | nUF(vst3, _vst3, 2, (NSTRLST, ADDR), neon_ldx_stx), | |
19913 | nUF(vld4, _vld4, 2, (NSTRLST, ADDR), neon_ldx_stx), | |
19914 | nUF(vst4, _vst4, 2, (NSTRLST, ADDR), neon_ldx_stx), | |
5287ad62 | 19915 | |
c921be7d | 19916 | #undef THUMB_VARIANT |
74db7efb NC |
19917 | #define THUMB_VARIANT & fpu_vfp_ext_v3xd |
19918 | #undef ARM_VARIANT | |
19919 | #define ARM_VARIANT & fpu_vfp_ext_v3xd | |
62f3b8c8 PB |
19920 | cCE("fconsts", eb00a00, 2, (RVS, I255), vfp_sp_const), |
19921 | cCE("fshtos", eba0a40, 2, (RVS, I16z), vfp_sp_conv_16), | |
19922 | cCE("fsltos", eba0ac0, 2, (RVS, I32), vfp_sp_conv_32), | |
19923 | cCE("fuhtos", ebb0a40, 2, (RVS, I16z), vfp_sp_conv_16), | |
19924 | cCE("fultos", ebb0ac0, 2, (RVS, I32), vfp_sp_conv_32), | |
19925 | cCE("ftoshs", ebe0a40, 2, (RVS, I16z), vfp_sp_conv_16), | |
19926 | cCE("ftosls", ebe0ac0, 2, (RVS, I32), vfp_sp_conv_32), | |
19927 | cCE("ftouhs", ebf0a40, 2, (RVS, I16z), vfp_sp_conv_16), | |
19928 | cCE("ftouls", ebf0ac0, 2, (RVS, I32), vfp_sp_conv_32), | |
19929 | ||
74db7efb | 19930 | #undef THUMB_VARIANT |
c921be7d NC |
19931 | #define THUMB_VARIANT & fpu_vfp_ext_v3 |
19932 | #undef ARM_VARIANT | |
19933 | #define ARM_VARIANT & fpu_vfp_ext_v3 | |
19934 | ||
21d799b5 | 19935 | cCE("fconstd", eb00b00, 2, (RVD, I255), vfp_dp_const), |
21d799b5 | 19936 | cCE("fshtod", eba0b40, 2, (RVD, I16z), vfp_dp_conv_16), |
21d799b5 | 19937 | cCE("fsltod", eba0bc0, 2, (RVD, I32), vfp_dp_conv_32), |
21d799b5 | 19938 | cCE("fuhtod", ebb0b40, 2, (RVD, I16z), vfp_dp_conv_16), |
21d799b5 | 19939 | cCE("fultod", ebb0bc0, 2, (RVD, I32), vfp_dp_conv_32), |
21d799b5 | 19940 | cCE("ftoshd", ebe0b40, 2, (RVD, I16z), vfp_dp_conv_16), |
21d799b5 | 19941 | cCE("ftosld", ebe0bc0, 2, (RVD, I32), vfp_dp_conv_32), |
21d799b5 | 19942 | cCE("ftouhd", ebf0b40, 2, (RVD, I16z), vfp_dp_conv_16), |
21d799b5 | 19943 | cCE("ftould", ebf0bc0, 2, (RVD, I32), vfp_dp_conv_32), |
c19d1205 | 19944 | |
74db7efb NC |
19945 | #undef ARM_VARIANT |
19946 | #define ARM_VARIANT & fpu_vfp_ext_fma | |
19947 | #undef THUMB_VARIANT | |
19948 | #define THUMB_VARIANT & fpu_vfp_ext_fma | |
62f3b8c8 PB |
19949 | /* Mnemonics shared by Neon and VFP. These are included in the |
19950 | VFP FMA variant; NEON and VFP FMA always includes the NEON | |
19951 | FMA instructions. */ | |
19952 | nCEF(vfma, _vfma, 3, (RNSDQ, oRNSDQ, RNSDQ), neon_fmac), | |
19953 | nCEF(vfms, _vfms, 3, (RNSDQ, oRNSDQ, RNSDQ), neon_fmac), | |
19954 | /* ffmas/ffmad/ffmss/ffmsd are dummy mnemonics to satisfy gas; | |
19955 | the v form should always be used. */ | |
19956 | cCE("ffmas", ea00a00, 3, (RVS, RVS, RVS), vfp_sp_dyadic), | |
19957 | cCE("ffnmas", ea00a40, 3, (RVS, RVS, RVS), vfp_sp_dyadic), | |
19958 | cCE("ffmad", ea00b00, 3, (RVD, RVD, RVD), vfp_dp_rd_rn_rm), | |
19959 | cCE("ffnmad", ea00b40, 3, (RVD, RVD, RVD), vfp_dp_rd_rn_rm), | |
19960 | nCE(vfnma, _vfnma, 3, (RVSD, RVSD, RVSD), vfp_nsyn_nmul), | |
19961 | nCE(vfnms, _vfnms, 3, (RVSD, RVSD, RVSD), vfp_nsyn_nmul), | |
19962 | ||
5287ad62 | 19963 | #undef THUMB_VARIANT |
c921be7d NC |
19964 | #undef ARM_VARIANT |
19965 | #define ARM_VARIANT & arm_cext_xscale /* Intel XScale extensions. */ | |
19966 | ||
21d799b5 NC |
19967 | cCE("mia", e200010, 3, (RXA, RRnpc, RRnpc), xsc_mia), |
19968 | cCE("miaph", e280010, 3, (RXA, RRnpc, RRnpc), xsc_mia), | |
19969 | cCE("miabb", e2c0010, 3, (RXA, RRnpc, RRnpc), xsc_mia), | |
19970 | cCE("miabt", e2d0010, 3, (RXA, RRnpc, RRnpc), xsc_mia), | |
19971 | cCE("miatb", e2e0010, 3, (RXA, RRnpc, RRnpc), xsc_mia), | |
19972 | cCE("miatt", e2f0010, 3, (RXA, RRnpc, RRnpc), xsc_mia), | |
19973 | cCE("mar", c400000, 3, (RXA, RRnpc, RRnpc), xsc_mar), | |
19974 | cCE("mra", c500000, 3, (RRnpc, RRnpc, RXA), xsc_mra), | |
c19d1205 | 19975 | |
c921be7d NC |
19976 | #undef ARM_VARIANT |
19977 | #define ARM_VARIANT & arm_cext_iwmmxt /* Intel Wireless MMX technology. */ | |
19978 | ||
21d799b5 NC |
19979 | cCE("tandcb", e13f130, 1, (RR), iwmmxt_tandorc), |
19980 | cCE("tandch", e53f130, 1, (RR), iwmmxt_tandorc), | |
19981 | cCE("tandcw", e93f130, 1, (RR), iwmmxt_tandorc), | |
19982 | cCE("tbcstb", e400010, 2, (RIWR, RR), rn_rd), | |
19983 | cCE("tbcsth", e400050, 2, (RIWR, RR), rn_rd), | |
19984 | cCE("tbcstw", e400090, 2, (RIWR, RR), rn_rd), | |
19985 | cCE("textrcb", e130170, 2, (RR, I7), iwmmxt_textrc), | |
19986 | cCE("textrch", e530170, 2, (RR, I7), iwmmxt_textrc), | |
19987 | cCE("textrcw", e930170, 2, (RR, I7), iwmmxt_textrc), | |
74db7efb NC |
19988 | cCE("textrmub",e100070, 3, (RR, RIWR, I7), iwmmxt_textrm), |
19989 | cCE("textrmuh",e500070, 3, (RR, RIWR, I7), iwmmxt_textrm), | |
19990 | cCE("textrmuw",e900070, 3, (RR, RIWR, I7), iwmmxt_textrm), | |
19991 | cCE("textrmsb",e100078, 3, (RR, RIWR, I7), iwmmxt_textrm), | |
19992 | cCE("textrmsh",e500078, 3, (RR, RIWR, I7), iwmmxt_textrm), | |
19993 | cCE("textrmsw",e900078, 3, (RR, RIWR, I7), iwmmxt_textrm), | |
21d799b5 NC |
19994 | cCE("tinsrb", e600010, 3, (RIWR, RR, I7), iwmmxt_tinsr), |
19995 | cCE("tinsrh", e600050, 3, (RIWR, RR, I7), iwmmxt_tinsr), | |
19996 | cCE("tinsrw", e600090, 3, (RIWR, RR, I7), iwmmxt_tinsr), | |
19997 | cCE("tmcr", e000110, 2, (RIWC_RIWG, RR), rn_rd), | |
19998 | cCE("tmcrr", c400000, 3, (RIWR, RR, RR), rm_rd_rn), | |
19999 | cCE("tmia", e200010, 3, (RIWR, RR, RR), iwmmxt_tmia), | |
20000 | cCE("tmiaph", e280010, 3, (RIWR, RR, RR), iwmmxt_tmia), | |
20001 | cCE("tmiabb", e2c0010, 3, (RIWR, RR, RR), iwmmxt_tmia), | |
20002 | cCE("tmiabt", e2d0010, 3, (RIWR, RR, RR), iwmmxt_tmia), | |
20003 | cCE("tmiatb", e2e0010, 3, (RIWR, RR, RR), iwmmxt_tmia), | |
20004 | cCE("tmiatt", e2f0010, 3, (RIWR, RR, RR), iwmmxt_tmia), | |
74db7efb NC |
20005 | cCE("tmovmskb",e100030, 2, (RR, RIWR), rd_rn), |
20006 | cCE("tmovmskh",e500030, 2, (RR, RIWR), rd_rn), | |
20007 | cCE("tmovmskw",e900030, 2, (RR, RIWR), rd_rn), | |
21d799b5 NC |
20008 | cCE("tmrc", e100110, 2, (RR, RIWC_RIWG), rd_rn), |
20009 | cCE("tmrrc", c500000, 3, (RR, RR, RIWR), rd_rn_rm), | |
20010 | cCE("torcb", e13f150, 1, (RR), iwmmxt_tandorc), | |
20011 | cCE("torch", e53f150, 1, (RR), iwmmxt_tandorc), | |
20012 | cCE("torcw", e93f150, 1, (RR), iwmmxt_tandorc), | |
20013 | cCE("waccb", e0001c0, 2, (RIWR, RIWR), rd_rn), | |
20014 | cCE("wacch", e4001c0, 2, (RIWR, RIWR), rd_rn), | |
20015 | cCE("waccw", e8001c0, 2, (RIWR, RIWR), rd_rn), | |
20016 | cCE("waddbss", e300180, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20017 | cCE("waddb", e000180, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20018 | cCE("waddbus", e100180, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20019 | cCE("waddhss", e700180, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20020 | cCE("waddh", e400180, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20021 | cCE("waddhus", e500180, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20022 | cCE("waddwss", eb00180, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20023 | cCE("waddw", e800180, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20024 | cCE("waddwus", e900180, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20025 | cCE("waligni", e000020, 4, (RIWR, RIWR, RIWR, I7), iwmmxt_waligni), | |
74db7efb NC |
20026 | cCE("walignr0",e800020, 3, (RIWR, RIWR, RIWR), rd_rn_rm), |
20027 | cCE("walignr1",e900020, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20028 | cCE("walignr2",ea00020, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20029 | cCE("walignr3",eb00020, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
21d799b5 NC |
20030 | cCE("wand", e200000, 3, (RIWR, RIWR, RIWR), rd_rn_rm), |
20031 | cCE("wandn", e300000, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20032 | cCE("wavg2b", e800000, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20033 | cCE("wavg2br", e900000, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20034 | cCE("wavg2h", ec00000, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20035 | cCE("wavg2hr", ed00000, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20036 | cCE("wcmpeqb", e000060, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20037 | cCE("wcmpeqh", e400060, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20038 | cCE("wcmpeqw", e800060, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
74db7efb NC |
20039 | cCE("wcmpgtub",e100060, 3, (RIWR, RIWR, RIWR), rd_rn_rm), |
20040 | cCE("wcmpgtuh",e500060, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20041 | cCE("wcmpgtuw",e900060, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20042 | cCE("wcmpgtsb",e300060, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20043 | cCE("wcmpgtsh",e700060, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20044 | cCE("wcmpgtsw",eb00060, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
21d799b5 NC |
20045 | cCE("wldrb", c100000, 2, (RIWR, ADDR), iwmmxt_wldstbh), |
20046 | cCE("wldrh", c500000, 2, (RIWR, ADDR), iwmmxt_wldstbh), | |
20047 | cCE("wldrw", c100100, 2, (RIWR_RIWC, ADDR), iwmmxt_wldstw), | |
20048 | cCE("wldrd", c500100, 2, (RIWR, ADDR), iwmmxt_wldstd), | |
20049 | cCE("wmacs", e600100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20050 | cCE("wmacsz", e700100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20051 | cCE("wmacu", e400100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20052 | cCE("wmacuz", e500100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20053 | cCE("wmadds", ea00100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20054 | cCE("wmaddu", e800100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20055 | cCE("wmaxsb", e200160, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20056 | cCE("wmaxsh", e600160, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20057 | cCE("wmaxsw", ea00160, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20058 | cCE("wmaxub", e000160, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20059 | cCE("wmaxuh", e400160, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20060 | cCE("wmaxuw", e800160, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20061 | cCE("wminsb", e300160, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20062 | cCE("wminsh", e700160, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20063 | cCE("wminsw", eb00160, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20064 | cCE("wminub", e100160, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20065 | cCE("wminuh", e500160, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20066 | cCE("wminuw", e900160, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20067 | cCE("wmov", e000000, 2, (RIWR, RIWR), iwmmxt_wmov), | |
20068 | cCE("wmulsm", e300100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20069 | cCE("wmulsl", e200100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20070 | cCE("wmulum", e100100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20071 | cCE("wmulul", e000100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20072 | cCE("wor", e000000, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
74db7efb NC |
20073 | cCE("wpackhss",e700080, 3, (RIWR, RIWR, RIWR), rd_rn_rm), |
20074 | cCE("wpackhus",e500080, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20075 | cCE("wpackwss",eb00080, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20076 | cCE("wpackwus",e900080, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20077 | cCE("wpackdss",ef00080, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20078 | cCE("wpackdus",ed00080, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
21d799b5 NC |
20079 | cCE("wrorh", e700040, 3, (RIWR, RIWR, RIWR_I32z),iwmmxt_wrwrwr_or_imm5), |
20080 | cCE("wrorhg", e700148, 3, (RIWR, RIWR, RIWG), rd_rn_rm), | |
20081 | cCE("wrorw", eb00040, 3, (RIWR, RIWR, RIWR_I32z),iwmmxt_wrwrwr_or_imm5), | |
20082 | cCE("wrorwg", eb00148, 3, (RIWR, RIWR, RIWG), rd_rn_rm), | |
20083 | cCE("wrord", ef00040, 3, (RIWR, RIWR, RIWR_I32z),iwmmxt_wrwrwr_or_imm5), | |
20084 | cCE("wrordg", ef00148, 3, (RIWR, RIWR, RIWG), rd_rn_rm), | |
20085 | cCE("wsadb", e000120, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20086 | cCE("wsadbz", e100120, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20087 | cCE("wsadh", e400120, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20088 | cCE("wsadhz", e500120, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20089 | cCE("wshufh", e0001e0, 3, (RIWR, RIWR, I255), iwmmxt_wshufh), | |
20090 | cCE("wsllh", e500040, 3, (RIWR, RIWR, RIWR_I32z),iwmmxt_wrwrwr_or_imm5), | |
20091 | cCE("wsllhg", e500148, 3, (RIWR, RIWR, RIWG), rd_rn_rm), | |
20092 | cCE("wsllw", e900040, 3, (RIWR, RIWR, RIWR_I32z),iwmmxt_wrwrwr_or_imm5), | |
20093 | cCE("wsllwg", e900148, 3, (RIWR, RIWR, RIWG), rd_rn_rm), | |
20094 | cCE("wslld", ed00040, 3, (RIWR, RIWR, RIWR_I32z),iwmmxt_wrwrwr_or_imm5), | |
20095 | cCE("wslldg", ed00148, 3, (RIWR, RIWR, RIWG), rd_rn_rm), | |
20096 | cCE("wsrah", e400040, 3, (RIWR, RIWR, RIWR_I32z),iwmmxt_wrwrwr_or_imm5), | |
20097 | cCE("wsrahg", e400148, 3, (RIWR, RIWR, RIWG), rd_rn_rm), | |
20098 | cCE("wsraw", e800040, 3, (RIWR, RIWR, RIWR_I32z),iwmmxt_wrwrwr_or_imm5), | |
20099 | cCE("wsrawg", e800148, 3, (RIWR, RIWR, RIWG), rd_rn_rm), | |
20100 | cCE("wsrad", ec00040, 3, (RIWR, RIWR, RIWR_I32z),iwmmxt_wrwrwr_or_imm5), | |
20101 | cCE("wsradg", ec00148, 3, (RIWR, RIWR, RIWG), rd_rn_rm), | |
20102 | cCE("wsrlh", e600040, 3, (RIWR, RIWR, RIWR_I32z),iwmmxt_wrwrwr_or_imm5), | |
20103 | cCE("wsrlhg", e600148, 3, (RIWR, RIWR, RIWG), rd_rn_rm), | |
20104 | cCE("wsrlw", ea00040, 3, (RIWR, RIWR, RIWR_I32z),iwmmxt_wrwrwr_or_imm5), | |
20105 | cCE("wsrlwg", ea00148, 3, (RIWR, RIWR, RIWG), rd_rn_rm), | |
20106 | cCE("wsrld", ee00040, 3, (RIWR, RIWR, RIWR_I32z),iwmmxt_wrwrwr_or_imm5), | |
20107 | cCE("wsrldg", ee00148, 3, (RIWR, RIWR, RIWG), rd_rn_rm), | |
20108 | cCE("wstrb", c000000, 2, (RIWR, ADDR), iwmmxt_wldstbh), | |
20109 | cCE("wstrh", c400000, 2, (RIWR, ADDR), iwmmxt_wldstbh), | |
20110 | cCE("wstrw", c000100, 2, (RIWR_RIWC, ADDR), iwmmxt_wldstw), | |
20111 | cCE("wstrd", c400100, 2, (RIWR, ADDR), iwmmxt_wldstd), | |
20112 | cCE("wsubbss", e3001a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20113 | cCE("wsubb", e0001a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20114 | cCE("wsubbus", e1001a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20115 | cCE("wsubhss", e7001a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20116 | cCE("wsubh", e4001a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20117 | cCE("wsubhus", e5001a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20118 | cCE("wsubwss", eb001a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20119 | cCE("wsubw", e8001a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20120 | cCE("wsubwus", e9001a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20121 | cCE("wunpckehub",e0000c0, 2, (RIWR, RIWR), rd_rn), | |
20122 | cCE("wunpckehuh",e4000c0, 2, (RIWR, RIWR), rd_rn), | |
20123 | cCE("wunpckehuw",e8000c0, 2, (RIWR, RIWR), rd_rn), | |
20124 | cCE("wunpckehsb",e2000c0, 2, (RIWR, RIWR), rd_rn), | |
20125 | cCE("wunpckehsh",e6000c0, 2, (RIWR, RIWR), rd_rn), | |
20126 | cCE("wunpckehsw",ea000c0, 2, (RIWR, RIWR), rd_rn), | |
20127 | cCE("wunpckihb", e1000c0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20128 | cCE("wunpckihh", e5000c0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20129 | cCE("wunpckihw", e9000c0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20130 | cCE("wunpckelub",e0000e0, 2, (RIWR, RIWR), rd_rn), | |
20131 | cCE("wunpckeluh",e4000e0, 2, (RIWR, RIWR), rd_rn), | |
20132 | cCE("wunpckeluw",e8000e0, 2, (RIWR, RIWR), rd_rn), | |
20133 | cCE("wunpckelsb",e2000e0, 2, (RIWR, RIWR), rd_rn), | |
20134 | cCE("wunpckelsh",e6000e0, 2, (RIWR, RIWR), rd_rn), | |
20135 | cCE("wunpckelsw",ea000e0, 2, (RIWR, RIWR), rd_rn), | |
20136 | cCE("wunpckilb", e1000e0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20137 | cCE("wunpckilh", e5000e0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20138 | cCE("wunpckilw", e9000e0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20139 | cCE("wxor", e100000, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20140 | cCE("wzero", e300000, 1, (RIWR), iwmmxt_wzero), | |
c19d1205 | 20141 | |
c921be7d NC |
20142 | #undef ARM_VARIANT |
20143 | #define ARM_VARIANT & arm_cext_iwmmxt2 /* Intel Wireless MMX technology, version 2. */ | |
20144 | ||
21d799b5 NC |
20145 | cCE("torvscb", e12f190, 1, (RR), iwmmxt_tandorc), |
20146 | cCE("torvsch", e52f190, 1, (RR), iwmmxt_tandorc), | |
20147 | cCE("torvscw", e92f190, 1, (RR), iwmmxt_tandorc), | |
20148 | cCE("wabsb", e2001c0, 2, (RIWR, RIWR), rd_rn), | |
20149 | cCE("wabsh", e6001c0, 2, (RIWR, RIWR), rd_rn), | |
20150 | cCE("wabsw", ea001c0, 2, (RIWR, RIWR), rd_rn), | |
20151 | cCE("wabsdiffb", e1001c0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20152 | cCE("wabsdiffh", e5001c0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20153 | cCE("wabsdiffw", e9001c0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20154 | cCE("waddbhusl", e2001a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20155 | cCE("waddbhusm", e6001a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20156 | cCE("waddhc", e600180, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20157 | cCE("waddwc", ea00180, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20158 | cCE("waddsubhx", ea001a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20159 | cCE("wavg4", e400000, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20160 | cCE("wavg4r", e500000, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20161 | cCE("wmaddsn", ee00100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20162 | cCE("wmaddsx", eb00100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20163 | cCE("wmaddun", ec00100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20164 | cCE("wmaddux", e900100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20165 | cCE("wmerge", e000080, 4, (RIWR, RIWR, RIWR, I7), iwmmxt_wmerge), | |
20166 | cCE("wmiabb", e0000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20167 | cCE("wmiabt", e1000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20168 | cCE("wmiatb", e2000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20169 | cCE("wmiatt", e3000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20170 | cCE("wmiabbn", e4000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20171 | cCE("wmiabtn", e5000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20172 | cCE("wmiatbn", e6000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20173 | cCE("wmiattn", e7000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20174 | cCE("wmiawbb", e800120, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20175 | cCE("wmiawbt", e900120, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20176 | cCE("wmiawtb", ea00120, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20177 | cCE("wmiawtt", eb00120, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20178 | cCE("wmiawbbn", ec00120, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20179 | cCE("wmiawbtn", ed00120, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20180 | cCE("wmiawtbn", ee00120, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20181 | cCE("wmiawttn", ef00120, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20182 | cCE("wmulsmr", ef00100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20183 | cCE("wmulumr", ed00100, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20184 | cCE("wmulwumr", ec000c0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20185 | cCE("wmulwsmr", ee000c0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20186 | cCE("wmulwum", ed000c0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20187 | cCE("wmulwsm", ef000c0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20188 | cCE("wmulwl", eb000c0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20189 | cCE("wqmiabb", e8000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20190 | cCE("wqmiabt", e9000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20191 | cCE("wqmiatb", ea000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20192 | cCE("wqmiatt", eb000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20193 | cCE("wqmiabbn", ec000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20194 | cCE("wqmiabtn", ed000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20195 | cCE("wqmiatbn", ee000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20196 | cCE("wqmiattn", ef000a0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20197 | cCE("wqmulm", e100080, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20198 | cCE("wqmulmr", e300080, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20199 | cCE("wqmulwm", ec000e0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20200 | cCE("wqmulwmr", ee000e0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
20201 | cCE("wsubaddhx", ed001c0, 3, (RIWR, RIWR, RIWR), rd_rn_rm), | |
2d447fca | 20202 | |
c921be7d NC |
20203 | #undef ARM_VARIANT |
20204 | #define ARM_VARIANT & arm_cext_maverick /* Cirrus Maverick instructions. */ | |
20205 | ||
21d799b5 NC |
20206 | cCE("cfldrs", c100400, 2, (RMF, ADDRGLDC), rd_cpaddr), |
20207 | cCE("cfldrd", c500400, 2, (RMD, ADDRGLDC), rd_cpaddr), | |
20208 | cCE("cfldr32", c100500, 2, (RMFX, ADDRGLDC), rd_cpaddr), | |
20209 | cCE("cfldr64", c500500, 2, (RMDX, ADDRGLDC), rd_cpaddr), | |
20210 | cCE("cfstrs", c000400, 2, (RMF, ADDRGLDC), rd_cpaddr), | |
20211 | cCE("cfstrd", c400400, 2, (RMD, ADDRGLDC), rd_cpaddr), | |
20212 | cCE("cfstr32", c000500, 2, (RMFX, ADDRGLDC), rd_cpaddr), | |
20213 | cCE("cfstr64", c400500, 2, (RMDX, ADDRGLDC), rd_cpaddr), | |
20214 | cCE("cfmvsr", e000450, 2, (RMF, RR), rn_rd), | |
20215 | cCE("cfmvrs", e100450, 2, (RR, RMF), rd_rn), | |
20216 | cCE("cfmvdlr", e000410, 2, (RMD, RR), rn_rd), | |
20217 | cCE("cfmvrdl", e100410, 2, (RR, RMD), rd_rn), | |
20218 | cCE("cfmvdhr", e000430, 2, (RMD, RR), rn_rd), | |
20219 | cCE("cfmvrdh", e100430, 2, (RR, RMD), rd_rn), | |
74db7efb NC |
20220 | cCE("cfmv64lr",e000510, 2, (RMDX, RR), rn_rd), |
20221 | cCE("cfmvr64l",e100510, 2, (RR, RMDX), rd_rn), | |
20222 | cCE("cfmv64hr",e000530, 2, (RMDX, RR), rn_rd), | |
20223 | cCE("cfmvr64h",e100530, 2, (RR, RMDX), rd_rn), | |
20224 | cCE("cfmval32",e200440, 2, (RMAX, RMFX), rd_rn), | |
20225 | cCE("cfmv32al",e100440, 2, (RMFX, RMAX), rd_rn), | |
20226 | cCE("cfmvam32",e200460, 2, (RMAX, RMFX), rd_rn), | |
20227 | cCE("cfmv32am",e100460, 2, (RMFX, RMAX), rd_rn), | |
20228 | cCE("cfmvah32",e200480, 2, (RMAX, RMFX), rd_rn), | |
20229 | cCE("cfmv32ah",e100480, 2, (RMFX, RMAX), rd_rn), | |
21d799b5 NC |
20230 | cCE("cfmva32", e2004a0, 2, (RMAX, RMFX), rd_rn), |
20231 | cCE("cfmv32a", e1004a0, 2, (RMFX, RMAX), rd_rn), | |
20232 | cCE("cfmva64", e2004c0, 2, (RMAX, RMDX), rd_rn), | |
20233 | cCE("cfmv64a", e1004c0, 2, (RMDX, RMAX), rd_rn), | |
74db7efb NC |
20234 | cCE("cfmvsc32",e2004e0, 2, (RMDS, RMDX), mav_dspsc), |
20235 | cCE("cfmv32sc",e1004e0, 2, (RMDX, RMDS), rd), | |
21d799b5 NC |
20236 | cCE("cfcpys", e000400, 2, (RMF, RMF), rd_rn), |
20237 | cCE("cfcpyd", e000420, 2, (RMD, RMD), rd_rn), | |
20238 | cCE("cfcvtsd", e000460, 2, (RMD, RMF), rd_rn), | |
20239 | cCE("cfcvtds", e000440, 2, (RMF, RMD), rd_rn), | |
74db7efb NC |
20240 | cCE("cfcvt32s",e000480, 2, (RMF, RMFX), rd_rn), |
20241 | cCE("cfcvt32d",e0004a0, 2, (RMD, RMFX), rd_rn), | |
20242 | cCE("cfcvt64s",e0004c0, 2, (RMF, RMDX), rd_rn), | |
20243 | cCE("cfcvt64d",e0004e0, 2, (RMD, RMDX), rd_rn), | |
20244 | cCE("cfcvts32",e100580, 2, (RMFX, RMF), rd_rn), | |
20245 | cCE("cfcvtd32",e1005a0, 2, (RMFX, RMD), rd_rn), | |
21d799b5 NC |
20246 | cCE("cftruncs32",e1005c0, 2, (RMFX, RMF), rd_rn), |
20247 | cCE("cftruncd32",e1005e0, 2, (RMFX, RMD), rd_rn), | |
74db7efb NC |
20248 | cCE("cfrshl32",e000550, 3, (RMFX, RMFX, RR), mav_triple), |
20249 | cCE("cfrshl64",e000570, 3, (RMDX, RMDX, RR), mav_triple), | |
21d799b5 NC |
20250 | cCE("cfsh32", e000500, 3, (RMFX, RMFX, I63s), mav_shift), |
20251 | cCE("cfsh64", e200500, 3, (RMDX, RMDX, I63s), mav_shift), | |
20252 | cCE("cfcmps", e100490, 3, (RR, RMF, RMF), rd_rn_rm), | |
20253 | cCE("cfcmpd", e1004b0, 3, (RR, RMD, RMD), rd_rn_rm), | |
20254 | cCE("cfcmp32", e100590, 3, (RR, RMFX, RMFX), rd_rn_rm), | |
20255 | cCE("cfcmp64", e1005b0, 3, (RR, RMDX, RMDX), rd_rn_rm), | |
20256 | cCE("cfabss", e300400, 2, (RMF, RMF), rd_rn), | |
20257 | cCE("cfabsd", e300420, 2, (RMD, RMD), rd_rn), | |
20258 | cCE("cfnegs", e300440, 2, (RMF, RMF), rd_rn), | |
20259 | cCE("cfnegd", e300460, 2, (RMD, RMD), rd_rn), | |
20260 | cCE("cfadds", e300480, 3, (RMF, RMF, RMF), rd_rn_rm), | |
20261 | cCE("cfaddd", e3004a0, 3, (RMD, RMD, RMD), rd_rn_rm), | |
20262 | cCE("cfsubs", e3004c0, 3, (RMF, RMF, RMF), rd_rn_rm), | |
20263 | cCE("cfsubd", e3004e0, 3, (RMD, RMD, RMD), rd_rn_rm), | |
20264 | cCE("cfmuls", e100400, 3, (RMF, RMF, RMF), rd_rn_rm), | |
20265 | cCE("cfmuld", e100420, 3, (RMD, RMD, RMD), rd_rn_rm), | |
20266 | cCE("cfabs32", e300500, 2, (RMFX, RMFX), rd_rn), | |
20267 | cCE("cfabs64", e300520, 2, (RMDX, RMDX), rd_rn), | |
20268 | cCE("cfneg32", e300540, 2, (RMFX, RMFX), rd_rn), | |
20269 | cCE("cfneg64", e300560, 2, (RMDX, RMDX), rd_rn), | |
20270 | cCE("cfadd32", e300580, 3, (RMFX, RMFX, RMFX), rd_rn_rm), | |
20271 | cCE("cfadd64", e3005a0, 3, (RMDX, RMDX, RMDX), rd_rn_rm), | |
20272 | cCE("cfsub32", e3005c0, 3, (RMFX, RMFX, RMFX), rd_rn_rm), | |
20273 | cCE("cfsub64", e3005e0, 3, (RMDX, RMDX, RMDX), rd_rn_rm), | |
20274 | cCE("cfmul32", e100500, 3, (RMFX, RMFX, RMFX), rd_rn_rm), | |
20275 | cCE("cfmul64", e100520, 3, (RMDX, RMDX, RMDX), rd_rn_rm), | |
20276 | cCE("cfmac32", e100540, 3, (RMFX, RMFX, RMFX), rd_rn_rm), | |
20277 | cCE("cfmsc32", e100560, 3, (RMFX, RMFX, RMFX), rd_rn_rm), | |
74db7efb NC |
20278 | cCE("cfmadd32",e000600, 4, (RMAX, RMFX, RMFX, RMFX), mav_quad), |
20279 | cCE("cfmsub32",e100600, 4, (RMAX, RMFX, RMFX, RMFX), mav_quad), | |
21d799b5 NC |
20280 | cCE("cfmadda32", e200600, 4, (RMAX, RMAX, RMFX, RMFX), mav_quad), |
20281 | cCE("cfmsuba32", e300600, 4, (RMAX, RMAX, RMFX, RMFX), mav_quad), | |
c19d1205 ZW |
20282 | }; |
20283 | #undef ARM_VARIANT | |
20284 | #undef THUMB_VARIANT | |
20285 | #undef TCE | |
c19d1205 ZW |
20286 | #undef TUE |
20287 | #undef TUF | |
20288 | #undef TCC | |
8f06b2d8 | 20289 | #undef cCE |
e3cb604e PB |
20290 | #undef cCL |
20291 | #undef C3E | |
c19d1205 ZW |
20292 | #undef CE |
20293 | #undef CM | |
20294 | #undef UE | |
20295 | #undef UF | |
20296 | #undef UT | |
5287ad62 JB |
20297 | #undef NUF |
20298 | #undef nUF | |
20299 | #undef NCE | |
20300 | #undef nCE | |
c19d1205 ZW |
20301 | #undef OPS0 |
20302 | #undef OPS1 | |
20303 | #undef OPS2 | |
20304 | #undef OPS3 | |
20305 | #undef OPS4 | |
20306 | #undef OPS5 | |
20307 | #undef OPS6 | |
20308 | #undef do_0 | |
20309 | \f | |
20310 | /* MD interface: bits in the object file. */ | |
bfae80f2 | 20311 | |
c19d1205 ZW |
20312 | /* Turn an integer of n bytes (in val) into a stream of bytes appropriate |
20313 | for use in the a.out file, and stores them in the array pointed to by buf. | |
20314 | This knows about the endian-ness of the target machine and does | |
20315 | THE RIGHT THING, whatever it is. Possible values for n are 1 (byte) | |
20316 | 2 (short) and 4 (long) Floating numbers are put out as a series of | |
20317 | LITTLENUMS (shorts, here at least). */ | |
b99bd4ef | 20318 | |
c19d1205 ZW |
20319 | void |
20320 | md_number_to_chars (char * buf, valueT val, int n) | |
20321 | { | |
20322 | if (target_big_endian) | |
20323 | number_to_chars_bigendian (buf, val, n); | |
20324 | else | |
20325 | number_to_chars_littleendian (buf, val, n); | |
bfae80f2 RE |
20326 | } |
20327 | ||
c19d1205 ZW |
20328 | static valueT |
20329 | md_chars_to_number (char * buf, int n) | |
bfae80f2 | 20330 | { |
c19d1205 ZW |
20331 | valueT result = 0; |
20332 | unsigned char * where = (unsigned char *) buf; | |
bfae80f2 | 20333 | |
c19d1205 | 20334 | if (target_big_endian) |
b99bd4ef | 20335 | { |
c19d1205 ZW |
20336 | while (n--) |
20337 | { | |
20338 | result <<= 8; | |
20339 | result |= (*where++ & 255); | |
20340 | } | |
b99bd4ef | 20341 | } |
c19d1205 | 20342 | else |
b99bd4ef | 20343 | { |
c19d1205 ZW |
20344 | while (n--) |
20345 | { | |
20346 | result <<= 8; | |
20347 | result |= (where[n] & 255); | |
20348 | } | |
bfae80f2 | 20349 | } |
b99bd4ef | 20350 | |
c19d1205 | 20351 | return result; |
bfae80f2 | 20352 | } |
b99bd4ef | 20353 | |
c19d1205 | 20354 | /* MD interface: Sections. */ |
b99bd4ef | 20355 | |
fa94de6b RM |
20356 | /* Calculate the maximum variable size (i.e., excluding fr_fix) |
20357 | that an rs_machine_dependent frag may reach. */ | |
20358 | ||
20359 | unsigned int | |
20360 | arm_frag_max_var (fragS *fragp) | |
20361 | { | |
20362 | /* We only use rs_machine_dependent for variable-size Thumb instructions, | |
20363 | which are either THUMB_SIZE (2) or INSN_SIZE (4). | |
20364 | ||
20365 | Note that we generate relaxable instructions even for cases that don't | |
20366 | really need it, like an immediate that's a trivial constant. So we're | |
20367 | overestimating the instruction size for some of those cases. Rather | |
20368 | than putting more intelligence here, it would probably be better to | |
20369 | avoid generating a relaxation frag in the first place when it can be | |
20370 | determined up front that a short instruction will suffice. */ | |
20371 | ||
20372 | gas_assert (fragp->fr_type == rs_machine_dependent); | |
20373 | return INSN_SIZE; | |
20374 | } | |
20375 | ||
0110f2b8 PB |
20376 | /* Estimate the size of a frag before relaxing. Assume everything fits in |
20377 | 2 bytes. */ | |
20378 | ||
c19d1205 | 20379 | int |
0110f2b8 | 20380 | md_estimate_size_before_relax (fragS * fragp, |
c19d1205 ZW |
20381 | segT segtype ATTRIBUTE_UNUSED) |
20382 | { | |
0110f2b8 PB |
20383 | fragp->fr_var = 2; |
20384 | return 2; | |
20385 | } | |
20386 | ||
20387 | /* Convert a machine dependent frag. */ | |
20388 | ||
20389 | void | |
20390 | md_convert_frag (bfd *abfd, segT asec ATTRIBUTE_UNUSED, fragS *fragp) | |
20391 | { | |
20392 | unsigned long insn; | |
20393 | unsigned long old_op; | |
20394 | char *buf; | |
20395 | expressionS exp; | |
20396 | fixS *fixp; | |
20397 | int reloc_type; | |
20398 | int pc_rel; | |
20399 | int opcode; | |
20400 | ||
20401 | buf = fragp->fr_literal + fragp->fr_fix; | |
20402 | ||
20403 | old_op = bfd_get_16(abfd, buf); | |
5f4273c7 NC |
20404 | if (fragp->fr_symbol) |
20405 | { | |
0110f2b8 PB |
20406 | exp.X_op = O_symbol; |
20407 | exp.X_add_symbol = fragp->fr_symbol; | |
5f4273c7 NC |
20408 | } |
20409 | else | |
20410 | { | |
0110f2b8 | 20411 | exp.X_op = O_constant; |
5f4273c7 | 20412 | } |
0110f2b8 PB |
20413 | exp.X_add_number = fragp->fr_offset; |
20414 | opcode = fragp->fr_subtype; | |
20415 | switch (opcode) | |
20416 | { | |
20417 | case T_MNEM_ldr_pc: | |
20418 | case T_MNEM_ldr_pc2: | |
20419 | case T_MNEM_ldr_sp: | |
20420 | case T_MNEM_str_sp: | |
20421 | case T_MNEM_ldr: | |
20422 | case T_MNEM_ldrb: | |
20423 | case T_MNEM_ldrh: | |
20424 | case T_MNEM_str: | |
20425 | case T_MNEM_strb: | |
20426 | case T_MNEM_strh: | |
20427 | if (fragp->fr_var == 4) | |
20428 | { | |
5f4273c7 | 20429 | insn = THUMB_OP32 (opcode); |
0110f2b8 PB |
20430 | if ((old_op >> 12) == 4 || (old_op >> 12) == 9) |
20431 | { | |
20432 | insn |= (old_op & 0x700) << 4; | |
20433 | } | |
20434 | else | |
20435 | { | |
20436 | insn |= (old_op & 7) << 12; | |
20437 | insn |= (old_op & 0x38) << 13; | |
20438 | } | |
20439 | insn |= 0x00000c00; | |
20440 | put_thumb32_insn (buf, insn); | |
20441 | reloc_type = BFD_RELOC_ARM_T32_OFFSET_IMM; | |
20442 | } | |
20443 | else | |
20444 | { | |
20445 | reloc_type = BFD_RELOC_ARM_THUMB_OFFSET; | |
20446 | } | |
20447 | pc_rel = (opcode == T_MNEM_ldr_pc2); | |
20448 | break; | |
20449 | case T_MNEM_adr: | |
20450 | if (fragp->fr_var == 4) | |
20451 | { | |
20452 | insn = THUMB_OP32 (opcode); | |
20453 | insn |= (old_op & 0xf0) << 4; | |
20454 | put_thumb32_insn (buf, insn); | |
20455 | reloc_type = BFD_RELOC_ARM_T32_ADD_PC12; | |
20456 | } | |
20457 | else | |
20458 | { | |
20459 | reloc_type = BFD_RELOC_ARM_THUMB_ADD; | |
20460 | exp.X_add_number -= 4; | |
20461 | } | |
20462 | pc_rel = 1; | |
20463 | break; | |
20464 | case T_MNEM_mov: | |
20465 | case T_MNEM_movs: | |
20466 | case T_MNEM_cmp: | |
20467 | case T_MNEM_cmn: | |
20468 | if (fragp->fr_var == 4) | |
20469 | { | |
20470 | int r0off = (opcode == T_MNEM_mov | |
20471 | || opcode == T_MNEM_movs) ? 0 : 8; | |
20472 | insn = THUMB_OP32 (opcode); | |
20473 | insn = (insn & 0xe1ffffff) | 0x10000000; | |
20474 | insn |= (old_op & 0x700) << r0off; | |
20475 | put_thumb32_insn (buf, insn); | |
20476 | reloc_type = BFD_RELOC_ARM_T32_IMMEDIATE; | |
20477 | } | |
20478 | else | |
20479 | { | |
20480 | reloc_type = BFD_RELOC_ARM_THUMB_IMM; | |
20481 | } | |
20482 | pc_rel = 0; | |
20483 | break; | |
20484 | case T_MNEM_b: | |
20485 | if (fragp->fr_var == 4) | |
20486 | { | |
20487 | insn = THUMB_OP32(opcode); | |
20488 | put_thumb32_insn (buf, insn); | |
20489 | reloc_type = BFD_RELOC_THUMB_PCREL_BRANCH25; | |
20490 | } | |
20491 | else | |
20492 | reloc_type = BFD_RELOC_THUMB_PCREL_BRANCH12; | |
20493 | pc_rel = 1; | |
20494 | break; | |
20495 | case T_MNEM_bcond: | |
20496 | if (fragp->fr_var == 4) | |
20497 | { | |
20498 | insn = THUMB_OP32(opcode); | |
20499 | insn |= (old_op & 0xf00) << 14; | |
20500 | put_thumb32_insn (buf, insn); | |
20501 | reloc_type = BFD_RELOC_THUMB_PCREL_BRANCH20; | |
20502 | } | |
20503 | else | |
20504 | reloc_type = BFD_RELOC_THUMB_PCREL_BRANCH9; | |
20505 | pc_rel = 1; | |
20506 | break; | |
20507 | case T_MNEM_add_sp: | |
20508 | case T_MNEM_add_pc: | |
20509 | case T_MNEM_inc_sp: | |
20510 | case T_MNEM_dec_sp: | |
20511 | if (fragp->fr_var == 4) | |
20512 | { | |
20513 | /* ??? Choose between add and addw. */ | |
20514 | insn = THUMB_OP32 (opcode); | |
20515 | insn |= (old_op & 0xf0) << 4; | |
20516 | put_thumb32_insn (buf, insn); | |
16805f35 PB |
20517 | if (opcode == T_MNEM_add_pc) |
20518 | reloc_type = BFD_RELOC_ARM_T32_IMM12; | |
20519 | else | |
20520 | reloc_type = BFD_RELOC_ARM_T32_ADD_IMM; | |
0110f2b8 PB |
20521 | } |
20522 | else | |
20523 | reloc_type = BFD_RELOC_ARM_THUMB_ADD; | |
20524 | pc_rel = 0; | |
20525 | break; | |
20526 | ||
20527 | case T_MNEM_addi: | |
20528 | case T_MNEM_addis: | |
20529 | case T_MNEM_subi: | |
20530 | case T_MNEM_subis: | |
20531 | if (fragp->fr_var == 4) | |
20532 | { | |
20533 | insn = THUMB_OP32 (opcode); | |
20534 | insn |= (old_op & 0xf0) << 4; | |
20535 | insn |= (old_op & 0xf) << 16; | |
20536 | put_thumb32_insn (buf, insn); | |
16805f35 PB |
20537 | if (insn & (1 << 20)) |
20538 | reloc_type = BFD_RELOC_ARM_T32_ADD_IMM; | |
20539 | else | |
20540 | reloc_type = BFD_RELOC_ARM_T32_IMMEDIATE; | |
0110f2b8 PB |
20541 | } |
20542 | else | |
20543 | reloc_type = BFD_RELOC_ARM_THUMB_ADD; | |
20544 | pc_rel = 0; | |
20545 | break; | |
20546 | default: | |
5f4273c7 | 20547 | abort (); |
0110f2b8 PB |
20548 | } |
20549 | fixp = fix_new_exp (fragp, fragp->fr_fix, fragp->fr_var, &exp, pc_rel, | |
21d799b5 | 20550 | (enum bfd_reloc_code_real) reloc_type); |
0110f2b8 PB |
20551 | fixp->fx_file = fragp->fr_file; |
20552 | fixp->fx_line = fragp->fr_line; | |
20553 | fragp->fr_fix += fragp->fr_var; | |
3cfdb781 TG |
20554 | |
20555 | /* Set whether we use thumb-2 ISA based on final relaxation results. */ | |
20556 | if (thumb_mode && fragp->fr_var == 4 && no_cpu_selected () | |
20557 | && !ARM_CPU_HAS_FEATURE (thumb_arch_used, arm_arch_t2)) | |
20558 | ARM_MERGE_FEATURE_SETS (arm_arch_used, thumb_arch_used, arm_ext_v6t2); | |
0110f2b8 PB |
20559 | } |
20560 | ||
20561 | /* Return the size of a relaxable immediate operand instruction. | |
20562 | SHIFT and SIZE specify the form of the allowable immediate. */ | |
20563 | static int | |
20564 | relax_immediate (fragS *fragp, int size, int shift) | |
20565 | { | |
20566 | offsetT offset; | |
20567 | offsetT mask; | |
20568 | offsetT low; | |
20569 | ||
20570 | /* ??? Should be able to do better than this. */ | |
20571 | if (fragp->fr_symbol) | |
20572 | return 4; | |
20573 | ||
20574 | low = (1 << shift) - 1; | |
20575 | mask = (1 << (shift + size)) - (1 << shift); | |
20576 | offset = fragp->fr_offset; | |
20577 | /* Force misaligned offsets to 32-bit variant. */ | |
20578 | if (offset & low) | |
5e77afaa | 20579 | return 4; |
0110f2b8 PB |
20580 | if (offset & ~mask) |
20581 | return 4; | |
20582 | return 2; | |
20583 | } | |
20584 | ||
5e77afaa PB |
20585 | /* Get the address of a symbol during relaxation. */ |
20586 | static addressT | |
5f4273c7 | 20587 | relaxed_symbol_addr (fragS *fragp, long stretch) |
5e77afaa PB |
20588 | { |
20589 | fragS *sym_frag; | |
20590 | addressT addr; | |
20591 | symbolS *sym; | |
20592 | ||
20593 | sym = fragp->fr_symbol; | |
20594 | sym_frag = symbol_get_frag (sym); | |
20595 | know (S_GET_SEGMENT (sym) != absolute_section | |
20596 | || sym_frag == &zero_address_frag); | |
20597 | addr = S_GET_VALUE (sym) + fragp->fr_offset; | |
20598 | ||
20599 | /* If frag has yet to be reached on this pass, assume it will | |
20600 | move by STRETCH just as we did. If this is not so, it will | |
20601 | be because some frag between grows, and that will force | |
20602 | another pass. */ | |
20603 | ||
20604 | if (stretch != 0 | |
20605 | && sym_frag->relax_marker != fragp->relax_marker) | |
4396b686 PB |
20606 | { |
20607 | fragS *f; | |
20608 | ||
20609 | /* Adjust stretch for any alignment frag. Note that if have | |
20610 | been expanding the earlier code, the symbol may be | |
20611 | defined in what appears to be an earlier frag. FIXME: | |
20612 | This doesn't handle the fr_subtype field, which specifies | |
20613 | a maximum number of bytes to skip when doing an | |
20614 | alignment. */ | |
20615 | for (f = fragp; f != NULL && f != sym_frag; f = f->fr_next) | |
20616 | { | |
20617 | if (f->fr_type == rs_align || f->fr_type == rs_align_code) | |
20618 | { | |
20619 | if (stretch < 0) | |
20620 | stretch = - ((- stretch) | |
20621 | & ~ ((1 << (int) f->fr_offset) - 1)); | |
20622 | else | |
20623 | stretch &= ~ ((1 << (int) f->fr_offset) - 1); | |
20624 | if (stretch == 0) | |
20625 | break; | |
20626 | } | |
20627 | } | |
20628 | if (f != NULL) | |
20629 | addr += stretch; | |
20630 | } | |
5e77afaa PB |
20631 | |
20632 | return addr; | |
20633 | } | |
20634 | ||
0110f2b8 PB |
20635 | /* Return the size of a relaxable adr pseudo-instruction or PC-relative |
20636 | load. */ | |
20637 | static int | |
5e77afaa | 20638 | relax_adr (fragS *fragp, asection *sec, long stretch) |
0110f2b8 PB |
20639 | { |
20640 | addressT addr; | |
20641 | offsetT val; | |
20642 | ||
20643 | /* Assume worst case for symbols not known to be in the same section. */ | |
974da60d NC |
20644 | if (fragp->fr_symbol == NULL |
20645 | || !S_IS_DEFINED (fragp->fr_symbol) | |
77db8e2e NC |
20646 | || sec != S_GET_SEGMENT (fragp->fr_symbol) |
20647 | || S_IS_WEAK (fragp->fr_symbol)) | |
0110f2b8 PB |
20648 | return 4; |
20649 | ||
5f4273c7 | 20650 | val = relaxed_symbol_addr (fragp, stretch); |
0110f2b8 PB |
20651 | addr = fragp->fr_address + fragp->fr_fix; |
20652 | addr = (addr + 4) & ~3; | |
5e77afaa | 20653 | /* Force misaligned targets to 32-bit variant. */ |
0110f2b8 | 20654 | if (val & 3) |
5e77afaa | 20655 | return 4; |
0110f2b8 PB |
20656 | val -= addr; |
20657 | if (val < 0 || val > 1020) | |
20658 | return 4; | |
20659 | return 2; | |
20660 | } | |
20661 | ||
20662 | /* Return the size of a relaxable add/sub immediate instruction. */ | |
20663 | static int | |
20664 | relax_addsub (fragS *fragp, asection *sec) | |
20665 | { | |
20666 | char *buf; | |
20667 | int op; | |
20668 | ||
20669 | buf = fragp->fr_literal + fragp->fr_fix; | |
20670 | op = bfd_get_16(sec->owner, buf); | |
20671 | if ((op & 0xf) == ((op >> 4) & 0xf)) | |
20672 | return relax_immediate (fragp, 8, 0); | |
20673 | else | |
20674 | return relax_immediate (fragp, 3, 0); | |
20675 | } | |
20676 | ||
e83a675f RE |
20677 | /* Return TRUE iff the definition of symbol S could be pre-empted |
20678 | (overridden) at link or load time. */ | |
20679 | static bfd_boolean | |
20680 | symbol_preemptible (symbolS *s) | |
20681 | { | |
20682 | /* Weak symbols can always be pre-empted. */ | |
20683 | if (S_IS_WEAK (s)) | |
20684 | return TRUE; | |
20685 | ||
20686 | /* Non-global symbols cannot be pre-empted. */ | |
20687 | if (! S_IS_EXTERNAL (s)) | |
20688 | return FALSE; | |
20689 | ||
20690 | #ifdef OBJ_ELF | |
20691 | /* In ELF, a global symbol can be marked protected, or private. In that | |
20692 | case it can't be pre-empted (other definitions in the same link unit | |
20693 | would violate the ODR). */ | |
20694 | if (ELF_ST_VISIBILITY (S_GET_OTHER (s)) > STV_DEFAULT) | |
20695 | return FALSE; | |
20696 | #endif | |
20697 | ||
20698 | /* Other global symbols might be pre-empted. */ | |
20699 | return TRUE; | |
20700 | } | |
0110f2b8 PB |
20701 | |
20702 | /* Return the size of a relaxable branch instruction. BITS is the | |
20703 | size of the offset field in the narrow instruction. */ | |
20704 | ||
20705 | static int | |
5e77afaa | 20706 | relax_branch (fragS *fragp, asection *sec, int bits, long stretch) |
0110f2b8 PB |
20707 | { |
20708 | addressT addr; | |
20709 | offsetT val; | |
20710 | offsetT limit; | |
20711 | ||
20712 | /* Assume worst case for symbols not known to be in the same section. */ | |
5f4273c7 | 20713 | if (!S_IS_DEFINED (fragp->fr_symbol) |
77db8e2e NC |
20714 | || sec != S_GET_SEGMENT (fragp->fr_symbol) |
20715 | || S_IS_WEAK (fragp->fr_symbol)) | |
0110f2b8 PB |
20716 | return 4; |
20717 | ||
267bf995 | 20718 | #ifdef OBJ_ELF |
e83a675f | 20719 | /* A branch to a function in ARM state will require interworking. */ |
267bf995 RR |
20720 | if (S_IS_DEFINED (fragp->fr_symbol) |
20721 | && ARM_IS_FUNC (fragp->fr_symbol)) | |
20722 | return 4; | |
e83a675f | 20723 | #endif |
0d9b4b55 | 20724 | |
e83a675f | 20725 | if (symbol_preemptible (fragp->fr_symbol)) |
0d9b4b55 | 20726 | return 4; |
267bf995 | 20727 | |
5f4273c7 | 20728 | val = relaxed_symbol_addr (fragp, stretch); |
0110f2b8 PB |
20729 | addr = fragp->fr_address + fragp->fr_fix + 4; |
20730 | val -= addr; | |
20731 | ||
20732 | /* Offset is a signed value *2 */ | |
20733 | limit = 1 << bits; | |
20734 | if (val >= limit || val < -limit) | |
20735 | return 4; | |
20736 | return 2; | |
20737 | } | |
20738 | ||
20739 | ||
20740 | /* Relax a machine dependent frag. This returns the amount by which | |
20741 | the current size of the frag should change. */ | |
20742 | ||
20743 | int | |
5e77afaa | 20744 | arm_relax_frag (asection *sec, fragS *fragp, long stretch) |
0110f2b8 PB |
20745 | { |
20746 | int oldsize; | |
20747 | int newsize; | |
20748 | ||
20749 | oldsize = fragp->fr_var; | |
20750 | switch (fragp->fr_subtype) | |
20751 | { | |
20752 | case T_MNEM_ldr_pc2: | |
5f4273c7 | 20753 | newsize = relax_adr (fragp, sec, stretch); |
0110f2b8 PB |
20754 | break; |
20755 | case T_MNEM_ldr_pc: | |
20756 | case T_MNEM_ldr_sp: | |
20757 | case T_MNEM_str_sp: | |
5f4273c7 | 20758 | newsize = relax_immediate (fragp, 8, 2); |
0110f2b8 PB |
20759 | break; |
20760 | case T_MNEM_ldr: | |
20761 | case T_MNEM_str: | |
5f4273c7 | 20762 | newsize = relax_immediate (fragp, 5, 2); |
0110f2b8 PB |
20763 | break; |
20764 | case T_MNEM_ldrh: | |
20765 | case T_MNEM_strh: | |
5f4273c7 | 20766 | newsize = relax_immediate (fragp, 5, 1); |
0110f2b8 PB |
20767 | break; |
20768 | case T_MNEM_ldrb: | |
20769 | case T_MNEM_strb: | |
5f4273c7 | 20770 | newsize = relax_immediate (fragp, 5, 0); |
0110f2b8 PB |
20771 | break; |
20772 | case T_MNEM_adr: | |
5f4273c7 | 20773 | newsize = relax_adr (fragp, sec, stretch); |
0110f2b8 PB |
20774 | break; |
20775 | case T_MNEM_mov: | |
20776 | case T_MNEM_movs: | |
20777 | case T_MNEM_cmp: | |
20778 | case T_MNEM_cmn: | |
5f4273c7 | 20779 | newsize = relax_immediate (fragp, 8, 0); |
0110f2b8 PB |
20780 | break; |
20781 | case T_MNEM_b: | |
5f4273c7 | 20782 | newsize = relax_branch (fragp, sec, 11, stretch); |
0110f2b8 PB |
20783 | break; |
20784 | case T_MNEM_bcond: | |
5f4273c7 | 20785 | newsize = relax_branch (fragp, sec, 8, stretch); |
0110f2b8 PB |
20786 | break; |
20787 | case T_MNEM_add_sp: | |
20788 | case T_MNEM_add_pc: | |
20789 | newsize = relax_immediate (fragp, 8, 2); | |
20790 | break; | |
20791 | case T_MNEM_inc_sp: | |
20792 | case T_MNEM_dec_sp: | |
20793 | newsize = relax_immediate (fragp, 7, 2); | |
20794 | break; | |
20795 | case T_MNEM_addi: | |
20796 | case T_MNEM_addis: | |
20797 | case T_MNEM_subi: | |
20798 | case T_MNEM_subis: | |
20799 | newsize = relax_addsub (fragp, sec); | |
20800 | break; | |
20801 | default: | |
5f4273c7 | 20802 | abort (); |
0110f2b8 | 20803 | } |
5e77afaa PB |
20804 | |
20805 | fragp->fr_var = newsize; | |
20806 | /* Freeze wide instructions that are at or before the same location as | |
20807 | in the previous pass. This avoids infinite loops. | |
5f4273c7 NC |
20808 | Don't freeze them unconditionally because targets may be artificially |
20809 | misaligned by the expansion of preceding frags. */ | |
5e77afaa | 20810 | if (stretch <= 0 && newsize > 2) |
0110f2b8 | 20811 | { |
0110f2b8 | 20812 | md_convert_frag (sec->owner, sec, fragp); |
5f4273c7 | 20813 | frag_wane (fragp); |
0110f2b8 | 20814 | } |
5e77afaa | 20815 | |
0110f2b8 | 20816 | return newsize - oldsize; |
c19d1205 | 20817 | } |
b99bd4ef | 20818 | |
c19d1205 | 20819 | /* Round up a section size to the appropriate boundary. */ |
b99bd4ef | 20820 | |
c19d1205 ZW |
20821 | valueT |
20822 | md_section_align (segT segment ATTRIBUTE_UNUSED, | |
20823 | valueT size) | |
20824 | { | |
f0927246 NC |
20825 | #if (defined (OBJ_AOUT) || defined (OBJ_MAYBE_AOUT)) |
20826 | if (OUTPUT_FLAVOR == bfd_target_aout_flavour) | |
20827 | { | |
20828 | /* For a.out, force the section size to be aligned. If we don't do | |
20829 | this, BFD will align it for us, but it will not write out the | |
20830 | final bytes of the section. This may be a bug in BFD, but it is | |
20831 | easier to fix it here since that is how the other a.out targets | |
20832 | work. */ | |
20833 | int align; | |
20834 | ||
20835 | align = bfd_get_section_alignment (stdoutput, segment); | |
20836 | size = ((size + (1 << align) - 1) & ((valueT) -1 << align)); | |
20837 | } | |
c19d1205 | 20838 | #endif |
f0927246 NC |
20839 | |
20840 | return size; | |
bfae80f2 | 20841 | } |
b99bd4ef | 20842 | |
c19d1205 ZW |
20843 | /* This is called from HANDLE_ALIGN in write.c. Fill in the contents |
20844 | of an rs_align_code fragment. */ | |
20845 | ||
20846 | void | |
20847 | arm_handle_align (fragS * fragP) | |
bfae80f2 | 20848 | { |
e7495e45 NS |
20849 | static char const arm_noop[2][2][4] = |
20850 | { | |
20851 | { /* ARMv1 */ | |
20852 | {0x00, 0x00, 0xa0, 0xe1}, /* LE */ | |
20853 | {0xe1, 0xa0, 0x00, 0x00}, /* BE */ | |
20854 | }, | |
20855 | { /* ARMv6k */ | |
20856 | {0x00, 0xf0, 0x20, 0xe3}, /* LE */ | |
20857 | {0xe3, 0x20, 0xf0, 0x00}, /* BE */ | |
20858 | }, | |
20859 | }; | |
20860 | static char const thumb_noop[2][2][2] = | |
20861 | { | |
20862 | { /* Thumb-1 */ | |
20863 | {0xc0, 0x46}, /* LE */ | |
20864 | {0x46, 0xc0}, /* BE */ | |
20865 | }, | |
20866 | { /* Thumb-2 */ | |
20867 | {0x00, 0xbf}, /* LE */ | |
20868 | {0xbf, 0x00} /* BE */ | |
20869 | } | |
20870 | }; | |
20871 | static char const wide_thumb_noop[2][4] = | |
20872 | { /* Wide Thumb-2 */ | |
20873 | {0xaf, 0xf3, 0x00, 0x80}, /* LE */ | |
20874 | {0xf3, 0xaf, 0x80, 0x00}, /* BE */ | |
20875 | }; | |
c921be7d | 20876 | |
e7495e45 | 20877 | unsigned bytes, fix, noop_size; |
c19d1205 ZW |
20878 | char * p; |
20879 | const char * noop; | |
e7495e45 | 20880 | const char *narrow_noop = NULL; |
cd000bff DJ |
20881 | #ifdef OBJ_ELF |
20882 | enum mstate state; | |
20883 | #endif | |
bfae80f2 | 20884 | |
c19d1205 | 20885 | if (fragP->fr_type != rs_align_code) |
bfae80f2 RE |
20886 | return; |
20887 | ||
c19d1205 ZW |
20888 | bytes = fragP->fr_next->fr_address - fragP->fr_address - fragP->fr_fix; |
20889 | p = fragP->fr_literal + fragP->fr_fix; | |
20890 | fix = 0; | |
bfae80f2 | 20891 | |
c19d1205 ZW |
20892 | if (bytes > MAX_MEM_FOR_RS_ALIGN_CODE) |
20893 | bytes &= MAX_MEM_FOR_RS_ALIGN_CODE; | |
bfae80f2 | 20894 | |
cd000bff | 20895 | gas_assert ((fragP->tc_frag_data.thumb_mode & MODE_RECORDED) != 0); |
8dc2430f | 20896 | |
cd000bff | 20897 | if (fragP->tc_frag_data.thumb_mode & (~ MODE_RECORDED)) |
a737bd4d | 20898 | { |
7f78eb34 JW |
20899 | if (ARM_CPU_HAS_FEATURE (selected_cpu_name[0] |
20900 | ? selected_cpu : arm_arch_none, arm_ext_v6t2)) | |
e7495e45 NS |
20901 | { |
20902 | narrow_noop = thumb_noop[1][target_big_endian]; | |
20903 | noop = wide_thumb_noop[target_big_endian]; | |
20904 | } | |
c19d1205 | 20905 | else |
e7495e45 NS |
20906 | noop = thumb_noop[0][target_big_endian]; |
20907 | noop_size = 2; | |
cd000bff DJ |
20908 | #ifdef OBJ_ELF |
20909 | state = MAP_THUMB; | |
20910 | #endif | |
7ed4c4c5 NC |
20911 | } |
20912 | else | |
20913 | { | |
7f78eb34 JW |
20914 | noop = arm_noop[ARM_CPU_HAS_FEATURE (selected_cpu_name[0] |
20915 | ? selected_cpu : arm_arch_none, | |
20916 | arm_ext_v6k) != 0] | |
e7495e45 NS |
20917 | [target_big_endian]; |
20918 | noop_size = 4; | |
cd000bff DJ |
20919 | #ifdef OBJ_ELF |
20920 | state = MAP_ARM; | |
20921 | #endif | |
7ed4c4c5 | 20922 | } |
c921be7d | 20923 | |
e7495e45 | 20924 | fragP->fr_var = noop_size; |
c921be7d | 20925 | |
c19d1205 | 20926 | if (bytes & (noop_size - 1)) |
7ed4c4c5 | 20927 | { |
c19d1205 | 20928 | fix = bytes & (noop_size - 1); |
cd000bff DJ |
20929 | #ifdef OBJ_ELF |
20930 | insert_data_mapping_symbol (state, fragP->fr_fix, fragP, fix); | |
20931 | #endif | |
c19d1205 ZW |
20932 | memset (p, 0, fix); |
20933 | p += fix; | |
20934 | bytes -= fix; | |
a737bd4d | 20935 | } |
a737bd4d | 20936 | |
e7495e45 NS |
20937 | if (narrow_noop) |
20938 | { | |
20939 | if (bytes & noop_size) | |
20940 | { | |
20941 | /* Insert a narrow noop. */ | |
20942 | memcpy (p, narrow_noop, noop_size); | |
20943 | p += noop_size; | |
20944 | bytes -= noop_size; | |
20945 | fix += noop_size; | |
20946 | } | |
20947 | ||
20948 | /* Use wide noops for the remainder */ | |
20949 | noop_size = 4; | |
20950 | } | |
20951 | ||
c19d1205 | 20952 | while (bytes >= noop_size) |
a737bd4d | 20953 | { |
c19d1205 ZW |
20954 | memcpy (p, noop, noop_size); |
20955 | p += noop_size; | |
20956 | bytes -= noop_size; | |
20957 | fix += noop_size; | |
a737bd4d NC |
20958 | } |
20959 | ||
c19d1205 | 20960 | fragP->fr_fix += fix; |
a737bd4d NC |
20961 | } |
20962 | ||
c19d1205 ZW |
20963 | /* Called from md_do_align. Used to create an alignment |
20964 | frag in a code section. */ | |
20965 | ||
20966 | void | |
20967 | arm_frag_align_code (int n, int max) | |
bfae80f2 | 20968 | { |
c19d1205 | 20969 | char * p; |
7ed4c4c5 | 20970 | |
c19d1205 | 20971 | /* We assume that there will never be a requirement |
6ec8e702 | 20972 | to support alignments greater than MAX_MEM_FOR_RS_ALIGN_CODE bytes. */ |
c19d1205 | 20973 | if (max > MAX_MEM_FOR_RS_ALIGN_CODE) |
6ec8e702 NC |
20974 | { |
20975 | char err_msg[128]; | |
20976 | ||
fa94de6b | 20977 | sprintf (err_msg, |
477330fc RM |
20978 | _("alignments greater than %d bytes not supported in .text sections."), |
20979 | MAX_MEM_FOR_RS_ALIGN_CODE + 1); | |
20203fb9 | 20980 | as_fatal ("%s", err_msg); |
6ec8e702 | 20981 | } |
bfae80f2 | 20982 | |
c19d1205 ZW |
20983 | p = frag_var (rs_align_code, |
20984 | MAX_MEM_FOR_RS_ALIGN_CODE, | |
20985 | 1, | |
20986 | (relax_substateT) max, | |
20987 | (symbolS *) NULL, | |
20988 | (offsetT) n, | |
20989 | (char *) NULL); | |
20990 | *p = 0; | |
20991 | } | |
bfae80f2 | 20992 | |
8dc2430f NC |
20993 | /* Perform target specific initialisation of a frag. |
20994 | Note - despite the name this initialisation is not done when the frag | |
20995 | is created, but only when its type is assigned. A frag can be created | |
20996 | and used a long time before its type is set, so beware of assuming that | |
20997 | this initialisationis performed first. */ | |
bfae80f2 | 20998 | |
cd000bff DJ |
20999 | #ifndef OBJ_ELF |
21000 | void | |
21001 | arm_init_frag (fragS * fragP, int max_chars ATTRIBUTE_UNUSED) | |
21002 | { | |
21003 | /* Record whether this frag is in an ARM or a THUMB area. */ | |
2e98972e | 21004 | fragP->tc_frag_data.thumb_mode = thumb_mode | MODE_RECORDED; |
cd000bff DJ |
21005 | } |
21006 | ||
21007 | #else /* OBJ_ELF is defined. */ | |
c19d1205 | 21008 | void |
cd000bff | 21009 | arm_init_frag (fragS * fragP, int max_chars) |
c19d1205 | 21010 | { |
8dc2430f NC |
21011 | /* If the current ARM vs THUMB mode has not already |
21012 | been recorded into this frag then do so now. */ | |
cd000bff DJ |
21013 | if ((fragP->tc_frag_data.thumb_mode & MODE_RECORDED) == 0) |
21014 | { | |
21015 | fragP->tc_frag_data.thumb_mode = thumb_mode | MODE_RECORDED; | |
21016 | ||
21017 | /* Record a mapping symbol for alignment frags. We will delete this | |
21018 | later if the alignment ends up empty. */ | |
21019 | switch (fragP->fr_type) | |
21020 | { | |
21021 | case rs_align: | |
21022 | case rs_align_test: | |
21023 | case rs_fill: | |
21024 | mapping_state_2 (MAP_DATA, max_chars); | |
21025 | break; | |
21026 | case rs_align_code: | |
21027 | mapping_state_2 (thumb_mode ? MAP_THUMB : MAP_ARM, max_chars); | |
21028 | break; | |
21029 | default: | |
21030 | break; | |
21031 | } | |
21032 | } | |
bfae80f2 RE |
21033 | } |
21034 | ||
c19d1205 ZW |
21035 | /* When we change sections we need to issue a new mapping symbol. */ |
21036 | ||
21037 | void | |
21038 | arm_elf_change_section (void) | |
bfae80f2 | 21039 | { |
c19d1205 ZW |
21040 | /* Link an unlinked unwind index table section to the .text section. */ |
21041 | if (elf_section_type (now_seg) == SHT_ARM_EXIDX | |
21042 | && elf_linked_to_section (now_seg) == NULL) | |
21043 | elf_linked_to_section (now_seg) = text_section; | |
bfae80f2 RE |
21044 | } |
21045 | ||
c19d1205 ZW |
21046 | int |
21047 | arm_elf_section_type (const char * str, size_t len) | |
e45d0630 | 21048 | { |
c19d1205 ZW |
21049 | if (len == 5 && strncmp (str, "exidx", 5) == 0) |
21050 | return SHT_ARM_EXIDX; | |
e45d0630 | 21051 | |
c19d1205 ZW |
21052 | return -1; |
21053 | } | |
21054 | \f | |
21055 | /* Code to deal with unwinding tables. */ | |
e45d0630 | 21056 | |
c19d1205 | 21057 | static void add_unwind_adjustsp (offsetT); |
e45d0630 | 21058 | |
5f4273c7 | 21059 | /* Generate any deferred unwind frame offset. */ |
e45d0630 | 21060 | |
bfae80f2 | 21061 | static void |
c19d1205 | 21062 | flush_pending_unwind (void) |
bfae80f2 | 21063 | { |
c19d1205 | 21064 | offsetT offset; |
bfae80f2 | 21065 | |
c19d1205 ZW |
21066 | offset = unwind.pending_offset; |
21067 | unwind.pending_offset = 0; | |
21068 | if (offset != 0) | |
21069 | add_unwind_adjustsp (offset); | |
bfae80f2 RE |
21070 | } |
21071 | ||
c19d1205 ZW |
21072 | /* Add an opcode to this list for this function. Two-byte opcodes should |
21073 | be passed as op[0] << 8 | op[1]. The list of opcodes is built in reverse | |
21074 | order. */ | |
21075 | ||
bfae80f2 | 21076 | static void |
c19d1205 | 21077 | add_unwind_opcode (valueT op, int length) |
bfae80f2 | 21078 | { |
c19d1205 ZW |
21079 | /* Add any deferred stack adjustment. */ |
21080 | if (unwind.pending_offset) | |
21081 | flush_pending_unwind (); | |
bfae80f2 | 21082 | |
c19d1205 | 21083 | unwind.sp_restored = 0; |
bfae80f2 | 21084 | |
c19d1205 | 21085 | if (unwind.opcode_count + length > unwind.opcode_alloc) |
bfae80f2 | 21086 | { |
c19d1205 ZW |
21087 | unwind.opcode_alloc += ARM_OPCODE_CHUNK_SIZE; |
21088 | if (unwind.opcodes) | |
21d799b5 | 21089 | unwind.opcodes = (unsigned char *) xrealloc (unwind.opcodes, |
477330fc | 21090 | unwind.opcode_alloc); |
c19d1205 | 21091 | else |
21d799b5 | 21092 | unwind.opcodes = (unsigned char *) xmalloc (unwind.opcode_alloc); |
bfae80f2 | 21093 | } |
c19d1205 | 21094 | while (length > 0) |
bfae80f2 | 21095 | { |
c19d1205 ZW |
21096 | length--; |
21097 | unwind.opcodes[unwind.opcode_count] = op & 0xff; | |
21098 | op >>= 8; | |
21099 | unwind.opcode_count++; | |
bfae80f2 | 21100 | } |
bfae80f2 RE |
21101 | } |
21102 | ||
c19d1205 ZW |
21103 | /* Add unwind opcodes to adjust the stack pointer. */ |
21104 | ||
bfae80f2 | 21105 | static void |
c19d1205 | 21106 | add_unwind_adjustsp (offsetT offset) |
bfae80f2 | 21107 | { |
c19d1205 | 21108 | valueT op; |
bfae80f2 | 21109 | |
c19d1205 | 21110 | if (offset > 0x200) |
bfae80f2 | 21111 | { |
c19d1205 ZW |
21112 | /* We need at most 5 bytes to hold a 32-bit value in a uleb128. */ |
21113 | char bytes[5]; | |
21114 | int n; | |
21115 | valueT o; | |
bfae80f2 | 21116 | |
c19d1205 ZW |
21117 | /* Long form: 0xb2, uleb128. */ |
21118 | /* This might not fit in a word so add the individual bytes, | |
21119 | remembering the list is built in reverse order. */ | |
21120 | o = (valueT) ((offset - 0x204) >> 2); | |
21121 | if (o == 0) | |
21122 | add_unwind_opcode (0, 1); | |
bfae80f2 | 21123 | |
c19d1205 ZW |
21124 | /* Calculate the uleb128 encoding of the offset. */ |
21125 | n = 0; | |
21126 | while (o) | |
21127 | { | |
21128 | bytes[n] = o & 0x7f; | |
21129 | o >>= 7; | |
21130 | if (o) | |
21131 | bytes[n] |= 0x80; | |
21132 | n++; | |
21133 | } | |
21134 | /* Add the insn. */ | |
21135 | for (; n; n--) | |
21136 | add_unwind_opcode (bytes[n - 1], 1); | |
21137 | add_unwind_opcode (0xb2, 1); | |
21138 | } | |
21139 | else if (offset > 0x100) | |
bfae80f2 | 21140 | { |
c19d1205 ZW |
21141 | /* Two short opcodes. */ |
21142 | add_unwind_opcode (0x3f, 1); | |
21143 | op = (offset - 0x104) >> 2; | |
21144 | add_unwind_opcode (op, 1); | |
bfae80f2 | 21145 | } |
c19d1205 ZW |
21146 | else if (offset > 0) |
21147 | { | |
21148 | /* Short opcode. */ | |
21149 | op = (offset - 4) >> 2; | |
21150 | add_unwind_opcode (op, 1); | |
21151 | } | |
21152 | else if (offset < 0) | |
bfae80f2 | 21153 | { |
c19d1205 ZW |
21154 | offset = -offset; |
21155 | while (offset > 0x100) | |
bfae80f2 | 21156 | { |
c19d1205 ZW |
21157 | add_unwind_opcode (0x7f, 1); |
21158 | offset -= 0x100; | |
bfae80f2 | 21159 | } |
c19d1205 ZW |
21160 | op = ((offset - 4) >> 2) | 0x40; |
21161 | add_unwind_opcode (op, 1); | |
bfae80f2 | 21162 | } |
bfae80f2 RE |
21163 | } |
21164 | ||
c19d1205 ZW |
21165 | /* Finish the list of unwind opcodes for this function. */ |
21166 | static void | |
21167 | finish_unwind_opcodes (void) | |
bfae80f2 | 21168 | { |
c19d1205 | 21169 | valueT op; |
bfae80f2 | 21170 | |
c19d1205 | 21171 | if (unwind.fp_used) |
bfae80f2 | 21172 | { |
708587a4 | 21173 | /* Adjust sp as necessary. */ |
c19d1205 ZW |
21174 | unwind.pending_offset += unwind.fp_offset - unwind.frame_size; |
21175 | flush_pending_unwind (); | |
bfae80f2 | 21176 | |
c19d1205 ZW |
21177 | /* After restoring sp from the frame pointer. */ |
21178 | op = 0x90 | unwind.fp_reg; | |
21179 | add_unwind_opcode (op, 1); | |
21180 | } | |
21181 | else | |
21182 | flush_pending_unwind (); | |
bfae80f2 RE |
21183 | } |
21184 | ||
bfae80f2 | 21185 | |
c19d1205 ZW |
21186 | /* Start an exception table entry. If idx is nonzero this is an index table |
21187 | entry. */ | |
bfae80f2 RE |
21188 | |
21189 | static void | |
c19d1205 | 21190 | start_unwind_section (const segT text_seg, int idx) |
bfae80f2 | 21191 | { |
c19d1205 ZW |
21192 | const char * text_name; |
21193 | const char * prefix; | |
21194 | const char * prefix_once; | |
21195 | const char * group_name; | |
21196 | size_t prefix_len; | |
21197 | size_t text_len; | |
21198 | char * sec_name; | |
21199 | size_t sec_name_len; | |
21200 | int type; | |
21201 | int flags; | |
21202 | int linkonce; | |
bfae80f2 | 21203 | |
c19d1205 | 21204 | if (idx) |
bfae80f2 | 21205 | { |
c19d1205 ZW |
21206 | prefix = ELF_STRING_ARM_unwind; |
21207 | prefix_once = ELF_STRING_ARM_unwind_once; | |
21208 | type = SHT_ARM_EXIDX; | |
bfae80f2 | 21209 | } |
c19d1205 | 21210 | else |
bfae80f2 | 21211 | { |
c19d1205 ZW |
21212 | prefix = ELF_STRING_ARM_unwind_info; |
21213 | prefix_once = ELF_STRING_ARM_unwind_info_once; | |
21214 | type = SHT_PROGBITS; | |
bfae80f2 RE |
21215 | } |
21216 | ||
c19d1205 ZW |
21217 | text_name = segment_name (text_seg); |
21218 | if (streq (text_name, ".text")) | |
21219 | text_name = ""; | |
21220 | ||
21221 | if (strncmp (text_name, ".gnu.linkonce.t.", | |
21222 | strlen (".gnu.linkonce.t.")) == 0) | |
bfae80f2 | 21223 | { |
c19d1205 ZW |
21224 | prefix = prefix_once; |
21225 | text_name += strlen (".gnu.linkonce.t."); | |
bfae80f2 RE |
21226 | } |
21227 | ||
c19d1205 ZW |
21228 | prefix_len = strlen (prefix); |
21229 | text_len = strlen (text_name); | |
21230 | sec_name_len = prefix_len + text_len; | |
21d799b5 | 21231 | sec_name = (char *) xmalloc (sec_name_len + 1); |
c19d1205 ZW |
21232 | memcpy (sec_name, prefix, prefix_len); |
21233 | memcpy (sec_name + prefix_len, text_name, text_len); | |
21234 | sec_name[prefix_len + text_len] = '\0'; | |
bfae80f2 | 21235 | |
c19d1205 ZW |
21236 | flags = SHF_ALLOC; |
21237 | linkonce = 0; | |
21238 | group_name = 0; | |
bfae80f2 | 21239 | |
c19d1205 ZW |
21240 | /* Handle COMDAT group. */ |
21241 | if (prefix != prefix_once && (text_seg->flags & SEC_LINK_ONCE) != 0) | |
bfae80f2 | 21242 | { |
c19d1205 ZW |
21243 | group_name = elf_group_name (text_seg); |
21244 | if (group_name == NULL) | |
21245 | { | |
bd3ba5d1 | 21246 | as_bad (_("Group section `%s' has no group signature"), |
c19d1205 ZW |
21247 | segment_name (text_seg)); |
21248 | ignore_rest_of_line (); | |
21249 | return; | |
21250 | } | |
21251 | flags |= SHF_GROUP; | |
21252 | linkonce = 1; | |
bfae80f2 RE |
21253 | } |
21254 | ||
c19d1205 | 21255 | obj_elf_change_section (sec_name, type, flags, 0, group_name, linkonce, 0); |
bfae80f2 | 21256 | |
5f4273c7 | 21257 | /* Set the section link for index tables. */ |
c19d1205 ZW |
21258 | if (idx) |
21259 | elf_linked_to_section (now_seg) = text_seg; | |
bfae80f2 RE |
21260 | } |
21261 | ||
bfae80f2 | 21262 | |
c19d1205 ZW |
21263 | /* Start an unwind table entry. HAVE_DATA is nonzero if we have additional |
21264 | personality routine data. Returns zero, or the index table value for | |
cad0da33 | 21265 | an inline entry. */ |
c19d1205 ZW |
21266 | |
21267 | static valueT | |
21268 | create_unwind_entry (int have_data) | |
bfae80f2 | 21269 | { |
c19d1205 ZW |
21270 | int size; |
21271 | addressT where; | |
21272 | char *ptr; | |
21273 | /* The current word of data. */ | |
21274 | valueT data; | |
21275 | /* The number of bytes left in this word. */ | |
21276 | int n; | |
bfae80f2 | 21277 | |
c19d1205 | 21278 | finish_unwind_opcodes (); |
bfae80f2 | 21279 | |
c19d1205 ZW |
21280 | /* Remember the current text section. */ |
21281 | unwind.saved_seg = now_seg; | |
21282 | unwind.saved_subseg = now_subseg; | |
bfae80f2 | 21283 | |
c19d1205 | 21284 | start_unwind_section (now_seg, 0); |
bfae80f2 | 21285 | |
c19d1205 | 21286 | if (unwind.personality_routine == NULL) |
bfae80f2 | 21287 | { |
c19d1205 ZW |
21288 | if (unwind.personality_index == -2) |
21289 | { | |
21290 | if (have_data) | |
5f4273c7 | 21291 | as_bad (_("handlerdata in cantunwind frame")); |
c19d1205 ZW |
21292 | return 1; /* EXIDX_CANTUNWIND. */ |
21293 | } | |
bfae80f2 | 21294 | |
c19d1205 ZW |
21295 | /* Use a default personality routine if none is specified. */ |
21296 | if (unwind.personality_index == -1) | |
21297 | { | |
21298 | if (unwind.opcode_count > 3) | |
21299 | unwind.personality_index = 1; | |
21300 | else | |
21301 | unwind.personality_index = 0; | |
21302 | } | |
bfae80f2 | 21303 | |
c19d1205 ZW |
21304 | /* Space for the personality routine entry. */ |
21305 | if (unwind.personality_index == 0) | |
21306 | { | |
21307 | if (unwind.opcode_count > 3) | |
21308 | as_bad (_("too many unwind opcodes for personality routine 0")); | |
bfae80f2 | 21309 | |
c19d1205 ZW |
21310 | if (!have_data) |
21311 | { | |
21312 | /* All the data is inline in the index table. */ | |
21313 | data = 0x80; | |
21314 | n = 3; | |
21315 | while (unwind.opcode_count > 0) | |
21316 | { | |
21317 | unwind.opcode_count--; | |
21318 | data = (data << 8) | unwind.opcodes[unwind.opcode_count]; | |
21319 | n--; | |
21320 | } | |
bfae80f2 | 21321 | |
c19d1205 ZW |
21322 | /* Pad with "finish" opcodes. */ |
21323 | while (n--) | |
21324 | data = (data << 8) | 0xb0; | |
bfae80f2 | 21325 | |
c19d1205 ZW |
21326 | return data; |
21327 | } | |
21328 | size = 0; | |
21329 | } | |
21330 | else | |
21331 | /* We get two opcodes "free" in the first word. */ | |
21332 | size = unwind.opcode_count - 2; | |
21333 | } | |
21334 | else | |
5011093d | 21335 | { |
cad0da33 NC |
21336 | /* PR 16765: Missing or misplaced unwind directives can trigger this. */ |
21337 | if (unwind.personality_index != -1) | |
21338 | { | |
21339 | as_bad (_("attempt to recreate an unwind entry")); | |
21340 | return 1; | |
21341 | } | |
5011093d NC |
21342 | |
21343 | /* An extra byte is required for the opcode count. */ | |
21344 | size = unwind.opcode_count + 1; | |
21345 | } | |
bfae80f2 | 21346 | |
c19d1205 ZW |
21347 | size = (size + 3) >> 2; |
21348 | if (size > 0xff) | |
21349 | as_bad (_("too many unwind opcodes")); | |
bfae80f2 | 21350 | |
c19d1205 ZW |
21351 | frag_align (2, 0, 0); |
21352 | record_alignment (now_seg, 2); | |
21353 | unwind.table_entry = expr_build_dot (); | |
21354 | ||
21355 | /* Allocate the table entry. */ | |
21356 | ptr = frag_more ((size << 2) + 4); | |
74929e7b NC |
21357 | /* PR 13449: Zero the table entries in case some of them are not used. */ |
21358 | memset (ptr, 0, (size << 2) + 4); | |
c19d1205 | 21359 | where = frag_now_fix () - ((size << 2) + 4); |
bfae80f2 | 21360 | |
c19d1205 | 21361 | switch (unwind.personality_index) |
bfae80f2 | 21362 | { |
c19d1205 ZW |
21363 | case -1: |
21364 | /* ??? Should this be a PLT generating relocation? */ | |
21365 | /* Custom personality routine. */ | |
21366 | fix_new (frag_now, where, 4, unwind.personality_routine, 0, 1, | |
21367 | BFD_RELOC_ARM_PREL31); | |
bfae80f2 | 21368 | |
c19d1205 ZW |
21369 | where += 4; |
21370 | ptr += 4; | |
bfae80f2 | 21371 | |
c19d1205 | 21372 | /* Set the first byte to the number of additional words. */ |
5011093d | 21373 | data = size > 0 ? size - 1 : 0; |
c19d1205 ZW |
21374 | n = 3; |
21375 | break; | |
bfae80f2 | 21376 | |
c19d1205 ZW |
21377 | /* ABI defined personality routines. */ |
21378 | case 0: | |
21379 | /* Three opcodes bytes are packed into the first word. */ | |
21380 | data = 0x80; | |
21381 | n = 3; | |
21382 | break; | |
bfae80f2 | 21383 | |
c19d1205 ZW |
21384 | case 1: |
21385 | case 2: | |
21386 | /* The size and first two opcode bytes go in the first word. */ | |
21387 | data = ((0x80 + unwind.personality_index) << 8) | size; | |
21388 | n = 2; | |
21389 | break; | |
bfae80f2 | 21390 | |
c19d1205 ZW |
21391 | default: |
21392 | /* Should never happen. */ | |
21393 | abort (); | |
21394 | } | |
bfae80f2 | 21395 | |
c19d1205 ZW |
21396 | /* Pack the opcodes into words (MSB first), reversing the list at the same |
21397 | time. */ | |
21398 | while (unwind.opcode_count > 0) | |
21399 | { | |
21400 | if (n == 0) | |
21401 | { | |
21402 | md_number_to_chars (ptr, data, 4); | |
21403 | ptr += 4; | |
21404 | n = 4; | |
21405 | data = 0; | |
21406 | } | |
21407 | unwind.opcode_count--; | |
21408 | n--; | |
21409 | data = (data << 8) | unwind.opcodes[unwind.opcode_count]; | |
21410 | } | |
21411 | ||
21412 | /* Finish off the last word. */ | |
21413 | if (n < 4) | |
21414 | { | |
21415 | /* Pad with "finish" opcodes. */ | |
21416 | while (n--) | |
21417 | data = (data << 8) | 0xb0; | |
21418 | ||
21419 | md_number_to_chars (ptr, data, 4); | |
21420 | } | |
21421 | ||
21422 | if (!have_data) | |
21423 | { | |
21424 | /* Add an empty descriptor if there is no user-specified data. */ | |
21425 | ptr = frag_more (4); | |
21426 | md_number_to_chars (ptr, 0, 4); | |
21427 | } | |
21428 | ||
21429 | return 0; | |
bfae80f2 RE |
21430 | } |
21431 | ||
f0927246 NC |
21432 | |
21433 | /* Initialize the DWARF-2 unwind information for this procedure. */ | |
21434 | ||
21435 | void | |
21436 | tc_arm_frame_initial_instructions (void) | |
21437 | { | |
21438 | cfi_add_CFA_def_cfa (REG_SP, 0); | |
21439 | } | |
21440 | #endif /* OBJ_ELF */ | |
21441 | ||
c19d1205 ZW |
21442 | /* Convert REGNAME to a DWARF-2 register number. */ |
21443 | ||
21444 | int | |
1df69f4f | 21445 | tc_arm_regname_to_dw2regnum (char *regname) |
bfae80f2 | 21446 | { |
1df69f4f | 21447 | int reg = arm_reg_parse (®name, REG_TYPE_RN); |
1f5afe1c NC |
21448 | if (reg != FAIL) |
21449 | return reg; | |
c19d1205 | 21450 | |
1f5afe1c NC |
21451 | /* PR 16694: Allow VFP registers as well. */ |
21452 | reg = arm_reg_parse (®name, REG_TYPE_VFS); | |
21453 | if (reg != FAIL) | |
21454 | return 64 + reg; | |
c19d1205 | 21455 | |
1f5afe1c NC |
21456 | reg = arm_reg_parse (®name, REG_TYPE_VFD); |
21457 | if (reg != FAIL) | |
21458 | return reg + 256; | |
21459 | ||
21460 | return -1; | |
bfae80f2 RE |
21461 | } |
21462 | ||
f0927246 | 21463 | #ifdef TE_PE |
c19d1205 | 21464 | void |
f0927246 | 21465 | tc_pe_dwarf2_emit_offset (symbolS *symbol, unsigned int size) |
bfae80f2 | 21466 | { |
91d6fa6a | 21467 | expressionS exp; |
bfae80f2 | 21468 | |
91d6fa6a NC |
21469 | exp.X_op = O_secrel; |
21470 | exp.X_add_symbol = symbol; | |
21471 | exp.X_add_number = 0; | |
21472 | emit_expr (&exp, size); | |
f0927246 NC |
21473 | } |
21474 | #endif | |
bfae80f2 | 21475 | |
c19d1205 | 21476 | /* MD interface: Symbol and relocation handling. */ |
bfae80f2 | 21477 | |
2fc8bdac ZW |
21478 | /* Return the address within the segment that a PC-relative fixup is |
21479 | relative to. For ARM, PC-relative fixups applied to instructions | |
21480 | are generally relative to the location of the fixup plus 8 bytes. | |
21481 | Thumb branches are offset by 4, and Thumb loads relative to PC | |
21482 | require special handling. */ | |
bfae80f2 | 21483 | |
c19d1205 | 21484 | long |
2fc8bdac | 21485 | md_pcrel_from_section (fixS * fixP, segT seg) |
bfae80f2 | 21486 | { |
2fc8bdac ZW |
21487 | offsetT base = fixP->fx_where + fixP->fx_frag->fr_address; |
21488 | ||
21489 | /* If this is pc-relative and we are going to emit a relocation | |
21490 | then we just want to put out any pipeline compensation that the linker | |
53baae48 NC |
21491 | will need. Otherwise we want to use the calculated base. |
21492 | For WinCE we skip the bias for externals as well, since this | |
21493 | is how the MS ARM-CE assembler behaves and we want to be compatible. */ | |
5f4273c7 | 21494 | if (fixP->fx_pcrel |
2fc8bdac | 21495 | && ((fixP->fx_addsy && S_GET_SEGMENT (fixP->fx_addsy) != seg) |
53baae48 NC |
21496 | || (arm_force_relocation (fixP) |
21497 | #ifdef TE_WINCE | |
21498 | && !S_IS_EXTERNAL (fixP->fx_addsy) | |
21499 | #endif | |
21500 | ))) | |
2fc8bdac | 21501 | base = 0; |
bfae80f2 | 21502 | |
267bf995 | 21503 | |
c19d1205 | 21504 | switch (fixP->fx_r_type) |
bfae80f2 | 21505 | { |
2fc8bdac ZW |
21506 | /* PC relative addressing on the Thumb is slightly odd as the |
21507 | bottom two bits of the PC are forced to zero for the | |
21508 | calculation. This happens *after* application of the | |
21509 | pipeline offset. However, Thumb adrl already adjusts for | |
21510 | this, so we need not do it again. */ | |
c19d1205 | 21511 | case BFD_RELOC_ARM_THUMB_ADD: |
2fc8bdac | 21512 | return base & ~3; |
c19d1205 ZW |
21513 | |
21514 | case BFD_RELOC_ARM_THUMB_OFFSET: | |
21515 | case BFD_RELOC_ARM_T32_OFFSET_IMM: | |
e9f89963 | 21516 | case BFD_RELOC_ARM_T32_ADD_PC12: |
8f06b2d8 | 21517 | case BFD_RELOC_ARM_T32_CP_OFF_IMM: |
2fc8bdac | 21518 | return (base + 4) & ~3; |
c19d1205 | 21519 | |
2fc8bdac ZW |
21520 | /* Thumb branches are simply offset by +4. */ |
21521 | case BFD_RELOC_THUMB_PCREL_BRANCH7: | |
21522 | case BFD_RELOC_THUMB_PCREL_BRANCH9: | |
21523 | case BFD_RELOC_THUMB_PCREL_BRANCH12: | |
21524 | case BFD_RELOC_THUMB_PCREL_BRANCH20: | |
2fc8bdac | 21525 | case BFD_RELOC_THUMB_PCREL_BRANCH25: |
2fc8bdac | 21526 | return base + 4; |
bfae80f2 | 21527 | |
267bf995 | 21528 | case BFD_RELOC_THUMB_PCREL_BRANCH23: |
486499d0 CL |
21529 | if (fixP->fx_addsy |
21530 | && (S_GET_SEGMENT (fixP->fx_addsy) == seg) | |
34e77a92 | 21531 | && !S_FORCE_RELOC (fixP->fx_addsy, TRUE) |
267bf995 | 21532 | && ARM_IS_FUNC (fixP->fx_addsy) |
477330fc RM |
21533 | && ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v5t)) |
21534 | base = fixP->fx_where + fixP->fx_frag->fr_address; | |
267bf995 RR |
21535 | return base + 4; |
21536 | ||
00adf2d4 JB |
21537 | /* BLX is like branches above, but forces the low two bits of PC to |
21538 | zero. */ | |
486499d0 CL |
21539 | case BFD_RELOC_THUMB_PCREL_BLX: |
21540 | if (fixP->fx_addsy | |
21541 | && (S_GET_SEGMENT (fixP->fx_addsy) == seg) | |
34e77a92 | 21542 | && !S_FORCE_RELOC (fixP->fx_addsy, TRUE) |
477330fc RM |
21543 | && THUMB_IS_FUNC (fixP->fx_addsy) |
21544 | && ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v5t)) | |
21545 | base = fixP->fx_where + fixP->fx_frag->fr_address; | |
00adf2d4 JB |
21546 | return (base + 4) & ~3; |
21547 | ||
2fc8bdac ZW |
21548 | /* ARM mode branches are offset by +8. However, the Windows CE |
21549 | loader expects the relocation not to take this into account. */ | |
267bf995 | 21550 | case BFD_RELOC_ARM_PCREL_BLX: |
486499d0 CL |
21551 | if (fixP->fx_addsy |
21552 | && (S_GET_SEGMENT (fixP->fx_addsy) == seg) | |
34e77a92 | 21553 | && !S_FORCE_RELOC (fixP->fx_addsy, TRUE) |
477330fc RM |
21554 | && ARM_IS_FUNC (fixP->fx_addsy) |
21555 | && ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v5t)) | |
21556 | base = fixP->fx_where + fixP->fx_frag->fr_address; | |
486499d0 | 21557 | return base + 8; |
267bf995 | 21558 | |
486499d0 CL |
21559 | case BFD_RELOC_ARM_PCREL_CALL: |
21560 | if (fixP->fx_addsy | |
21561 | && (S_GET_SEGMENT (fixP->fx_addsy) == seg) | |
34e77a92 | 21562 | && !S_FORCE_RELOC (fixP->fx_addsy, TRUE) |
477330fc RM |
21563 | && THUMB_IS_FUNC (fixP->fx_addsy) |
21564 | && ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v5t)) | |
21565 | base = fixP->fx_where + fixP->fx_frag->fr_address; | |
486499d0 | 21566 | return base + 8; |
267bf995 | 21567 | |
2fc8bdac | 21568 | case BFD_RELOC_ARM_PCREL_BRANCH: |
39b41c9c | 21569 | case BFD_RELOC_ARM_PCREL_JUMP: |
2fc8bdac | 21570 | case BFD_RELOC_ARM_PLT32: |
c19d1205 | 21571 | #ifdef TE_WINCE |
5f4273c7 | 21572 | /* When handling fixups immediately, because we have already |
477330fc | 21573 | discovered the value of a symbol, or the address of the frag involved |
53baae48 | 21574 | we must account for the offset by +8, as the OS loader will never see the reloc. |
477330fc RM |
21575 | see fixup_segment() in write.c |
21576 | The S_IS_EXTERNAL test handles the case of global symbols. | |
21577 | Those need the calculated base, not just the pipe compensation the linker will need. */ | |
53baae48 NC |
21578 | if (fixP->fx_pcrel |
21579 | && fixP->fx_addsy != NULL | |
21580 | && (S_GET_SEGMENT (fixP->fx_addsy) == seg) | |
21581 | && (S_IS_EXTERNAL (fixP->fx_addsy) || !arm_force_relocation (fixP))) | |
21582 | return base + 8; | |
2fc8bdac | 21583 | return base; |
c19d1205 | 21584 | #else |
2fc8bdac | 21585 | return base + 8; |
c19d1205 | 21586 | #endif |
2fc8bdac | 21587 | |
267bf995 | 21588 | |
2fc8bdac ZW |
21589 | /* ARM mode loads relative to PC are also offset by +8. Unlike |
21590 | branches, the Windows CE loader *does* expect the relocation | |
21591 | to take this into account. */ | |
21592 | case BFD_RELOC_ARM_OFFSET_IMM: | |
21593 | case BFD_RELOC_ARM_OFFSET_IMM8: | |
21594 | case BFD_RELOC_ARM_HWLITERAL: | |
21595 | case BFD_RELOC_ARM_LITERAL: | |
21596 | case BFD_RELOC_ARM_CP_OFF_IMM: | |
21597 | return base + 8; | |
21598 | ||
21599 | ||
21600 | /* Other PC-relative relocations are un-offset. */ | |
21601 | default: | |
21602 | return base; | |
21603 | } | |
bfae80f2 RE |
21604 | } |
21605 | ||
c19d1205 ZW |
21606 | /* Under ELF we need to default _GLOBAL_OFFSET_TABLE. |
21607 | Otherwise we have no need to default values of symbols. */ | |
21608 | ||
21609 | symbolS * | |
21610 | md_undefined_symbol (char * name ATTRIBUTE_UNUSED) | |
bfae80f2 | 21611 | { |
c19d1205 ZW |
21612 | #ifdef OBJ_ELF |
21613 | if (name[0] == '_' && name[1] == 'G' | |
21614 | && streq (name, GLOBAL_OFFSET_TABLE_NAME)) | |
21615 | { | |
21616 | if (!GOT_symbol) | |
21617 | { | |
21618 | if (symbol_find (name)) | |
bd3ba5d1 | 21619 | as_bad (_("GOT already in the symbol table")); |
bfae80f2 | 21620 | |
c19d1205 ZW |
21621 | GOT_symbol = symbol_new (name, undefined_section, |
21622 | (valueT) 0, & zero_address_frag); | |
21623 | } | |
bfae80f2 | 21624 | |
c19d1205 | 21625 | return GOT_symbol; |
bfae80f2 | 21626 | } |
c19d1205 | 21627 | #endif |
bfae80f2 | 21628 | |
c921be7d | 21629 | return NULL; |
bfae80f2 RE |
21630 | } |
21631 | ||
55cf6793 | 21632 | /* Subroutine of md_apply_fix. Check to see if an immediate can be |
c19d1205 ZW |
21633 | computed as two separate immediate values, added together. We |
21634 | already know that this value cannot be computed by just one ARM | |
21635 | instruction. */ | |
21636 | ||
21637 | static unsigned int | |
21638 | validate_immediate_twopart (unsigned int val, | |
21639 | unsigned int * highpart) | |
bfae80f2 | 21640 | { |
c19d1205 ZW |
21641 | unsigned int a; |
21642 | unsigned int i; | |
bfae80f2 | 21643 | |
c19d1205 ZW |
21644 | for (i = 0; i < 32; i += 2) |
21645 | if (((a = rotate_left (val, i)) & 0xff) != 0) | |
21646 | { | |
21647 | if (a & 0xff00) | |
21648 | { | |
21649 | if (a & ~ 0xffff) | |
21650 | continue; | |
21651 | * highpart = (a >> 8) | ((i + 24) << 7); | |
21652 | } | |
21653 | else if (a & 0xff0000) | |
21654 | { | |
21655 | if (a & 0xff000000) | |
21656 | continue; | |
21657 | * highpart = (a >> 16) | ((i + 16) << 7); | |
21658 | } | |
21659 | else | |
21660 | { | |
9c2799c2 | 21661 | gas_assert (a & 0xff000000); |
c19d1205 ZW |
21662 | * highpart = (a >> 24) | ((i + 8) << 7); |
21663 | } | |
bfae80f2 | 21664 | |
c19d1205 ZW |
21665 | return (a & 0xff) | (i << 7); |
21666 | } | |
bfae80f2 | 21667 | |
c19d1205 | 21668 | return FAIL; |
bfae80f2 RE |
21669 | } |
21670 | ||
c19d1205 ZW |
21671 | static int |
21672 | validate_offset_imm (unsigned int val, int hwse) | |
21673 | { | |
21674 | if ((hwse && val > 255) || val > 4095) | |
21675 | return FAIL; | |
21676 | return val; | |
21677 | } | |
bfae80f2 | 21678 | |
55cf6793 | 21679 | /* Subroutine of md_apply_fix. Do those data_ops which can take a |
c19d1205 ZW |
21680 | negative immediate constant by altering the instruction. A bit of |
21681 | a hack really. | |
21682 | MOV <-> MVN | |
21683 | AND <-> BIC | |
21684 | ADC <-> SBC | |
21685 | by inverting the second operand, and | |
21686 | ADD <-> SUB | |
21687 | CMP <-> CMN | |
21688 | by negating the second operand. */ | |
bfae80f2 | 21689 | |
c19d1205 ZW |
21690 | static int |
21691 | negate_data_op (unsigned long * instruction, | |
21692 | unsigned long value) | |
bfae80f2 | 21693 | { |
c19d1205 ZW |
21694 | int op, new_inst; |
21695 | unsigned long negated, inverted; | |
bfae80f2 | 21696 | |
c19d1205 ZW |
21697 | negated = encode_arm_immediate (-value); |
21698 | inverted = encode_arm_immediate (~value); | |
bfae80f2 | 21699 | |
c19d1205 ZW |
21700 | op = (*instruction >> DATA_OP_SHIFT) & 0xf; |
21701 | switch (op) | |
bfae80f2 | 21702 | { |
c19d1205 ZW |
21703 | /* First negates. */ |
21704 | case OPCODE_SUB: /* ADD <-> SUB */ | |
21705 | new_inst = OPCODE_ADD; | |
21706 | value = negated; | |
21707 | break; | |
bfae80f2 | 21708 | |
c19d1205 ZW |
21709 | case OPCODE_ADD: |
21710 | new_inst = OPCODE_SUB; | |
21711 | value = negated; | |
21712 | break; | |
bfae80f2 | 21713 | |
c19d1205 ZW |
21714 | case OPCODE_CMP: /* CMP <-> CMN */ |
21715 | new_inst = OPCODE_CMN; | |
21716 | value = negated; | |
21717 | break; | |
bfae80f2 | 21718 | |
c19d1205 ZW |
21719 | case OPCODE_CMN: |
21720 | new_inst = OPCODE_CMP; | |
21721 | value = negated; | |
21722 | break; | |
bfae80f2 | 21723 | |
c19d1205 ZW |
21724 | /* Now Inverted ops. */ |
21725 | case OPCODE_MOV: /* MOV <-> MVN */ | |
21726 | new_inst = OPCODE_MVN; | |
21727 | value = inverted; | |
21728 | break; | |
bfae80f2 | 21729 | |
c19d1205 ZW |
21730 | case OPCODE_MVN: |
21731 | new_inst = OPCODE_MOV; | |
21732 | value = inverted; | |
21733 | break; | |
bfae80f2 | 21734 | |
c19d1205 ZW |
21735 | case OPCODE_AND: /* AND <-> BIC */ |
21736 | new_inst = OPCODE_BIC; | |
21737 | value = inverted; | |
21738 | break; | |
bfae80f2 | 21739 | |
c19d1205 ZW |
21740 | case OPCODE_BIC: |
21741 | new_inst = OPCODE_AND; | |
21742 | value = inverted; | |
21743 | break; | |
bfae80f2 | 21744 | |
c19d1205 ZW |
21745 | case OPCODE_ADC: /* ADC <-> SBC */ |
21746 | new_inst = OPCODE_SBC; | |
21747 | value = inverted; | |
21748 | break; | |
bfae80f2 | 21749 | |
c19d1205 ZW |
21750 | case OPCODE_SBC: |
21751 | new_inst = OPCODE_ADC; | |
21752 | value = inverted; | |
21753 | break; | |
bfae80f2 | 21754 | |
c19d1205 ZW |
21755 | /* We cannot do anything. */ |
21756 | default: | |
21757 | return FAIL; | |
b99bd4ef NC |
21758 | } |
21759 | ||
c19d1205 ZW |
21760 | if (value == (unsigned) FAIL) |
21761 | return FAIL; | |
21762 | ||
21763 | *instruction &= OPCODE_MASK; | |
21764 | *instruction |= new_inst << DATA_OP_SHIFT; | |
21765 | return value; | |
b99bd4ef NC |
21766 | } |
21767 | ||
ef8d22e6 PB |
21768 | /* Like negate_data_op, but for Thumb-2. */ |
21769 | ||
21770 | static unsigned int | |
16dd5e42 | 21771 | thumb32_negate_data_op (offsetT *instruction, unsigned int value) |
ef8d22e6 PB |
21772 | { |
21773 | int op, new_inst; | |
21774 | int rd; | |
16dd5e42 | 21775 | unsigned int negated, inverted; |
ef8d22e6 PB |
21776 | |
21777 | negated = encode_thumb32_immediate (-value); | |
21778 | inverted = encode_thumb32_immediate (~value); | |
21779 | ||
21780 | rd = (*instruction >> 8) & 0xf; | |
21781 | op = (*instruction >> T2_DATA_OP_SHIFT) & 0xf; | |
21782 | switch (op) | |
21783 | { | |
21784 | /* ADD <-> SUB. Includes CMP <-> CMN. */ | |
21785 | case T2_OPCODE_SUB: | |
21786 | new_inst = T2_OPCODE_ADD; | |
21787 | value = negated; | |
21788 | break; | |
21789 | ||
21790 | case T2_OPCODE_ADD: | |
21791 | new_inst = T2_OPCODE_SUB; | |
21792 | value = negated; | |
21793 | break; | |
21794 | ||
21795 | /* ORR <-> ORN. Includes MOV <-> MVN. */ | |
21796 | case T2_OPCODE_ORR: | |
21797 | new_inst = T2_OPCODE_ORN; | |
21798 | value = inverted; | |
21799 | break; | |
21800 | ||
21801 | case T2_OPCODE_ORN: | |
21802 | new_inst = T2_OPCODE_ORR; | |
21803 | value = inverted; | |
21804 | break; | |
21805 | ||
21806 | /* AND <-> BIC. TST has no inverted equivalent. */ | |
21807 | case T2_OPCODE_AND: | |
21808 | new_inst = T2_OPCODE_BIC; | |
21809 | if (rd == 15) | |
21810 | value = FAIL; | |
21811 | else | |
21812 | value = inverted; | |
21813 | break; | |
21814 | ||
21815 | case T2_OPCODE_BIC: | |
21816 | new_inst = T2_OPCODE_AND; | |
21817 | value = inverted; | |
21818 | break; | |
21819 | ||
21820 | /* ADC <-> SBC */ | |
21821 | case T2_OPCODE_ADC: | |
21822 | new_inst = T2_OPCODE_SBC; | |
21823 | value = inverted; | |
21824 | break; | |
21825 | ||
21826 | case T2_OPCODE_SBC: | |
21827 | new_inst = T2_OPCODE_ADC; | |
21828 | value = inverted; | |
21829 | break; | |
21830 | ||
21831 | /* We cannot do anything. */ | |
21832 | default: | |
21833 | return FAIL; | |
21834 | } | |
21835 | ||
16dd5e42 | 21836 | if (value == (unsigned int)FAIL) |
ef8d22e6 PB |
21837 | return FAIL; |
21838 | ||
21839 | *instruction &= T2_OPCODE_MASK; | |
21840 | *instruction |= new_inst << T2_DATA_OP_SHIFT; | |
21841 | return value; | |
21842 | } | |
21843 | ||
8f06b2d8 PB |
21844 | /* Read a 32-bit thumb instruction from buf. */ |
21845 | static unsigned long | |
21846 | get_thumb32_insn (char * buf) | |
21847 | { | |
21848 | unsigned long insn; | |
21849 | insn = md_chars_to_number (buf, THUMB_SIZE) << 16; | |
21850 | insn |= md_chars_to_number (buf + THUMB_SIZE, THUMB_SIZE); | |
21851 | ||
21852 | return insn; | |
21853 | } | |
21854 | ||
a8bc6c78 PB |
21855 | |
21856 | /* We usually want to set the low bit on the address of thumb function | |
21857 | symbols. In particular .word foo - . should have the low bit set. | |
21858 | Generic code tries to fold the difference of two symbols to | |
21859 | a constant. Prevent this and force a relocation when the first symbols | |
21860 | is a thumb function. */ | |
c921be7d NC |
21861 | |
21862 | bfd_boolean | |
a8bc6c78 PB |
21863 | arm_optimize_expr (expressionS *l, operatorT op, expressionS *r) |
21864 | { | |
21865 | if (op == O_subtract | |
21866 | && l->X_op == O_symbol | |
21867 | && r->X_op == O_symbol | |
21868 | && THUMB_IS_FUNC (l->X_add_symbol)) | |
21869 | { | |
21870 | l->X_op = O_subtract; | |
21871 | l->X_op_symbol = r->X_add_symbol; | |
21872 | l->X_add_number -= r->X_add_number; | |
c921be7d | 21873 | return TRUE; |
a8bc6c78 | 21874 | } |
c921be7d | 21875 | |
a8bc6c78 | 21876 | /* Process as normal. */ |
c921be7d | 21877 | return FALSE; |
a8bc6c78 PB |
21878 | } |
21879 | ||
4a42ebbc RR |
21880 | /* Encode Thumb2 unconditional branches and calls. The encoding |
21881 | for the 2 are identical for the immediate values. */ | |
21882 | ||
21883 | static void | |
21884 | encode_thumb2_b_bl_offset (char * buf, offsetT value) | |
21885 | { | |
21886 | #define T2I1I2MASK ((1 << 13) | (1 << 11)) | |
21887 | offsetT newval; | |
21888 | offsetT newval2; | |
21889 | addressT S, I1, I2, lo, hi; | |
21890 | ||
21891 | S = (value >> 24) & 0x01; | |
21892 | I1 = (value >> 23) & 0x01; | |
21893 | I2 = (value >> 22) & 0x01; | |
21894 | hi = (value >> 12) & 0x3ff; | |
fa94de6b | 21895 | lo = (value >> 1) & 0x7ff; |
4a42ebbc RR |
21896 | newval = md_chars_to_number (buf, THUMB_SIZE); |
21897 | newval2 = md_chars_to_number (buf + THUMB_SIZE, THUMB_SIZE); | |
21898 | newval |= (S << 10) | hi; | |
21899 | newval2 &= ~T2I1I2MASK; | |
21900 | newval2 |= (((I1 ^ S) << 13) | ((I2 ^ S) << 11) | lo) ^ T2I1I2MASK; | |
21901 | md_number_to_chars (buf, newval, THUMB_SIZE); | |
21902 | md_number_to_chars (buf + THUMB_SIZE, newval2, THUMB_SIZE); | |
21903 | } | |
21904 | ||
c19d1205 | 21905 | void |
55cf6793 | 21906 | md_apply_fix (fixS * fixP, |
c19d1205 ZW |
21907 | valueT * valP, |
21908 | segT seg) | |
21909 | { | |
21910 | offsetT value = * valP; | |
21911 | offsetT newval; | |
21912 | unsigned int newimm; | |
21913 | unsigned long temp; | |
21914 | int sign; | |
21915 | char * buf = fixP->fx_where + fixP->fx_frag->fr_literal; | |
b99bd4ef | 21916 | |
9c2799c2 | 21917 | gas_assert (fixP->fx_r_type <= BFD_RELOC_UNUSED); |
b99bd4ef | 21918 | |
c19d1205 | 21919 | /* Note whether this will delete the relocation. */ |
4962c51a | 21920 | |
c19d1205 ZW |
21921 | if (fixP->fx_addsy == 0 && !fixP->fx_pcrel) |
21922 | fixP->fx_done = 1; | |
b99bd4ef | 21923 | |
adbaf948 | 21924 | /* On a 64-bit host, silently truncate 'value' to 32 bits for |
5f4273c7 | 21925 | consistency with the behaviour on 32-bit hosts. Remember value |
adbaf948 ZW |
21926 | for emit_reloc. */ |
21927 | value &= 0xffffffff; | |
21928 | value ^= 0x80000000; | |
5f4273c7 | 21929 | value -= 0x80000000; |
adbaf948 ZW |
21930 | |
21931 | *valP = value; | |
c19d1205 | 21932 | fixP->fx_addnumber = value; |
b99bd4ef | 21933 | |
adbaf948 ZW |
21934 | /* Same treatment for fixP->fx_offset. */ |
21935 | fixP->fx_offset &= 0xffffffff; | |
21936 | fixP->fx_offset ^= 0x80000000; | |
21937 | fixP->fx_offset -= 0x80000000; | |
21938 | ||
c19d1205 | 21939 | switch (fixP->fx_r_type) |
b99bd4ef | 21940 | { |
c19d1205 ZW |
21941 | case BFD_RELOC_NONE: |
21942 | /* This will need to go in the object file. */ | |
21943 | fixP->fx_done = 0; | |
21944 | break; | |
b99bd4ef | 21945 | |
c19d1205 ZW |
21946 | case BFD_RELOC_ARM_IMMEDIATE: |
21947 | /* We claim that this fixup has been processed here, | |
21948 | even if in fact we generate an error because we do | |
21949 | not have a reloc for it, so tc_gen_reloc will reject it. */ | |
21950 | fixP->fx_done = 1; | |
b99bd4ef | 21951 | |
77db8e2e | 21952 | if (fixP->fx_addsy) |
b99bd4ef | 21953 | { |
77db8e2e | 21954 | const char *msg = 0; |
b99bd4ef | 21955 | |
77db8e2e NC |
21956 | if (! S_IS_DEFINED (fixP->fx_addsy)) |
21957 | msg = _("undefined symbol %s used as an immediate value"); | |
21958 | else if (S_GET_SEGMENT (fixP->fx_addsy) != seg) | |
21959 | msg = _("symbol %s is in a different section"); | |
21960 | else if (S_IS_WEAK (fixP->fx_addsy)) | |
21961 | msg = _("symbol %s is weak and may be overridden later"); | |
21962 | ||
21963 | if (msg) | |
21964 | { | |
21965 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
21966 | msg, S_GET_NAME (fixP->fx_addsy)); | |
21967 | break; | |
21968 | } | |
42e5fcbf AS |
21969 | } |
21970 | ||
c19d1205 ZW |
21971 | temp = md_chars_to_number (buf, INSN_SIZE); |
21972 | ||
5e73442d SL |
21973 | /* If the offset is negative, we should use encoding A2 for ADR. */ |
21974 | if ((temp & 0xfff0000) == 0x28f0000 && value < 0) | |
21975 | newimm = negate_data_op (&temp, value); | |
21976 | else | |
21977 | { | |
21978 | newimm = encode_arm_immediate (value); | |
21979 | ||
21980 | /* If the instruction will fail, see if we can fix things up by | |
21981 | changing the opcode. */ | |
21982 | if (newimm == (unsigned int) FAIL) | |
21983 | newimm = negate_data_op (&temp, value); | |
21984 | } | |
21985 | ||
21986 | if (newimm == (unsigned int) FAIL) | |
b99bd4ef | 21987 | { |
c19d1205 ZW |
21988 | as_bad_where (fixP->fx_file, fixP->fx_line, |
21989 | _("invalid constant (%lx) after fixup"), | |
21990 | (unsigned long) value); | |
21991 | break; | |
b99bd4ef | 21992 | } |
b99bd4ef | 21993 | |
c19d1205 ZW |
21994 | newimm |= (temp & 0xfffff000); |
21995 | md_number_to_chars (buf, (valueT) newimm, INSN_SIZE); | |
21996 | break; | |
b99bd4ef | 21997 | |
c19d1205 ZW |
21998 | case BFD_RELOC_ARM_ADRL_IMMEDIATE: |
21999 | { | |
22000 | unsigned int highpart = 0; | |
22001 | unsigned int newinsn = 0xe1a00000; /* nop. */ | |
b99bd4ef | 22002 | |
77db8e2e | 22003 | if (fixP->fx_addsy) |
42e5fcbf | 22004 | { |
77db8e2e | 22005 | const char *msg = 0; |
42e5fcbf | 22006 | |
77db8e2e NC |
22007 | if (! S_IS_DEFINED (fixP->fx_addsy)) |
22008 | msg = _("undefined symbol %s used as an immediate value"); | |
22009 | else if (S_GET_SEGMENT (fixP->fx_addsy) != seg) | |
22010 | msg = _("symbol %s is in a different section"); | |
22011 | else if (S_IS_WEAK (fixP->fx_addsy)) | |
22012 | msg = _("symbol %s is weak and may be overridden later"); | |
42e5fcbf | 22013 | |
77db8e2e NC |
22014 | if (msg) |
22015 | { | |
22016 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22017 | msg, S_GET_NAME (fixP->fx_addsy)); | |
22018 | break; | |
22019 | } | |
22020 | } | |
fa94de6b | 22021 | |
c19d1205 ZW |
22022 | newimm = encode_arm_immediate (value); |
22023 | temp = md_chars_to_number (buf, INSN_SIZE); | |
b99bd4ef | 22024 | |
c19d1205 ZW |
22025 | /* If the instruction will fail, see if we can fix things up by |
22026 | changing the opcode. */ | |
22027 | if (newimm == (unsigned int) FAIL | |
22028 | && (newimm = negate_data_op (& temp, value)) == (unsigned int) FAIL) | |
22029 | { | |
22030 | /* No ? OK - try using two ADD instructions to generate | |
22031 | the value. */ | |
22032 | newimm = validate_immediate_twopart (value, & highpart); | |
b99bd4ef | 22033 | |
c19d1205 ZW |
22034 | /* Yes - then make sure that the second instruction is |
22035 | also an add. */ | |
22036 | if (newimm != (unsigned int) FAIL) | |
22037 | newinsn = temp; | |
22038 | /* Still No ? Try using a negated value. */ | |
22039 | else if ((newimm = validate_immediate_twopart (- value, & highpart)) != (unsigned int) FAIL) | |
22040 | temp = newinsn = (temp & OPCODE_MASK) | OPCODE_SUB << DATA_OP_SHIFT; | |
22041 | /* Otherwise - give up. */ | |
22042 | else | |
22043 | { | |
22044 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22045 | _("unable to compute ADRL instructions for PC offset of 0x%lx"), | |
22046 | (long) value); | |
22047 | break; | |
22048 | } | |
b99bd4ef | 22049 | |
c19d1205 ZW |
22050 | /* Replace the first operand in the 2nd instruction (which |
22051 | is the PC) with the destination register. We have | |
22052 | already added in the PC in the first instruction and we | |
22053 | do not want to do it again. */ | |
22054 | newinsn &= ~ 0xf0000; | |
22055 | newinsn |= ((newinsn & 0x0f000) << 4); | |
22056 | } | |
b99bd4ef | 22057 | |
c19d1205 ZW |
22058 | newimm |= (temp & 0xfffff000); |
22059 | md_number_to_chars (buf, (valueT) newimm, INSN_SIZE); | |
b99bd4ef | 22060 | |
c19d1205 ZW |
22061 | highpart |= (newinsn & 0xfffff000); |
22062 | md_number_to_chars (buf + INSN_SIZE, (valueT) highpart, INSN_SIZE); | |
22063 | } | |
22064 | break; | |
b99bd4ef | 22065 | |
c19d1205 | 22066 | case BFD_RELOC_ARM_OFFSET_IMM: |
00a97672 RS |
22067 | if (!fixP->fx_done && seg->use_rela_p) |
22068 | value = 0; | |
22069 | ||
c19d1205 | 22070 | case BFD_RELOC_ARM_LITERAL: |
26d97720 | 22071 | sign = value > 0; |
b99bd4ef | 22072 | |
c19d1205 ZW |
22073 | if (value < 0) |
22074 | value = - value; | |
b99bd4ef | 22075 | |
c19d1205 | 22076 | if (validate_offset_imm (value, 0) == FAIL) |
f03698e6 | 22077 | { |
c19d1205 ZW |
22078 | if (fixP->fx_r_type == BFD_RELOC_ARM_LITERAL) |
22079 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22080 | _("invalid literal constant: pool needs to be closer")); | |
22081 | else | |
22082 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22083 | _("bad immediate value for offset (%ld)"), | |
22084 | (long) value); | |
22085 | break; | |
f03698e6 RE |
22086 | } |
22087 | ||
c19d1205 | 22088 | newval = md_chars_to_number (buf, INSN_SIZE); |
26d97720 NS |
22089 | if (value == 0) |
22090 | newval &= 0xfffff000; | |
22091 | else | |
22092 | { | |
22093 | newval &= 0xff7ff000; | |
22094 | newval |= value | (sign ? INDEX_UP : 0); | |
22095 | } | |
c19d1205 ZW |
22096 | md_number_to_chars (buf, newval, INSN_SIZE); |
22097 | break; | |
b99bd4ef | 22098 | |
c19d1205 ZW |
22099 | case BFD_RELOC_ARM_OFFSET_IMM8: |
22100 | case BFD_RELOC_ARM_HWLITERAL: | |
26d97720 | 22101 | sign = value > 0; |
b99bd4ef | 22102 | |
c19d1205 ZW |
22103 | if (value < 0) |
22104 | value = - value; | |
b99bd4ef | 22105 | |
c19d1205 | 22106 | if (validate_offset_imm (value, 1) == FAIL) |
b99bd4ef | 22107 | { |
c19d1205 ZW |
22108 | if (fixP->fx_r_type == BFD_RELOC_ARM_HWLITERAL) |
22109 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22110 | _("invalid literal constant: pool needs to be closer")); | |
22111 | else | |
427d0db6 RM |
22112 | as_bad_where (fixP->fx_file, fixP->fx_line, |
22113 | _("bad immediate value for 8-bit offset (%ld)"), | |
22114 | (long) value); | |
c19d1205 | 22115 | break; |
b99bd4ef NC |
22116 | } |
22117 | ||
c19d1205 | 22118 | newval = md_chars_to_number (buf, INSN_SIZE); |
26d97720 NS |
22119 | if (value == 0) |
22120 | newval &= 0xfffff0f0; | |
22121 | else | |
22122 | { | |
22123 | newval &= 0xff7ff0f0; | |
22124 | newval |= ((value >> 4) << 8) | (value & 0xf) | (sign ? INDEX_UP : 0); | |
22125 | } | |
c19d1205 ZW |
22126 | md_number_to_chars (buf, newval, INSN_SIZE); |
22127 | break; | |
b99bd4ef | 22128 | |
c19d1205 ZW |
22129 | case BFD_RELOC_ARM_T32_OFFSET_U8: |
22130 | if (value < 0 || value > 1020 || value % 4 != 0) | |
22131 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22132 | _("bad immediate value for offset (%ld)"), (long) value); | |
22133 | value /= 4; | |
b99bd4ef | 22134 | |
c19d1205 | 22135 | newval = md_chars_to_number (buf+2, THUMB_SIZE); |
c19d1205 ZW |
22136 | newval |= value; |
22137 | md_number_to_chars (buf+2, newval, THUMB_SIZE); | |
22138 | break; | |
b99bd4ef | 22139 | |
c19d1205 ZW |
22140 | case BFD_RELOC_ARM_T32_OFFSET_IMM: |
22141 | /* This is a complicated relocation used for all varieties of Thumb32 | |
22142 | load/store instruction with immediate offset: | |
22143 | ||
22144 | 1110 100P u1WL NNNN XXXX YYYY iiii iiii - +/-(U) pre/post(P) 8-bit, | |
477330fc | 22145 | *4, optional writeback(W) |
c19d1205 ZW |
22146 | (doubleword load/store) |
22147 | ||
22148 | 1111 100S uTTL 1111 XXXX iiii iiii iiii - +/-(U) 12-bit PC-rel | |
22149 | 1111 100S 0TTL NNNN XXXX 1Pu1 iiii iiii - +/-(U) pre/post(P) 8-bit | |
22150 | 1111 100S 0TTL NNNN XXXX 1110 iiii iiii - positive 8-bit (T instruction) | |
22151 | 1111 100S 1TTL NNNN XXXX iiii iiii iiii - positive 12-bit | |
22152 | 1111 100S 0TTL NNNN XXXX 1100 iiii iiii - negative 8-bit | |
22153 | ||
22154 | Uppercase letters indicate bits that are already encoded at | |
22155 | this point. Lowercase letters are our problem. For the | |
22156 | second block of instructions, the secondary opcode nybble | |
22157 | (bits 8..11) is present, and bit 23 is zero, even if this is | |
22158 | a PC-relative operation. */ | |
22159 | newval = md_chars_to_number (buf, THUMB_SIZE); | |
22160 | newval <<= 16; | |
22161 | newval |= md_chars_to_number (buf+THUMB_SIZE, THUMB_SIZE); | |
b99bd4ef | 22162 | |
c19d1205 | 22163 | if ((newval & 0xf0000000) == 0xe0000000) |
b99bd4ef | 22164 | { |
c19d1205 ZW |
22165 | /* Doubleword load/store: 8-bit offset, scaled by 4. */ |
22166 | if (value >= 0) | |
22167 | newval |= (1 << 23); | |
22168 | else | |
22169 | value = -value; | |
22170 | if (value % 4 != 0) | |
22171 | { | |
22172 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22173 | _("offset not a multiple of 4")); | |
22174 | break; | |
22175 | } | |
22176 | value /= 4; | |
216d22bc | 22177 | if (value > 0xff) |
c19d1205 ZW |
22178 | { |
22179 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22180 | _("offset out of range")); | |
22181 | break; | |
22182 | } | |
22183 | newval &= ~0xff; | |
b99bd4ef | 22184 | } |
c19d1205 | 22185 | else if ((newval & 0x000f0000) == 0x000f0000) |
b99bd4ef | 22186 | { |
c19d1205 ZW |
22187 | /* PC-relative, 12-bit offset. */ |
22188 | if (value >= 0) | |
22189 | newval |= (1 << 23); | |
22190 | else | |
22191 | value = -value; | |
216d22bc | 22192 | if (value > 0xfff) |
c19d1205 ZW |
22193 | { |
22194 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22195 | _("offset out of range")); | |
22196 | break; | |
22197 | } | |
22198 | newval &= ~0xfff; | |
b99bd4ef | 22199 | } |
c19d1205 | 22200 | else if ((newval & 0x00000100) == 0x00000100) |
b99bd4ef | 22201 | { |
c19d1205 ZW |
22202 | /* Writeback: 8-bit, +/- offset. */ |
22203 | if (value >= 0) | |
22204 | newval |= (1 << 9); | |
22205 | else | |
22206 | value = -value; | |
216d22bc | 22207 | if (value > 0xff) |
c19d1205 ZW |
22208 | { |
22209 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22210 | _("offset out of range")); | |
22211 | break; | |
22212 | } | |
22213 | newval &= ~0xff; | |
b99bd4ef | 22214 | } |
c19d1205 | 22215 | else if ((newval & 0x00000f00) == 0x00000e00) |
b99bd4ef | 22216 | { |
c19d1205 | 22217 | /* T-instruction: positive 8-bit offset. */ |
216d22bc | 22218 | if (value < 0 || value > 0xff) |
b99bd4ef | 22219 | { |
c19d1205 ZW |
22220 | as_bad_where (fixP->fx_file, fixP->fx_line, |
22221 | _("offset out of range")); | |
22222 | break; | |
b99bd4ef | 22223 | } |
c19d1205 ZW |
22224 | newval &= ~0xff; |
22225 | newval |= value; | |
b99bd4ef NC |
22226 | } |
22227 | else | |
b99bd4ef | 22228 | { |
c19d1205 ZW |
22229 | /* Positive 12-bit or negative 8-bit offset. */ |
22230 | int limit; | |
22231 | if (value >= 0) | |
b99bd4ef | 22232 | { |
c19d1205 ZW |
22233 | newval |= (1 << 23); |
22234 | limit = 0xfff; | |
22235 | } | |
22236 | else | |
22237 | { | |
22238 | value = -value; | |
22239 | limit = 0xff; | |
22240 | } | |
22241 | if (value > limit) | |
22242 | { | |
22243 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22244 | _("offset out of range")); | |
22245 | break; | |
b99bd4ef | 22246 | } |
c19d1205 | 22247 | newval &= ~limit; |
b99bd4ef | 22248 | } |
b99bd4ef | 22249 | |
c19d1205 ZW |
22250 | newval |= value; |
22251 | md_number_to_chars (buf, (newval >> 16) & 0xffff, THUMB_SIZE); | |
22252 | md_number_to_chars (buf + THUMB_SIZE, newval & 0xffff, THUMB_SIZE); | |
22253 | break; | |
404ff6b5 | 22254 | |
c19d1205 ZW |
22255 | case BFD_RELOC_ARM_SHIFT_IMM: |
22256 | newval = md_chars_to_number (buf, INSN_SIZE); | |
22257 | if (((unsigned long) value) > 32 | |
22258 | || (value == 32 | |
22259 | && (((newval & 0x60) == 0) || (newval & 0x60) == 0x60))) | |
22260 | { | |
22261 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22262 | _("shift expression is too large")); | |
22263 | break; | |
22264 | } | |
404ff6b5 | 22265 | |
c19d1205 ZW |
22266 | if (value == 0) |
22267 | /* Shifts of zero must be done as lsl. */ | |
22268 | newval &= ~0x60; | |
22269 | else if (value == 32) | |
22270 | value = 0; | |
22271 | newval &= 0xfffff07f; | |
22272 | newval |= (value & 0x1f) << 7; | |
22273 | md_number_to_chars (buf, newval, INSN_SIZE); | |
22274 | break; | |
404ff6b5 | 22275 | |
c19d1205 | 22276 | case BFD_RELOC_ARM_T32_IMMEDIATE: |
16805f35 | 22277 | case BFD_RELOC_ARM_T32_ADD_IMM: |
92e90b6e | 22278 | case BFD_RELOC_ARM_T32_IMM12: |
e9f89963 | 22279 | case BFD_RELOC_ARM_T32_ADD_PC12: |
c19d1205 ZW |
22280 | /* We claim that this fixup has been processed here, |
22281 | even if in fact we generate an error because we do | |
22282 | not have a reloc for it, so tc_gen_reloc will reject it. */ | |
22283 | fixP->fx_done = 1; | |
404ff6b5 | 22284 | |
c19d1205 ZW |
22285 | if (fixP->fx_addsy |
22286 | && ! S_IS_DEFINED (fixP->fx_addsy)) | |
22287 | { | |
22288 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22289 | _("undefined symbol %s used as an immediate value"), | |
22290 | S_GET_NAME (fixP->fx_addsy)); | |
22291 | break; | |
22292 | } | |
404ff6b5 | 22293 | |
c19d1205 ZW |
22294 | newval = md_chars_to_number (buf, THUMB_SIZE); |
22295 | newval <<= 16; | |
22296 | newval |= md_chars_to_number (buf+2, THUMB_SIZE); | |
404ff6b5 | 22297 | |
16805f35 PB |
22298 | newimm = FAIL; |
22299 | if (fixP->fx_r_type == BFD_RELOC_ARM_T32_IMMEDIATE | |
22300 | || fixP->fx_r_type == BFD_RELOC_ARM_T32_ADD_IMM) | |
ef8d22e6 PB |
22301 | { |
22302 | newimm = encode_thumb32_immediate (value); | |
22303 | if (newimm == (unsigned int) FAIL) | |
22304 | newimm = thumb32_negate_data_op (&newval, value); | |
22305 | } | |
16805f35 PB |
22306 | if (fixP->fx_r_type != BFD_RELOC_ARM_T32_IMMEDIATE |
22307 | && newimm == (unsigned int) FAIL) | |
92e90b6e | 22308 | { |
16805f35 PB |
22309 | /* Turn add/sum into addw/subw. */ |
22310 | if (fixP->fx_r_type == BFD_RELOC_ARM_T32_ADD_IMM) | |
22311 | newval = (newval & 0xfeffffff) | 0x02000000; | |
40f246e3 NC |
22312 | /* No flat 12-bit imm encoding for addsw/subsw. */ |
22313 | if ((newval & 0x00100000) == 0) | |
e9f89963 | 22314 | { |
40f246e3 NC |
22315 | /* 12 bit immediate for addw/subw. */ |
22316 | if (value < 0) | |
22317 | { | |
22318 | value = -value; | |
22319 | newval ^= 0x00a00000; | |
22320 | } | |
22321 | if (value > 0xfff) | |
22322 | newimm = (unsigned int) FAIL; | |
22323 | else | |
22324 | newimm = value; | |
e9f89963 | 22325 | } |
92e90b6e | 22326 | } |
cc8a6dd0 | 22327 | |
c19d1205 | 22328 | if (newimm == (unsigned int)FAIL) |
3631a3c8 | 22329 | { |
c19d1205 ZW |
22330 | as_bad_where (fixP->fx_file, fixP->fx_line, |
22331 | _("invalid constant (%lx) after fixup"), | |
22332 | (unsigned long) value); | |
22333 | break; | |
3631a3c8 NC |
22334 | } |
22335 | ||
c19d1205 ZW |
22336 | newval |= (newimm & 0x800) << 15; |
22337 | newval |= (newimm & 0x700) << 4; | |
22338 | newval |= (newimm & 0x0ff); | |
cc8a6dd0 | 22339 | |
c19d1205 ZW |
22340 | md_number_to_chars (buf, (valueT) ((newval >> 16) & 0xffff), THUMB_SIZE); |
22341 | md_number_to_chars (buf+2, (valueT) (newval & 0xffff), THUMB_SIZE); | |
22342 | break; | |
a737bd4d | 22343 | |
3eb17e6b | 22344 | case BFD_RELOC_ARM_SMC: |
c19d1205 ZW |
22345 | if (((unsigned long) value) > 0xffff) |
22346 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
3eb17e6b | 22347 | _("invalid smc expression")); |
2fc8bdac | 22348 | newval = md_chars_to_number (buf, INSN_SIZE); |
c19d1205 ZW |
22349 | newval |= (value & 0xf) | ((value & 0xfff0) << 4); |
22350 | md_number_to_chars (buf, newval, INSN_SIZE); | |
22351 | break; | |
a737bd4d | 22352 | |
90ec0d68 MGD |
22353 | case BFD_RELOC_ARM_HVC: |
22354 | if (((unsigned long) value) > 0xffff) | |
22355 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22356 | _("invalid hvc expression")); | |
22357 | newval = md_chars_to_number (buf, INSN_SIZE); | |
22358 | newval |= (value & 0xf) | ((value & 0xfff0) << 4); | |
22359 | md_number_to_chars (buf, newval, INSN_SIZE); | |
22360 | break; | |
22361 | ||
c19d1205 | 22362 | case BFD_RELOC_ARM_SWI: |
adbaf948 | 22363 | if (fixP->tc_fix_data != 0) |
c19d1205 ZW |
22364 | { |
22365 | if (((unsigned long) value) > 0xff) | |
22366 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22367 | _("invalid swi expression")); | |
2fc8bdac | 22368 | newval = md_chars_to_number (buf, THUMB_SIZE); |
c19d1205 ZW |
22369 | newval |= value; |
22370 | md_number_to_chars (buf, newval, THUMB_SIZE); | |
22371 | } | |
22372 | else | |
22373 | { | |
22374 | if (((unsigned long) value) > 0x00ffffff) | |
22375 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22376 | _("invalid swi expression")); | |
2fc8bdac | 22377 | newval = md_chars_to_number (buf, INSN_SIZE); |
c19d1205 ZW |
22378 | newval |= value; |
22379 | md_number_to_chars (buf, newval, INSN_SIZE); | |
22380 | } | |
22381 | break; | |
a737bd4d | 22382 | |
c19d1205 ZW |
22383 | case BFD_RELOC_ARM_MULTI: |
22384 | if (((unsigned long) value) > 0xffff) | |
22385 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22386 | _("invalid expression in load/store multiple")); | |
22387 | newval = value | md_chars_to_number (buf, INSN_SIZE); | |
22388 | md_number_to_chars (buf, newval, INSN_SIZE); | |
22389 | break; | |
a737bd4d | 22390 | |
c19d1205 | 22391 | #ifdef OBJ_ELF |
39b41c9c | 22392 | case BFD_RELOC_ARM_PCREL_CALL: |
267bf995 RR |
22393 | |
22394 | if (ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v5t) | |
22395 | && fixP->fx_addsy | |
34e77a92 | 22396 | && !S_FORCE_RELOC (fixP->fx_addsy, TRUE) |
267bf995 RR |
22397 | && (S_GET_SEGMENT (fixP->fx_addsy) == seg) |
22398 | && THUMB_IS_FUNC (fixP->fx_addsy)) | |
22399 | /* Flip the bl to blx. This is a simple flip | |
22400 | bit here because we generate PCREL_CALL for | |
22401 | unconditional bls. */ | |
22402 | { | |
22403 | newval = md_chars_to_number (buf, INSN_SIZE); | |
22404 | newval = newval | 0x10000000; | |
22405 | md_number_to_chars (buf, newval, INSN_SIZE); | |
22406 | temp = 1; | |
22407 | fixP->fx_done = 1; | |
22408 | } | |
39b41c9c PB |
22409 | else |
22410 | temp = 3; | |
22411 | goto arm_branch_common; | |
22412 | ||
22413 | case BFD_RELOC_ARM_PCREL_JUMP: | |
267bf995 RR |
22414 | if (ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v5t) |
22415 | && fixP->fx_addsy | |
34e77a92 | 22416 | && !S_FORCE_RELOC (fixP->fx_addsy, TRUE) |
267bf995 RR |
22417 | && (S_GET_SEGMENT (fixP->fx_addsy) == seg) |
22418 | && THUMB_IS_FUNC (fixP->fx_addsy)) | |
22419 | { | |
22420 | /* This would map to a bl<cond>, b<cond>, | |
22421 | b<always> to a Thumb function. We | |
22422 | need to force a relocation for this particular | |
22423 | case. */ | |
22424 | newval = md_chars_to_number (buf, INSN_SIZE); | |
22425 | fixP->fx_done = 0; | |
22426 | } | |
22427 | ||
2fc8bdac | 22428 | case BFD_RELOC_ARM_PLT32: |
c19d1205 | 22429 | #endif |
39b41c9c PB |
22430 | case BFD_RELOC_ARM_PCREL_BRANCH: |
22431 | temp = 3; | |
22432 | goto arm_branch_common; | |
a737bd4d | 22433 | |
39b41c9c | 22434 | case BFD_RELOC_ARM_PCREL_BLX: |
267bf995 | 22435 | |
39b41c9c | 22436 | temp = 1; |
267bf995 RR |
22437 | if (ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v5t) |
22438 | && fixP->fx_addsy | |
34e77a92 | 22439 | && !S_FORCE_RELOC (fixP->fx_addsy, TRUE) |
267bf995 RR |
22440 | && (S_GET_SEGMENT (fixP->fx_addsy) == seg) |
22441 | && ARM_IS_FUNC (fixP->fx_addsy)) | |
22442 | { | |
22443 | /* Flip the blx to a bl and warn. */ | |
22444 | const char *name = S_GET_NAME (fixP->fx_addsy); | |
22445 | newval = 0xeb000000; | |
22446 | as_warn_where (fixP->fx_file, fixP->fx_line, | |
22447 | _("blx to '%s' an ARM ISA state function changed to bl"), | |
22448 | name); | |
22449 | md_number_to_chars (buf, newval, INSN_SIZE); | |
22450 | temp = 3; | |
22451 | fixP->fx_done = 1; | |
22452 | } | |
22453 | ||
22454 | #ifdef OBJ_ELF | |
22455 | if (EF_ARM_EABI_VERSION (meabi_flags) >= EF_ARM_EABI_VER4) | |
477330fc | 22456 | fixP->fx_r_type = BFD_RELOC_ARM_PCREL_CALL; |
267bf995 RR |
22457 | #endif |
22458 | ||
39b41c9c | 22459 | arm_branch_common: |
c19d1205 | 22460 | /* We are going to store value (shifted right by two) in the |
39b41c9c PB |
22461 | instruction, in a 24 bit, signed field. Bits 26 through 32 either |
22462 | all clear or all set and bit 0 must be clear. For B/BL bit 1 must | |
22463 | also be be clear. */ | |
22464 | if (value & temp) | |
c19d1205 | 22465 | as_bad_where (fixP->fx_file, fixP->fx_line, |
2fc8bdac ZW |
22466 | _("misaligned branch destination")); |
22467 | if ((value & (offsetT)0xfe000000) != (offsetT)0 | |
22468 | && (value & (offsetT)0xfe000000) != (offsetT)0xfe000000) | |
08f10d51 | 22469 | as_bad_where (fixP->fx_file, fixP->fx_line, BAD_RANGE); |
a737bd4d | 22470 | |
2fc8bdac | 22471 | if (fixP->fx_done || !seg->use_rela_p) |
c19d1205 | 22472 | { |
2fc8bdac ZW |
22473 | newval = md_chars_to_number (buf, INSN_SIZE); |
22474 | newval |= (value >> 2) & 0x00ffffff; | |
7ae2971b PB |
22475 | /* Set the H bit on BLX instructions. */ |
22476 | if (temp == 1) | |
22477 | { | |
22478 | if (value & 2) | |
22479 | newval |= 0x01000000; | |
22480 | else | |
22481 | newval &= ~0x01000000; | |
22482 | } | |
2fc8bdac | 22483 | md_number_to_chars (buf, newval, INSN_SIZE); |
c19d1205 | 22484 | } |
c19d1205 | 22485 | break; |
a737bd4d | 22486 | |
25fe350b MS |
22487 | case BFD_RELOC_THUMB_PCREL_BRANCH7: /* CBZ */ |
22488 | /* CBZ can only branch forward. */ | |
a737bd4d | 22489 | |
738755b0 | 22490 | /* Attempts to use CBZ to branch to the next instruction |
477330fc RM |
22491 | (which, strictly speaking, are prohibited) will be turned into |
22492 | no-ops. | |
738755b0 MS |
22493 | |
22494 | FIXME: It may be better to remove the instruction completely and | |
22495 | perform relaxation. */ | |
22496 | if (value == -2) | |
2fc8bdac ZW |
22497 | { |
22498 | newval = md_chars_to_number (buf, THUMB_SIZE); | |
738755b0 | 22499 | newval = 0xbf00; /* NOP encoding T1 */ |
2fc8bdac ZW |
22500 | md_number_to_chars (buf, newval, THUMB_SIZE); |
22501 | } | |
738755b0 MS |
22502 | else |
22503 | { | |
22504 | if (value & ~0x7e) | |
08f10d51 | 22505 | as_bad_where (fixP->fx_file, fixP->fx_line, BAD_RANGE); |
738755b0 | 22506 | |
477330fc | 22507 | if (fixP->fx_done || !seg->use_rela_p) |
738755b0 MS |
22508 | { |
22509 | newval = md_chars_to_number (buf, THUMB_SIZE); | |
22510 | newval |= ((value & 0x3e) << 2) | ((value & 0x40) << 3); | |
22511 | md_number_to_chars (buf, newval, THUMB_SIZE); | |
22512 | } | |
22513 | } | |
c19d1205 | 22514 | break; |
a737bd4d | 22515 | |
c19d1205 | 22516 | case BFD_RELOC_THUMB_PCREL_BRANCH9: /* Conditional branch. */ |
2fc8bdac | 22517 | if ((value & ~0xff) && ((value & ~0xff) != ~0xff)) |
08f10d51 | 22518 | as_bad_where (fixP->fx_file, fixP->fx_line, BAD_RANGE); |
a737bd4d | 22519 | |
2fc8bdac ZW |
22520 | if (fixP->fx_done || !seg->use_rela_p) |
22521 | { | |
22522 | newval = md_chars_to_number (buf, THUMB_SIZE); | |
22523 | newval |= (value & 0x1ff) >> 1; | |
22524 | md_number_to_chars (buf, newval, THUMB_SIZE); | |
22525 | } | |
c19d1205 | 22526 | break; |
a737bd4d | 22527 | |
c19d1205 | 22528 | case BFD_RELOC_THUMB_PCREL_BRANCH12: /* Unconditional branch. */ |
2fc8bdac | 22529 | if ((value & ~0x7ff) && ((value & ~0x7ff) != ~0x7ff)) |
08f10d51 | 22530 | as_bad_where (fixP->fx_file, fixP->fx_line, BAD_RANGE); |
a737bd4d | 22531 | |
2fc8bdac ZW |
22532 | if (fixP->fx_done || !seg->use_rela_p) |
22533 | { | |
22534 | newval = md_chars_to_number (buf, THUMB_SIZE); | |
22535 | newval |= (value & 0xfff) >> 1; | |
22536 | md_number_to_chars (buf, newval, THUMB_SIZE); | |
22537 | } | |
c19d1205 | 22538 | break; |
a737bd4d | 22539 | |
c19d1205 | 22540 | case BFD_RELOC_THUMB_PCREL_BRANCH20: |
267bf995 RR |
22541 | if (fixP->fx_addsy |
22542 | && (S_GET_SEGMENT (fixP->fx_addsy) == seg) | |
34e77a92 | 22543 | && !S_FORCE_RELOC (fixP->fx_addsy, TRUE) |
267bf995 RR |
22544 | && ARM_IS_FUNC (fixP->fx_addsy) |
22545 | && ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v5t)) | |
22546 | { | |
22547 | /* Force a relocation for a branch 20 bits wide. */ | |
22548 | fixP->fx_done = 0; | |
22549 | } | |
08f10d51 | 22550 | if ((value & ~0x1fffff) && ((value & ~0x0fffff) != ~0x0fffff)) |
2fc8bdac ZW |
22551 | as_bad_where (fixP->fx_file, fixP->fx_line, |
22552 | _("conditional branch out of range")); | |
404ff6b5 | 22553 | |
2fc8bdac ZW |
22554 | if (fixP->fx_done || !seg->use_rela_p) |
22555 | { | |
22556 | offsetT newval2; | |
22557 | addressT S, J1, J2, lo, hi; | |
404ff6b5 | 22558 | |
2fc8bdac ZW |
22559 | S = (value & 0x00100000) >> 20; |
22560 | J2 = (value & 0x00080000) >> 19; | |
22561 | J1 = (value & 0x00040000) >> 18; | |
22562 | hi = (value & 0x0003f000) >> 12; | |
22563 | lo = (value & 0x00000ffe) >> 1; | |
6c43fab6 | 22564 | |
2fc8bdac ZW |
22565 | newval = md_chars_to_number (buf, THUMB_SIZE); |
22566 | newval2 = md_chars_to_number (buf + THUMB_SIZE, THUMB_SIZE); | |
22567 | newval |= (S << 10) | hi; | |
22568 | newval2 |= (J1 << 13) | (J2 << 11) | lo; | |
22569 | md_number_to_chars (buf, newval, THUMB_SIZE); | |
22570 | md_number_to_chars (buf + THUMB_SIZE, newval2, THUMB_SIZE); | |
22571 | } | |
c19d1205 | 22572 | break; |
6c43fab6 | 22573 | |
c19d1205 | 22574 | case BFD_RELOC_THUMB_PCREL_BLX: |
267bf995 RR |
22575 | /* If there is a blx from a thumb state function to |
22576 | another thumb function flip this to a bl and warn | |
22577 | about it. */ | |
22578 | ||
22579 | if (fixP->fx_addsy | |
34e77a92 | 22580 | && !S_FORCE_RELOC (fixP->fx_addsy, TRUE) |
267bf995 RR |
22581 | && (S_GET_SEGMENT (fixP->fx_addsy) == seg) |
22582 | && THUMB_IS_FUNC (fixP->fx_addsy)) | |
22583 | { | |
22584 | const char *name = S_GET_NAME (fixP->fx_addsy); | |
22585 | as_warn_where (fixP->fx_file, fixP->fx_line, | |
22586 | _("blx to Thumb func '%s' from Thumb ISA state changed to bl"), | |
22587 | name); | |
22588 | newval = md_chars_to_number (buf + THUMB_SIZE, THUMB_SIZE); | |
22589 | newval = newval | 0x1000; | |
22590 | md_number_to_chars (buf+THUMB_SIZE, newval, THUMB_SIZE); | |
22591 | fixP->fx_r_type = BFD_RELOC_THUMB_PCREL_BRANCH23; | |
22592 | fixP->fx_done = 1; | |
22593 | } | |
22594 | ||
22595 | ||
22596 | goto thumb_bl_common; | |
22597 | ||
c19d1205 | 22598 | case BFD_RELOC_THUMB_PCREL_BRANCH23: |
267bf995 RR |
22599 | /* A bl from Thumb state ISA to an internal ARM state function |
22600 | is converted to a blx. */ | |
22601 | if (fixP->fx_addsy | |
22602 | && (S_GET_SEGMENT (fixP->fx_addsy) == seg) | |
34e77a92 | 22603 | && !S_FORCE_RELOC (fixP->fx_addsy, TRUE) |
267bf995 RR |
22604 | && ARM_IS_FUNC (fixP->fx_addsy) |
22605 | && ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v5t)) | |
22606 | { | |
22607 | newval = md_chars_to_number (buf + THUMB_SIZE, THUMB_SIZE); | |
22608 | newval = newval & ~0x1000; | |
22609 | md_number_to_chars (buf+THUMB_SIZE, newval, THUMB_SIZE); | |
22610 | fixP->fx_r_type = BFD_RELOC_THUMB_PCREL_BLX; | |
22611 | fixP->fx_done = 1; | |
22612 | } | |
22613 | ||
22614 | thumb_bl_common: | |
22615 | ||
2fc8bdac ZW |
22616 | if (fixP->fx_r_type == BFD_RELOC_THUMB_PCREL_BLX) |
22617 | /* For a BLX instruction, make sure that the relocation is rounded up | |
22618 | to a word boundary. This follows the semantics of the instruction | |
22619 | which specifies that bit 1 of the target address will come from bit | |
22620 | 1 of the base address. */ | |
d406f3e4 JB |
22621 | value = (value + 3) & ~ 3; |
22622 | ||
22623 | #ifdef OBJ_ELF | |
22624 | if (EF_ARM_EABI_VERSION (meabi_flags) >= EF_ARM_EABI_VER4 | |
22625 | && fixP->fx_r_type == BFD_RELOC_THUMB_PCREL_BLX) | |
22626 | fixP->fx_r_type = BFD_RELOC_THUMB_PCREL_BRANCH23; | |
22627 | #endif | |
404ff6b5 | 22628 | |
2b2f5df9 NC |
22629 | if ((value & ~0x3fffff) && ((value & ~0x3fffff) != ~0x3fffff)) |
22630 | { | |
22631 | if (!(ARM_CPU_HAS_FEATURE (cpu_variant, arm_arch_t2))) | |
22632 | as_bad_where (fixP->fx_file, fixP->fx_line, BAD_RANGE); | |
22633 | else if ((value & ~0x1ffffff) | |
22634 | && ((value & ~0x1ffffff) != ~0x1ffffff)) | |
22635 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22636 | _("Thumb2 branch out of range")); | |
22637 | } | |
4a42ebbc RR |
22638 | |
22639 | if (fixP->fx_done || !seg->use_rela_p) | |
22640 | encode_thumb2_b_bl_offset (buf, value); | |
22641 | ||
c19d1205 | 22642 | break; |
404ff6b5 | 22643 | |
c19d1205 | 22644 | case BFD_RELOC_THUMB_PCREL_BRANCH25: |
08f10d51 NC |
22645 | if ((value & ~0x0ffffff) && ((value & ~0x0ffffff) != ~0x0ffffff)) |
22646 | as_bad_where (fixP->fx_file, fixP->fx_line, BAD_RANGE); | |
6c43fab6 | 22647 | |
2fc8bdac | 22648 | if (fixP->fx_done || !seg->use_rela_p) |
4a42ebbc | 22649 | encode_thumb2_b_bl_offset (buf, value); |
6c43fab6 | 22650 | |
2fc8bdac | 22651 | break; |
a737bd4d | 22652 | |
2fc8bdac ZW |
22653 | case BFD_RELOC_8: |
22654 | if (fixP->fx_done || !seg->use_rela_p) | |
4b1a927e | 22655 | *buf = value; |
c19d1205 | 22656 | break; |
a737bd4d | 22657 | |
c19d1205 | 22658 | case BFD_RELOC_16: |
2fc8bdac | 22659 | if (fixP->fx_done || !seg->use_rela_p) |
c19d1205 | 22660 | md_number_to_chars (buf, value, 2); |
c19d1205 | 22661 | break; |
a737bd4d | 22662 | |
c19d1205 | 22663 | #ifdef OBJ_ELF |
0855e32b NS |
22664 | case BFD_RELOC_ARM_TLS_CALL: |
22665 | case BFD_RELOC_ARM_THM_TLS_CALL: | |
22666 | case BFD_RELOC_ARM_TLS_DESCSEQ: | |
22667 | case BFD_RELOC_ARM_THM_TLS_DESCSEQ: | |
0855e32b | 22668 | case BFD_RELOC_ARM_TLS_GOTDESC: |
c19d1205 ZW |
22669 | case BFD_RELOC_ARM_TLS_GD32: |
22670 | case BFD_RELOC_ARM_TLS_LE32: | |
22671 | case BFD_RELOC_ARM_TLS_IE32: | |
22672 | case BFD_RELOC_ARM_TLS_LDM32: | |
22673 | case BFD_RELOC_ARM_TLS_LDO32: | |
22674 | S_SET_THREAD_LOCAL (fixP->fx_addsy); | |
4b1a927e | 22675 | break; |
6c43fab6 | 22676 | |
c19d1205 ZW |
22677 | case BFD_RELOC_ARM_GOT32: |
22678 | case BFD_RELOC_ARM_GOTOFF: | |
c19d1205 | 22679 | break; |
b43420e6 NC |
22680 | |
22681 | case BFD_RELOC_ARM_GOT_PREL: | |
22682 | if (fixP->fx_done || !seg->use_rela_p) | |
477330fc | 22683 | md_number_to_chars (buf, value, 4); |
b43420e6 NC |
22684 | break; |
22685 | ||
9a6f4e97 NS |
22686 | case BFD_RELOC_ARM_TARGET2: |
22687 | /* TARGET2 is not partial-inplace, so we need to write the | |
477330fc RM |
22688 | addend here for REL targets, because it won't be written out |
22689 | during reloc processing later. */ | |
9a6f4e97 NS |
22690 | if (fixP->fx_done || !seg->use_rela_p) |
22691 | md_number_to_chars (buf, fixP->fx_offset, 4); | |
22692 | break; | |
c19d1205 | 22693 | #endif |
6c43fab6 | 22694 | |
c19d1205 ZW |
22695 | case BFD_RELOC_RVA: |
22696 | case BFD_RELOC_32: | |
22697 | case BFD_RELOC_ARM_TARGET1: | |
22698 | case BFD_RELOC_ARM_ROSEGREL32: | |
22699 | case BFD_RELOC_ARM_SBREL32: | |
22700 | case BFD_RELOC_32_PCREL: | |
f0927246 NC |
22701 | #ifdef TE_PE |
22702 | case BFD_RELOC_32_SECREL: | |
22703 | #endif | |
2fc8bdac | 22704 | if (fixP->fx_done || !seg->use_rela_p) |
53baae48 NC |
22705 | #ifdef TE_WINCE |
22706 | /* For WinCE we only do this for pcrel fixups. */ | |
22707 | if (fixP->fx_done || fixP->fx_pcrel) | |
22708 | #endif | |
22709 | md_number_to_chars (buf, value, 4); | |
c19d1205 | 22710 | break; |
6c43fab6 | 22711 | |
c19d1205 ZW |
22712 | #ifdef OBJ_ELF |
22713 | case BFD_RELOC_ARM_PREL31: | |
2fc8bdac | 22714 | if (fixP->fx_done || !seg->use_rela_p) |
c19d1205 ZW |
22715 | { |
22716 | newval = md_chars_to_number (buf, 4) & 0x80000000; | |
22717 | if ((value ^ (value >> 1)) & 0x40000000) | |
22718 | { | |
22719 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22720 | _("rel31 relocation overflow")); | |
22721 | } | |
22722 | newval |= value & 0x7fffffff; | |
22723 | md_number_to_chars (buf, newval, 4); | |
22724 | } | |
22725 | break; | |
c19d1205 | 22726 | #endif |
a737bd4d | 22727 | |
c19d1205 | 22728 | case BFD_RELOC_ARM_CP_OFF_IMM: |
8f06b2d8 | 22729 | case BFD_RELOC_ARM_T32_CP_OFF_IMM: |
c19d1205 ZW |
22730 | if (value < -1023 || value > 1023 || (value & 3)) |
22731 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22732 | _("co-processor offset out of range")); | |
22733 | cp_off_common: | |
26d97720 | 22734 | sign = value > 0; |
c19d1205 ZW |
22735 | if (value < 0) |
22736 | value = -value; | |
8f06b2d8 PB |
22737 | if (fixP->fx_r_type == BFD_RELOC_ARM_CP_OFF_IMM |
22738 | || fixP->fx_r_type == BFD_RELOC_ARM_CP_OFF_IMM_S2) | |
22739 | newval = md_chars_to_number (buf, INSN_SIZE); | |
22740 | else | |
22741 | newval = get_thumb32_insn (buf); | |
26d97720 NS |
22742 | if (value == 0) |
22743 | newval &= 0xffffff00; | |
22744 | else | |
22745 | { | |
22746 | newval &= 0xff7fff00; | |
22747 | newval |= (value >> 2) | (sign ? INDEX_UP : 0); | |
22748 | } | |
8f06b2d8 PB |
22749 | if (fixP->fx_r_type == BFD_RELOC_ARM_CP_OFF_IMM |
22750 | || fixP->fx_r_type == BFD_RELOC_ARM_CP_OFF_IMM_S2) | |
22751 | md_number_to_chars (buf, newval, INSN_SIZE); | |
22752 | else | |
22753 | put_thumb32_insn (buf, newval); | |
c19d1205 | 22754 | break; |
a737bd4d | 22755 | |
c19d1205 | 22756 | case BFD_RELOC_ARM_CP_OFF_IMM_S2: |
8f06b2d8 | 22757 | case BFD_RELOC_ARM_T32_CP_OFF_IMM_S2: |
c19d1205 ZW |
22758 | if (value < -255 || value > 255) |
22759 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22760 | _("co-processor offset out of range")); | |
df7849c5 | 22761 | value *= 4; |
c19d1205 | 22762 | goto cp_off_common; |
6c43fab6 | 22763 | |
c19d1205 ZW |
22764 | case BFD_RELOC_ARM_THUMB_OFFSET: |
22765 | newval = md_chars_to_number (buf, THUMB_SIZE); | |
22766 | /* Exactly what ranges, and where the offset is inserted depends | |
22767 | on the type of instruction, we can establish this from the | |
22768 | top 4 bits. */ | |
22769 | switch (newval >> 12) | |
22770 | { | |
22771 | case 4: /* PC load. */ | |
22772 | /* Thumb PC loads are somewhat odd, bit 1 of the PC is | |
22773 | forced to zero for these loads; md_pcrel_from has already | |
22774 | compensated for this. */ | |
22775 | if (value & 3) | |
22776 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22777 | _("invalid offset, target not word aligned (0x%08lX)"), | |
0359e808 NC |
22778 | (((unsigned long) fixP->fx_frag->fr_address |
22779 | + (unsigned long) fixP->fx_where) & ~3) | |
22780 | + (unsigned long) value); | |
a737bd4d | 22781 | |
c19d1205 ZW |
22782 | if (value & ~0x3fc) |
22783 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22784 | _("invalid offset, value too big (0x%08lX)"), | |
22785 | (long) value); | |
a737bd4d | 22786 | |
c19d1205 ZW |
22787 | newval |= value >> 2; |
22788 | break; | |
a737bd4d | 22789 | |
c19d1205 ZW |
22790 | case 9: /* SP load/store. */ |
22791 | if (value & ~0x3fc) | |
22792 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22793 | _("invalid offset, value too big (0x%08lX)"), | |
22794 | (long) value); | |
22795 | newval |= value >> 2; | |
22796 | break; | |
6c43fab6 | 22797 | |
c19d1205 ZW |
22798 | case 6: /* Word load/store. */ |
22799 | if (value & ~0x7c) | |
22800 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22801 | _("invalid offset, value too big (0x%08lX)"), | |
22802 | (long) value); | |
22803 | newval |= value << 4; /* 6 - 2. */ | |
22804 | break; | |
a737bd4d | 22805 | |
c19d1205 ZW |
22806 | case 7: /* Byte load/store. */ |
22807 | if (value & ~0x1f) | |
22808 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22809 | _("invalid offset, value too big (0x%08lX)"), | |
22810 | (long) value); | |
22811 | newval |= value << 6; | |
22812 | break; | |
a737bd4d | 22813 | |
c19d1205 ZW |
22814 | case 8: /* Halfword load/store. */ |
22815 | if (value & ~0x3e) | |
22816 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22817 | _("invalid offset, value too big (0x%08lX)"), | |
22818 | (long) value); | |
22819 | newval |= value << 5; /* 6 - 1. */ | |
22820 | break; | |
a737bd4d | 22821 | |
c19d1205 ZW |
22822 | default: |
22823 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22824 | "Unable to process relocation for thumb opcode: %lx", | |
22825 | (unsigned long) newval); | |
22826 | break; | |
22827 | } | |
22828 | md_number_to_chars (buf, newval, THUMB_SIZE); | |
22829 | break; | |
a737bd4d | 22830 | |
c19d1205 ZW |
22831 | case BFD_RELOC_ARM_THUMB_ADD: |
22832 | /* This is a complicated relocation, since we use it for all of | |
22833 | the following immediate relocations: | |
a737bd4d | 22834 | |
c19d1205 ZW |
22835 | 3bit ADD/SUB |
22836 | 8bit ADD/SUB | |
22837 | 9bit ADD/SUB SP word-aligned | |
22838 | 10bit ADD PC/SP word-aligned | |
a737bd4d | 22839 | |
c19d1205 ZW |
22840 | The type of instruction being processed is encoded in the |
22841 | instruction field: | |
a737bd4d | 22842 | |
c19d1205 ZW |
22843 | 0x8000 SUB |
22844 | 0x00F0 Rd | |
22845 | 0x000F Rs | |
22846 | */ | |
22847 | newval = md_chars_to_number (buf, THUMB_SIZE); | |
22848 | { | |
22849 | int rd = (newval >> 4) & 0xf; | |
22850 | int rs = newval & 0xf; | |
22851 | int subtract = !!(newval & 0x8000); | |
a737bd4d | 22852 | |
c19d1205 ZW |
22853 | /* Check for HI regs, only very restricted cases allowed: |
22854 | Adjusting SP, and using PC or SP to get an address. */ | |
22855 | if ((rd > 7 && (rd != REG_SP || rs != REG_SP)) | |
22856 | || (rs > 7 && rs != REG_SP && rs != REG_PC)) | |
22857 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22858 | _("invalid Hi register with immediate")); | |
a737bd4d | 22859 | |
c19d1205 ZW |
22860 | /* If value is negative, choose the opposite instruction. */ |
22861 | if (value < 0) | |
22862 | { | |
22863 | value = -value; | |
22864 | subtract = !subtract; | |
22865 | if (value < 0) | |
22866 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22867 | _("immediate value out of range")); | |
22868 | } | |
a737bd4d | 22869 | |
c19d1205 ZW |
22870 | if (rd == REG_SP) |
22871 | { | |
22872 | if (value & ~0x1fc) | |
22873 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22874 | _("invalid immediate for stack address calculation")); | |
22875 | newval = subtract ? T_OPCODE_SUB_ST : T_OPCODE_ADD_ST; | |
22876 | newval |= value >> 2; | |
22877 | } | |
22878 | else if (rs == REG_PC || rs == REG_SP) | |
22879 | { | |
22880 | if (subtract || value & ~0x3fc) | |
22881 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22882 | _("invalid immediate for address calculation (value = 0x%08lX)"), | |
22883 | (unsigned long) value); | |
22884 | newval = (rs == REG_PC ? T_OPCODE_ADD_PC : T_OPCODE_ADD_SP); | |
22885 | newval |= rd << 8; | |
22886 | newval |= value >> 2; | |
22887 | } | |
22888 | else if (rs == rd) | |
22889 | { | |
22890 | if (value & ~0xff) | |
22891 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22892 | _("immediate value out of range")); | |
22893 | newval = subtract ? T_OPCODE_SUB_I8 : T_OPCODE_ADD_I8; | |
22894 | newval |= (rd << 8) | value; | |
22895 | } | |
22896 | else | |
22897 | { | |
22898 | if (value & ~0x7) | |
22899 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22900 | _("immediate value out of range")); | |
22901 | newval = subtract ? T_OPCODE_SUB_I3 : T_OPCODE_ADD_I3; | |
22902 | newval |= rd | (rs << 3) | (value << 6); | |
22903 | } | |
22904 | } | |
22905 | md_number_to_chars (buf, newval, THUMB_SIZE); | |
22906 | break; | |
a737bd4d | 22907 | |
c19d1205 ZW |
22908 | case BFD_RELOC_ARM_THUMB_IMM: |
22909 | newval = md_chars_to_number (buf, THUMB_SIZE); | |
22910 | if (value < 0 || value > 255) | |
22911 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
4e6e072b | 22912 | _("invalid immediate: %ld is out of range"), |
c19d1205 ZW |
22913 | (long) value); |
22914 | newval |= value; | |
22915 | md_number_to_chars (buf, newval, THUMB_SIZE); | |
22916 | break; | |
a737bd4d | 22917 | |
c19d1205 ZW |
22918 | case BFD_RELOC_ARM_THUMB_SHIFT: |
22919 | /* 5bit shift value (0..32). LSL cannot take 32. */ | |
22920 | newval = md_chars_to_number (buf, THUMB_SIZE) & 0xf83f; | |
22921 | temp = newval & 0xf800; | |
22922 | if (value < 0 || value > 32 || (value == 32 && temp == T_OPCODE_LSL_I)) | |
22923 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
22924 | _("invalid shift value: %ld"), (long) value); | |
22925 | /* Shifts of zero must be encoded as LSL. */ | |
22926 | if (value == 0) | |
22927 | newval = (newval & 0x003f) | T_OPCODE_LSL_I; | |
22928 | /* Shifts of 32 are encoded as zero. */ | |
22929 | else if (value == 32) | |
22930 | value = 0; | |
22931 | newval |= value << 6; | |
22932 | md_number_to_chars (buf, newval, THUMB_SIZE); | |
22933 | break; | |
a737bd4d | 22934 | |
c19d1205 ZW |
22935 | case BFD_RELOC_VTABLE_INHERIT: |
22936 | case BFD_RELOC_VTABLE_ENTRY: | |
22937 | fixP->fx_done = 0; | |
22938 | return; | |
6c43fab6 | 22939 | |
b6895b4f PB |
22940 | case BFD_RELOC_ARM_MOVW: |
22941 | case BFD_RELOC_ARM_MOVT: | |
22942 | case BFD_RELOC_ARM_THUMB_MOVW: | |
22943 | case BFD_RELOC_ARM_THUMB_MOVT: | |
22944 | if (fixP->fx_done || !seg->use_rela_p) | |
22945 | { | |
22946 | /* REL format relocations are limited to a 16-bit addend. */ | |
22947 | if (!fixP->fx_done) | |
22948 | { | |
39623e12 | 22949 | if (value < -0x8000 || value > 0x7fff) |
b6895b4f | 22950 | as_bad_where (fixP->fx_file, fixP->fx_line, |
ff5075ca | 22951 | _("offset out of range")); |
b6895b4f PB |
22952 | } |
22953 | else if (fixP->fx_r_type == BFD_RELOC_ARM_MOVT | |
22954 | || fixP->fx_r_type == BFD_RELOC_ARM_THUMB_MOVT) | |
22955 | { | |
22956 | value >>= 16; | |
22957 | } | |
22958 | ||
22959 | if (fixP->fx_r_type == BFD_RELOC_ARM_THUMB_MOVW | |
22960 | || fixP->fx_r_type == BFD_RELOC_ARM_THUMB_MOVT) | |
22961 | { | |
22962 | newval = get_thumb32_insn (buf); | |
22963 | newval &= 0xfbf08f00; | |
22964 | newval |= (value & 0xf000) << 4; | |
22965 | newval |= (value & 0x0800) << 15; | |
22966 | newval |= (value & 0x0700) << 4; | |
22967 | newval |= (value & 0x00ff); | |
22968 | put_thumb32_insn (buf, newval); | |
22969 | } | |
22970 | else | |
22971 | { | |
22972 | newval = md_chars_to_number (buf, 4); | |
22973 | newval &= 0xfff0f000; | |
22974 | newval |= value & 0x0fff; | |
22975 | newval |= (value & 0xf000) << 4; | |
22976 | md_number_to_chars (buf, newval, 4); | |
22977 | } | |
22978 | } | |
22979 | return; | |
22980 | ||
4962c51a MS |
22981 | case BFD_RELOC_ARM_ALU_PC_G0_NC: |
22982 | case BFD_RELOC_ARM_ALU_PC_G0: | |
22983 | case BFD_RELOC_ARM_ALU_PC_G1_NC: | |
22984 | case BFD_RELOC_ARM_ALU_PC_G1: | |
22985 | case BFD_RELOC_ARM_ALU_PC_G2: | |
22986 | case BFD_RELOC_ARM_ALU_SB_G0_NC: | |
22987 | case BFD_RELOC_ARM_ALU_SB_G0: | |
22988 | case BFD_RELOC_ARM_ALU_SB_G1_NC: | |
22989 | case BFD_RELOC_ARM_ALU_SB_G1: | |
22990 | case BFD_RELOC_ARM_ALU_SB_G2: | |
9c2799c2 | 22991 | gas_assert (!fixP->fx_done); |
4962c51a MS |
22992 | if (!seg->use_rela_p) |
22993 | { | |
477330fc RM |
22994 | bfd_vma insn; |
22995 | bfd_vma encoded_addend; | |
22996 | bfd_vma addend_abs = abs (value); | |
22997 | ||
22998 | /* Check that the absolute value of the addend can be | |
22999 | expressed as an 8-bit constant plus a rotation. */ | |
23000 | encoded_addend = encode_arm_immediate (addend_abs); | |
23001 | if (encoded_addend == (unsigned int) FAIL) | |
4962c51a | 23002 | as_bad_where (fixP->fx_file, fixP->fx_line, |
477330fc RM |
23003 | _("the offset 0x%08lX is not representable"), |
23004 | (unsigned long) addend_abs); | |
23005 | ||
23006 | /* Extract the instruction. */ | |
23007 | insn = md_chars_to_number (buf, INSN_SIZE); | |
23008 | ||
23009 | /* If the addend is positive, use an ADD instruction. | |
23010 | Otherwise use a SUB. Take care not to destroy the S bit. */ | |
23011 | insn &= 0xff1fffff; | |
23012 | if (value < 0) | |
23013 | insn |= 1 << 22; | |
23014 | else | |
23015 | insn |= 1 << 23; | |
23016 | ||
23017 | /* Place the encoded addend into the first 12 bits of the | |
23018 | instruction. */ | |
23019 | insn &= 0xfffff000; | |
23020 | insn |= encoded_addend; | |
23021 | ||
23022 | /* Update the instruction. */ | |
23023 | md_number_to_chars (buf, insn, INSN_SIZE); | |
4962c51a MS |
23024 | } |
23025 | break; | |
23026 | ||
23027 | case BFD_RELOC_ARM_LDR_PC_G0: | |
23028 | case BFD_RELOC_ARM_LDR_PC_G1: | |
23029 | case BFD_RELOC_ARM_LDR_PC_G2: | |
23030 | case BFD_RELOC_ARM_LDR_SB_G0: | |
23031 | case BFD_RELOC_ARM_LDR_SB_G1: | |
23032 | case BFD_RELOC_ARM_LDR_SB_G2: | |
9c2799c2 | 23033 | gas_assert (!fixP->fx_done); |
4962c51a | 23034 | if (!seg->use_rela_p) |
477330fc RM |
23035 | { |
23036 | bfd_vma insn; | |
23037 | bfd_vma addend_abs = abs (value); | |
4962c51a | 23038 | |
477330fc RM |
23039 | /* Check that the absolute value of the addend can be |
23040 | encoded in 12 bits. */ | |
23041 | if (addend_abs >= 0x1000) | |
4962c51a | 23042 | as_bad_where (fixP->fx_file, fixP->fx_line, |
477330fc RM |
23043 | _("bad offset 0x%08lX (only 12 bits available for the magnitude)"), |
23044 | (unsigned long) addend_abs); | |
23045 | ||
23046 | /* Extract the instruction. */ | |
23047 | insn = md_chars_to_number (buf, INSN_SIZE); | |
23048 | ||
23049 | /* If the addend is negative, clear bit 23 of the instruction. | |
23050 | Otherwise set it. */ | |
23051 | if (value < 0) | |
23052 | insn &= ~(1 << 23); | |
23053 | else | |
23054 | insn |= 1 << 23; | |
23055 | ||
23056 | /* Place the absolute value of the addend into the first 12 bits | |
23057 | of the instruction. */ | |
23058 | insn &= 0xfffff000; | |
23059 | insn |= addend_abs; | |
23060 | ||
23061 | /* Update the instruction. */ | |
23062 | md_number_to_chars (buf, insn, INSN_SIZE); | |
23063 | } | |
4962c51a MS |
23064 | break; |
23065 | ||
23066 | case BFD_RELOC_ARM_LDRS_PC_G0: | |
23067 | case BFD_RELOC_ARM_LDRS_PC_G1: | |
23068 | case BFD_RELOC_ARM_LDRS_PC_G2: | |
23069 | case BFD_RELOC_ARM_LDRS_SB_G0: | |
23070 | case BFD_RELOC_ARM_LDRS_SB_G1: | |
23071 | case BFD_RELOC_ARM_LDRS_SB_G2: | |
9c2799c2 | 23072 | gas_assert (!fixP->fx_done); |
4962c51a | 23073 | if (!seg->use_rela_p) |
477330fc RM |
23074 | { |
23075 | bfd_vma insn; | |
23076 | bfd_vma addend_abs = abs (value); | |
4962c51a | 23077 | |
477330fc RM |
23078 | /* Check that the absolute value of the addend can be |
23079 | encoded in 8 bits. */ | |
23080 | if (addend_abs >= 0x100) | |
4962c51a | 23081 | as_bad_where (fixP->fx_file, fixP->fx_line, |
477330fc RM |
23082 | _("bad offset 0x%08lX (only 8 bits available for the magnitude)"), |
23083 | (unsigned long) addend_abs); | |
23084 | ||
23085 | /* Extract the instruction. */ | |
23086 | insn = md_chars_to_number (buf, INSN_SIZE); | |
23087 | ||
23088 | /* If the addend is negative, clear bit 23 of the instruction. | |
23089 | Otherwise set it. */ | |
23090 | if (value < 0) | |
23091 | insn &= ~(1 << 23); | |
23092 | else | |
23093 | insn |= 1 << 23; | |
23094 | ||
23095 | /* Place the first four bits of the absolute value of the addend | |
23096 | into the first 4 bits of the instruction, and the remaining | |
23097 | four into bits 8 .. 11. */ | |
23098 | insn &= 0xfffff0f0; | |
23099 | insn |= (addend_abs & 0xf) | ((addend_abs & 0xf0) << 4); | |
23100 | ||
23101 | /* Update the instruction. */ | |
23102 | md_number_to_chars (buf, insn, INSN_SIZE); | |
23103 | } | |
4962c51a MS |
23104 | break; |
23105 | ||
23106 | case BFD_RELOC_ARM_LDC_PC_G0: | |
23107 | case BFD_RELOC_ARM_LDC_PC_G1: | |
23108 | case BFD_RELOC_ARM_LDC_PC_G2: | |
23109 | case BFD_RELOC_ARM_LDC_SB_G0: | |
23110 | case BFD_RELOC_ARM_LDC_SB_G1: | |
23111 | case BFD_RELOC_ARM_LDC_SB_G2: | |
9c2799c2 | 23112 | gas_assert (!fixP->fx_done); |
4962c51a | 23113 | if (!seg->use_rela_p) |
477330fc RM |
23114 | { |
23115 | bfd_vma insn; | |
23116 | bfd_vma addend_abs = abs (value); | |
4962c51a | 23117 | |
477330fc RM |
23118 | /* Check that the absolute value of the addend is a multiple of |
23119 | four and, when divided by four, fits in 8 bits. */ | |
23120 | if (addend_abs & 0x3) | |
4962c51a | 23121 | as_bad_where (fixP->fx_file, fixP->fx_line, |
477330fc RM |
23122 | _("bad offset 0x%08lX (must be word-aligned)"), |
23123 | (unsigned long) addend_abs); | |
4962c51a | 23124 | |
477330fc | 23125 | if ((addend_abs >> 2) > 0xff) |
4962c51a | 23126 | as_bad_where (fixP->fx_file, fixP->fx_line, |
477330fc RM |
23127 | _("bad offset 0x%08lX (must be an 8-bit number of words)"), |
23128 | (unsigned long) addend_abs); | |
23129 | ||
23130 | /* Extract the instruction. */ | |
23131 | insn = md_chars_to_number (buf, INSN_SIZE); | |
23132 | ||
23133 | /* If the addend is negative, clear bit 23 of the instruction. | |
23134 | Otherwise set it. */ | |
23135 | if (value < 0) | |
23136 | insn &= ~(1 << 23); | |
23137 | else | |
23138 | insn |= 1 << 23; | |
23139 | ||
23140 | /* Place the addend (divided by four) into the first eight | |
23141 | bits of the instruction. */ | |
23142 | insn &= 0xfffffff0; | |
23143 | insn |= addend_abs >> 2; | |
23144 | ||
23145 | /* Update the instruction. */ | |
23146 | md_number_to_chars (buf, insn, INSN_SIZE); | |
23147 | } | |
4962c51a MS |
23148 | break; |
23149 | ||
845b51d6 PB |
23150 | case BFD_RELOC_ARM_V4BX: |
23151 | /* This will need to go in the object file. */ | |
23152 | fixP->fx_done = 0; | |
23153 | break; | |
23154 | ||
c19d1205 ZW |
23155 | case BFD_RELOC_UNUSED: |
23156 | default: | |
23157 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
23158 | _("bad relocation fixup type (%d)"), fixP->fx_r_type); | |
23159 | } | |
6c43fab6 RE |
23160 | } |
23161 | ||
c19d1205 ZW |
23162 | /* Translate internal representation of relocation info to BFD target |
23163 | format. */ | |
a737bd4d | 23164 | |
c19d1205 | 23165 | arelent * |
00a97672 | 23166 | tc_gen_reloc (asection *section, fixS *fixp) |
a737bd4d | 23167 | { |
c19d1205 ZW |
23168 | arelent * reloc; |
23169 | bfd_reloc_code_real_type code; | |
a737bd4d | 23170 | |
21d799b5 | 23171 | reloc = (arelent *) xmalloc (sizeof (arelent)); |
a737bd4d | 23172 | |
21d799b5 | 23173 | reloc->sym_ptr_ptr = (asymbol **) xmalloc (sizeof (asymbol *)); |
c19d1205 ZW |
23174 | *reloc->sym_ptr_ptr = symbol_get_bfdsym (fixp->fx_addsy); |
23175 | reloc->address = fixp->fx_frag->fr_address + fixp->fx_where; | |
a737bd4d | 23176 | |
2fc8bdac | 23177 | if (fixp->fx_pcrel) |
00a97672 RS |
23178 | { |
23179 | if (section->use_rela_p) | |
23180 | fixp->fx_offset -= md_pcrel_from_section (fixp, section); | |
23181 | else | |
23182 | fixp->fx_offset = reloc->address; | |
23183 | } | |
c19d1205 | 23184 | reloc->addend = fixp->fx_offset; |
a737bd4d | 23185 | |
c19d1205 | 23186 | switch (fixp->fx_r_type) |
a737bd4d | 23187 | { |
c19d1205 ZW |
23188 | case BFD_RELOC_8: |
23189 | if (fixp->fx_pcrel) | |
23190 | { | |
23191 | code = BFD_RELOC_8_PCREL; | |
23192 | break; | |
23193 | } | |
a737bd4d | 23194 | |
c19d1205 ZW |
23195 | case BFD_RELOC_16: |
23196 | if (fixp->fx_pcrel) | |
23197 | { | |
23198 | code = BFD_RELOC_16_PCREL; | |
23199 | break; | |
23200 | } | |
6c43fab6 | 23201 | |
c19d1205 ZW |
23202 | case BFD_RELOC_32: |
23203 | if (fixp->fx_pcrel) | |
23204 | { | |
23205 | code = BFD_RELOC_32_PCREL; | |
23206 | break; | |
23207 | } | |
a737bd4d | 23208 | |
b6895b4f PB |
23209 | case BFD_RELOC_ARM_MOVW: |
23210 | if (fixp->fx_pcrel) | |
23211 | { | |
23212 | code = BFD_RELOC_ARM_MOVW_PCREL; | |
23213 | break; | |
23214 | } | |
23215 | ||
23216 | case BFD_RELOC_ARM_MOVT: | |
23217 | if (fixp->fx_pcrel) | |
23218 | { | |
23219 | code = BFD_RELOC_ARM_MOVT_PCREL; | |
23220 | break; | |
23221 | } | |
23222 | ||
23223 | case BFD_RELOC_ARM_THUMB_MOVW: | |
23224 | if (fixp->fx_pcrel) | |
23225 | { | |
23226 | code = BFD_RELOC_ARM_THUMB_MOVW_PCREL; | |
23227 | break; | |
23228 | } | |
23229 | ||
23230 | case BFD_RELOC_ARM_THUMB_MOVT: | |
23231 | if (fixp->fx_pcrel) | |
23232 | { | |
23233 | code = BFD_RELOC_ARM_THUMB_MOVT_PCREL; | |
23234 | break; | |
23235 | } | |
23236 | ||
c19d1205 ZW |
23237 | case BFD_RELOC_NONE: |
23238 | case BFD_RELOC_ARM_PCREL_BRANCH: | |
23239 | case BFD_RELOC_ARM_PCREL_BLX: | |
23240 | case BFD_RELOC_RVA: | |
23241 | case BFD_RELOC_THUMB_PCREL_BRANCH7: | |
23242 | case BFD_RELOC_THUMB_PCREL_BRANCH9: | |
23243 | case BFD_RELOC_THUMB_PCREL_BRANCH12: | |
23244 | case BFD_RELOC_THUMB_PCREL_BRANCH20: | |
23245 | case BFD_RELOC_THUMB_PCREL_BRANCH23: | |
23246 | case BFD_RELOC_THUMB_PCREL_BRANCH25: | |
c19d1205 ZW |
23247 | case BFD_RELOC_VTABLE_ENTRY: |
23248 | case BFD_RELOC_VTABLE_INHERIT: | |
f0927246 NC |
23249 | #ifdef TE_PE |
23250 | case BFD_RELOC_32_SECREL: | |
23251 | #endif | |
c19d1205 ZW |
23252 | code = fixp->fx_r_type; |
23253 | break; | |
a737bd4d | 23254 | |
00adf2d4 JB |
23255 | case BFD_RELOC_THUMB_PCREL_BLX: |
23256 | #ifdef OBJ_ELF | |
23257 | if (EF_ARM_EABI_VERSION (meabi_flags) >= EF_ARM_EABI_VER4) | |
23258 | code = BFD_RELOC_THUMB_PCREL_BRANCH23; | |
23259 | else | |
23260 | #endif | |
23261 | code = BFD_RELOC_THUMB_PCREL_BLX; | |
23262 | break; | |
23263 | ||
c19d1205 ZW |
23264 | case BFD_RELOC_ARM_LITERAL: |
23265 | case BFD_RELOC_ARM_HWLITERAL: | |
23266 | /* If this is called then the a literal has | |
23267 | been referenced across a section boundary. */ | |
23268 | as_bad_where (fixp->fx_file, fixp->fx_line, | |
23269 | _("literal referenced across section boundary")); | |
23270 | return NULL; | |
a737bd4d | 23271 | |
c19d1205 | 23272 | #ifdef OBJ_ELF |
0855e32b NS |
23273 | case BFD_RELOC_ARM_TLS_CALL: |
23274 | case BFD_RELOC_ARM_THM_TLS_CALL: | |
23275 | case BFD_RELOC_ARM_TLS_DESCSEQ: | |
23276 | case BFD_RELOC_ARM_THM_TLS_DESCSEQ: | |
c19d1205 ZW |
23277 | case BFD_RELOC_ARM_GOT32: |
23278 | case BFD_RELOC_ARM_GOTOFF: | |
b43420e6 | 23279 | case BFD_RELOC_ARM_GOT_PREL: |
c19d1205 ZW |
23280 | case BFD_RELOC_ARM_PLT32: |
23281 | case BFD_RELOC_ARM_TARGET1: | |
23282 | case BFD_RELOC_ARM_ROSEGREL32: | |
23283 | case BFD_RELOC_ARM_SBREL32: | |
23284 | case BFD_RELOC_ARM_PREL31: | |
23285 | case BFD_RELOC_ARM_TARGET2: | |
23286 | case BFD_RELOC_ARM_TLS_LE32: | |
23287 | case BFD_RELOC_ARM_TLS_LDO32: | |
39b41c9c PB |
23288 | case BFD_RELOC_ARM_PCREL_CALL: |
23289 | case BFD_RELOC_ARM_PCREL_JUMP: | |
4962c51a MS |
23290 | case BFD_RELOC_ARM_ALU_PC_G0_NC: |
23291 | case BFD_RELOC_ARM_ALU_PC_G0: | |
23292 | case BFD_RELOC_ARM_ALU_PC_G1_NC: | |
23293 | case BFD_RELOC_ARM_ALU_PC_G1: | |
23294 | case BFD_RELOC_ARM_ALU_PC_G2: | |
23295 | case BFD_RELOC_ARM_LDR_PC_G0: | |
23296 | case BFD_RELOC_ARM_LDR_PC_G1: | |
23297 | case BFD_RELOC_ARM_LDR_PC_G2: | |
23298 | case BFD_RELOC_ARM_LDRS_PC_G0: | |
23299 | case BFD_RELOC_ARM_LDRS_PC_G1: | |
23300 | case BFD_RELOC_ARM_LDRS_PC_G2: | |
23301 | case BFD_RELOC_ARM_LDC_PC_G0: | |
23302 | case BFD_RELOC_ARM_LDC_PC_G1: | |
23303 | case BFD_RELOC_ARM_LDC_PC_G2: | |
23304 | case BFD_RELOC_ARM_ALU_SB_G0_NC: | |
23305 | case BFD_RELOC_ARM_ALU_SB_G0: | |
23306 | case BFD_RELOC_ARM_ALU_SB_G1_NC: | |
23307 | case BFD_RELOC_ARM_ALU_SB_G1: | |
23308 | case BFD_RELOC_ARM_ALU_SB_G2: | |
23309 | case BFD_RELOC_ARM_LDR_SB_G0: | |
23310 | case BFD_RELOC_ARM_LDR_SB_G1: | |
23311 | case BFD_RELOC_ARM_LDR_SB_G2: | |
23312 | case BFD_RELOC_ARM_LDRS_SB_G0: | |
23313 | case BFD_RELOC_ARM_LDRS_SB_G1: | |
23314 | case BFD_RELOC_ARM_LDRS_SB_G2: | |
23315 | case BFD_RELOC_ARM_LDC_SB_G0: | |
23316 | case BFD_RELOC_ARM_LDC_SB_G1: | |
23317 | case BFD_RELOC_ARM_LDC_SB_G2: | |
845b51d6 | 23318 | case BFD_RELOC_ARM_V4BX: |
c19d1205 ZW |
23319 | code = fixp->fx_r_type; |
23320 | break; | |
a737bd4d | 23321 | |
0855e32b | 23322 | case BFD_RELOC_ARM_TLS_GOTDESC: |
c19d1205 ZW |
23323 | case BFD_RELOC_ARM_TLS_GD32: |
23324 | case BFD_RELOC_ARM_TLS_IE32: | |
23325 | case BFD_RELOC_ARM_TLS_LDM32: | |
23326 | /* BFD will include the symbol's address in the addend. | |
23327 | But we don't want that, so subtract it out again here. */ | |
23328 | if (!S_IS_COMMON (fixp->fx_addsy)) | |
23329 | reloc->addend -= (*reloc->sym_ptr_ptr)->value; | |
23330 | code = fixp->fx_r_type; | |
23331 | break; | |
23332 | #endif | |
a737bd4d | 23333 | |
c19d1205 ZW |
23334 | case BFD_RELOC_ARM_IMMEDIATE: |
23335 | as_bad_where (fixp->fx_file, fixp->fx_line, | |
23336 | _("internal relocation (type: IMMEDIATE) not fixed up")); | |
23337 | return NULL; | |
a737bd4d | 23338 | |
c19d1205 ZW |
23339 | case BFD_RELOC_ARM_ADRL_IMMEDIATE: |
23340 | as_bad_where (fixp->fx_file, fixp->fx_line, | |
23341 | _("ADRL used for a symbol not defined in the same file")); | |
23342 | return NULL; | |
a737bd4d | 23343 | |
c19d1205 | 23344 | case BFD_RELOC_ARM_OFFSET_IMM: |
00a97672 RS |
23345 | if (section->use_rela_p) |
23346 | { | |
23347 | code = fixp->fx_r_type; | |
23348 | break; | |
23349 | } | |
23350 | ||
c19d1205 ZW |
23351 | if (fixp->fx_addsy != NULL |
23352 | && !S_IS_DEFINED (fixp->fx_addsy) | |
23353 | && S_IS_LOCAL (fixp->fx_addsy)) | |
a737bd4d | 23354 | { |
c19d1205 ZW |
23355 | as_bad_where (fixp->fx_file, fixp->fx_line, |
23356 | _("undefined local label `%s'"), | |
23357 | S_GET_NAME (fixp->fx_addsy)); | |
23358 | return NULL; | |
a737bd4d NC |
23359 | } |
23360 | ||
c19d1205 ZW |
23361 | as_bad_where (fixp->fx_file, fixp->fx_line, |
23362 | _("internal_relocation (type: OFFSET_IMM) not fixed up")); | |
23363 | return NULL; | |
a737bd4d | 23364 | |
c19d1205 ZW |
23365 | default: |
23366 | { | |
23367 | char * type; | |
6c43fab6 | 23368 | |
c19d1205 ZW |
23369 | switch (fixp->fx_r_type) |
23370 | { | |
23371 | case BFD_RELOC_NONE: type = "NONE"; break; | |
23372 | case BFD_RELOC_ARM_OFFSET_IMM8: type = "OFFSET_IMM8"; break; | |
23373 | case BFD_RELOC_ARM_SHIFT_IMM: type = "SHIFT_IMM"; break; | |
3eb17e6b | 23374 | case BFD_RELOC_ARM_SMC: type = "SMC"; break; |
c19d1205 ZW |
23375 | case BFD_RELOC_ARM_SWI: type = "SWI"; break; |
23376 | case BFD_RELOC_ARM_MULTI: type = "MULTI"; break; | |
23377 | case BFD_RELOC_ARM_CP_OFF_IMM: type = "CP_OFF_IMM"; break; | |
db187cb9 | 23378 | case BFD_RELOC_ARM_T32_OFFSET_IMM: type = "T32_OFFSET_IMM"; break; |
8f06b2d8 | 23379 | case BFD_RELOC_ARM_T32_CP_OFF_IMM: type = "T32_CP_OFF_IMM"; break; |
c19d1205 ZW |
23380 | case BFD_RELOC_ARM_THUMB_ADD: type = "THUMB_ADD"; break; |
23381 | case BFD_RELOC_ARM_THUMB_SHIFT: type = "THUMB_SHIFT"; break; | |
23382 | case BFD_RELOC_ARM_THUMB_IMM: type = "THUMB_IMM"; break; | |
23383 | case BFD_RELOC_ARM_THUMB_OFFSET: type = "THUMB_OFFSET"; break; | |
23384 | default: type = _("<unknown>"); break; | |
23385 | } | |
23386 | as_bad_where (fixp->fx_file, fixp->fx_line, | |
23387 | _("cannot represent %s relocation in this object file format"), | |
23388 | type); | |
23389 | return NULL; | |
23390 | } | |
a737bd4d | 23391 | } |
6c43fab6 | 23392 | |
c19d1205 ZW |
23393 | #ifdef OBJ_ELF |
23394 | if ((code == BFD_RELOC_32_PCREL || code == BFD_RELOC_32) | |
23395 | && GOT_symbol | |
23396 | && fixp->fx_addsy == GOT_symbol) | |
23397 | { | |
23398 | code = BFD_RELOC_ARM_GOTPC; | |
23399 | reloc->addend = fixp->fx_offset = reloc->address; | |
23400 | } | |
23401 | #endif | |
6c43fab6 | 23402 | |
c19d1205 | 23403 | reloc->howto = bfd_reloc_type_lookup (stdoutput, code); |
6c43fab6 | 23404 | |
c19d1205 ZW |
23405 | if (reloc->howto == NULL) |
23406 | { | |
23407 | as_bad_where (fixp->fx_file, fixp->fx_line, | |
23408 | _("cannot represent %s relocation in this object file format"), | |
23409 | bfd_get_reloc_code_name (code)); | |
23410 | return NULL; | |
23411 | } | |
6c43fab6 | 23412 | |
c19d1205 ZW |
23413 | /* HACK: Since arm ELF uses Rel instead of Rela, encode the |
23414 | vtable entry to be used in the relocation's section offset. */ | |
23415 | if (fixp->fx_r_type == BFD_RELOC_VTABLE_ENTRY) | |
23416 | reloc->address = fixp->fx_offset; | |
6c43fab6 | 23417 | |
c19d1205 | 23418 | return reloc; |
6c43fab6 RE |
23419 | } |
23420 | ||
c19d1205 | 23421 | /* This fix_new is called by cons via TC_CONS_FIX_NEW. */ |
6c43fab6 | 23422 | |
c19d1205 ZW |
23423 | void |
23424 | cons_fix_new_arm (fragS * frag, | |
23425 | int where, | |
23426 | int size, | |
62ebcb5c AM |
23427 | expressionS * exp, |
23428 | bfd_reloc_code_real_type reloc) | |
6c43fab6 | 23429 | { |
c19d1205 | 23430 | int pcrel = 0; |
6c43fab6 | 23431 | |
c19d1205 ZW |
23432 | /* Pick a reloc. |
23433 | FIXME: @@ Should look at CPU word size. */ | |
23434 | switch (size) | |
23435 | { | |
23436 | case 1: | |
62ebcb5c | 23437 | reloc = BFD_RELOC_8; |
c19d1205 ZW |
23438 | break; |
23439 | case 2: | |
62ebcb5c | 23440 | reloc = BFD_RELOC_16; |
c19d1205 ZW |
23441 | break; |
23442 | case 4: | |
23443 | default: | |
62ebcb5c | 23444 | reloc = BFD_RELOC_32; |
c19d1205 ZW |
23445 | break; |
23446 | case 8: | |
62ebcb5c | 23447 | reloc = BFD_RELOC_64; |
c19d1205 ZW |
23448 | break; |
23449 | } | |
6c43fab6 | 23450 | |
f0927246 NC |
23451 | #ifdef TE_PE |
23452 | if (exp->X_op == O_secrel) | |
23453 | { | |
23454 | exp->X_op = O_symbol; | |
62ebcb5c | 23455 | reloc = BFD_RELOC_32_SECREL; |
f0927246 NC |
23456 | } |
23457 | #endif | |
23458 | ||
62ebcb5c | 23459 | fix_new_exp (frag, where, size, exp, pcrel, reloc); |
c19d1205 | 23460 | } |
6c43fab6 | 23461 | |
4343666d | 23462 | #if defined (OBJ_COFF) |
c19d1205 ZW |
23463 | void |
23464 | arm_validate_fix (fixS * fixP) | |
6c43fab6 | 23465 | { |
c19d1205 ZW |
23466 | /* If the destination of the branch is a defined symbol which does not have |
23467 | the THUMB_FUNC attribute, then we must be calling a function which has | |
23468 | the (interfacearm) attribute. We look for the Thumb entry point to that | |
23469 | function and change the branch to refer to that function instead. */ | |
23470 | if (fixP->fx_r_type == BFD_RELOC_THUMB_PCREL_BRANCH23 | |
23471 | && fixP->fx_addsy != NULL | |
23472 | && S_IS_DEFINED (fixP->fx_addsy) | |
23473 | && ! THUMB_IS_FUNC (fixP->fx_addsy)) | |
6c43fab6 | 23474 | { |
c19d1205 | 23475 | fixP->fx_addsy = find_real_start (fixP->fx_addsy); |
6c43fab6 | 23476 | } |
c19d1205 ZW |
23477 | } |
23478 | #endif | |
6c43fab6 | 23479 | |
267bf995 | 23480 | |
c19d1205 ZW |
23481 | int |
23482 | arm_force_relocation (struct fix * fixp) | |
23483 | { | |
23484 | #if defined (OBJ_COFF) && defined (TE_PE) | |
23485 | if (fixp->fx_r_type == BFD_RELOC_RVA) | |
23486 | return 1; | |
23487 | #endif | |
6c43fab6 | 23488 | |
267bf995 RR |
23489 | /* In case we have a call or a branch to a function in ARM ISA mode from |
23490 | a thumb function or vice-versa force the relocation. These relocations | |
23491 | are cleared off for some cores that might have blx and simple transformations | |
23492 | are possible. */ | |
23493 | ||
23494 | #ifdef OBJ_ELF | |
23495 | switch (fixp->fx_r_type) | |
23496 | { | |
23497 | case BFD_RELOC_ARM_PCREL_JUMP: | |
23498 | case BFD_RELOC_ARM_PCREL_CALL: | |
23499 | case BFD_RELOC_THUMB_PCREL_BLX: | |
23500 | if (THUMB_IS_FUNC (fixp->fx_addsy)) | |
23501 | return 1; | |
23502 | break; | |
23503 | ||
23504 | case BFD_RELOC_ARM_PCREL_BLX: | |
23505 | case BFD_RELOC_THUMB_PCREL_BRANCH25: | |
23506 | case BFD_RELOC_THUMB_PCREL_BRANCH20: | |
23507 | case BFD_RELOC_THUMB_PCREL_BRANCH23: | |
23508 | if (ARM_IS_FUNC (fixp->fx_addsy)) | |
23509 | return 1; | |
23510 | break; | |
23511 | ||
23512 | default: | |
23513 | break; | |
23514 | } | |
23515 | #endif | |
23516 | ||
b5884301 PB |
23517 | /* Resolve these relocations even if the symbol is extern or weak. |
23518 | Technically this is probably wrong due to symbol preemption. | |
23519 | In practice these relocations do not have enough range to be useful | |
23520 | at dynamic link time, and some code (e.g. in the Linux kernel) | |
23521 | expects these references to be resolved. */ | |
c19d1205 ZW |
23522 | if (fixp->fx_r_type == BFD_RELOC_ARM_IMMEDIATE |
23523 | || fixp->fx_r_type == BFD_RELOC_ARM_OFFSET_IMM | |
b5884301 | 23524 | || fixp->fx_r_type == BFD_RELOC_ARM_OFFSET_IMM8 |
0110f2b8 | 23525 | || fixp->fx_r_type == BFD_RELOC_ARM_ADRL_IMMEDIATE |
b5884301 PB |
23526 | || fixp->fx_r_type == BFD_RELOC_ARM_CP_OFF_IMM |
23527 | || fixp->fx_r_type == BFD_RELOC_ARM_CP_OFF_IMM_S2 | |
23528 | || fixp->fx_r_type == BFD_RELOC_ARM_THUMB_OFFSET | |
16805f35 | 23529 | || fixp->fx_r_type == BFD_RELOC_ARM_T32_ADD_IMM |
0110f2b8 PB |
23530 | || fixp->fx_r_type == BFD_RELOC_ARM_T32_IMMEDIATE |
23531 | || fixp->fx_r_type == BFD_RELOC_ARM_T32_IMM12 | |
b5884301 PB |
23532 | || fixp->fx_r_type == BFD_RELOC_ARM_T32_OFFSET_IMM |
23533 | || fixp->fx_r_type == BFD_RELOC_ARM_T32_ADD_PC12 | |
23534 | || fixp->fx_r_type == BFD_RELOC_ARM_T32_CP_OFF_IMM | |
23535 | || fixp->fx_r_type == BFD_RELOC_ARM_T32_CP_OFF_IMM_S2) | |
c19d1205 | 23536 | return 0; |
a737bd4d | 23537 | |
4962c51a MS |
23538 | /* Always leave these relocations for the linker. */ |
23539 | if ((fixp->fx_r_type >= BFD_RELOC_ARM_ALU_PC_G0_NC | |
23540 | && fixp->fx_r_type <= BFD_RELOC_ARM_LDC_SB_G2) | |
23541 | || fixp->fx_r_type == BFD_RELOC_ARM_LDR_PC_G0) | |
23542 | return 1; | |
23543 | ||
f0291e4c PB |
23544 | /* Always generate relocations against function symbols. */ |
23545 | if (fixp->fx_r_type == BFD_RELOC_32 | |
23546 | && fixp->fx_addsy | |
23547 | && (symbol_get_bfdsym (fixp->fx_addsy)->flags & BSF_FUNCTION)) | |
23548 | return 1; | |
23549 | ||
c19d1205 | 23550 | return generic_force_reloc (fixp); |
404ff6b5 AH |
23551 | } |
23552 | ||
0ffdc86c | 23553 | #if defined (OBJ_ELF) || defined (OBJ_COFF) |
e28387c3 PB |
23554 | /* Relocations against function names must be left unadjusted, |
23555 | so that the linker can use this information to generate interworking | |
23556 | stubs. The MIPS version of this function | |
c19d1205 ZW |
23557 | also prevents relocations that are mips-16 specific, but I do not |
23558 | know why it does this. | |
404ff6b5 | 23559 | |
c19d1205 ZW |
23560 | FIXME: |
23561 | There is one other problem that ought to be addressed here, but | |
23562 | which currently is not: Taking the address of a label (rather | |
23563 | than a function) and then later jumping to that address. Such | |
23564 | addresses also ought to have their bottom bit set (assuming that | |
23565 | they reside in Thumb code), but at the moment they will not. */ | |
404ff6b5 | 23566 | |
c19d1205 ZW |
23567 | bfd_boolean |
23568 | arm_fix_adjustable (fixS * fixP) | |
404ff6b5 | 23569 | { |
c19d1205 ZW |
23570 | if (fixP->fx_addsy == NULL) |
23571 | return 1; | |
404ff6b5 | 23572 | |
e28387c3 PB |
23573 | /* Preserve relocations against symbols with function type. */ |
23574 | if (symbol_get_bfdsym (fixP->fx_addsy)->flags & BSF_FUNCTION) | |
c921be7d | 23575 | return FALSE; |
e28387c3 | 23576 | |
c19d1205 ZW |
23577 | if (THUMB_IS_FUNC (fixP->fx_addsy) |
23578 | && fixP->fx_subsy == NULL) | |
c921be7d | 23579 | return FALSE; |
a737bd4d | 23580 | |
c19d1205 ZW |
23581 | /* We need the symbol name for the VTABLE entries. */ |
23582 | if ( fixP->fx_r_type == BFD_RELOC_VTABLE_INHERIT | |
23583 | || fixP->fx_r_type == BFD_RELOC_VTABLE_ENTRY) | |
c921be7d | 23584 | return FALSE; |
404ff6b5 | 23585 | |
c19d1205 ZW |
23586 | /* Don't allow symbols to be discarded on GOT related relocs. */ |
23587 | if (fixP->fx_r_type == BFD_RELOC_ARM_PLT32 | |
23588 | || fixP->fx_r_type == BFD_RELOC_ARM_GOT32 | |
23589 | || fixP->fx_r_type == BFD_RELOC_ARM_GOTOFF | |
23590 | || fixP->fx_r_type == BFD_RELOC_ARM_TLS_GD32 | |
23591 | || fixP->fx_r_type == BFD_RELOC_ARM_TLS_LE32 | |
23592 | || fixP->fx_r_type == BFD_RELOC_ARM_TLS_IE32 | |
23593 | || fixP->fx_r_type == BFD_RELOC_ARM_TLS_LDM32 | |
23594 | || fixP->fx_r_type == BFD_RELOC_ARM_TLS_LDO32 | |
0855e32b NS |
23595 | || fixP->fx_r_type == BFD_RELOC_ARM_TLS_GOTDESC |
23596 | || fixP->fx_r_type == BFD_RELOC_ARM_TLS_CALL | |
23597 | || fixP->fx_r_type == BFD_RELOC_ARM_THM_TLS_CALL | |
23598 | || fixP->fx_r_type == BFD_RELOC_ARM_TLS_DESCSEQ | |
23599 | || fixP->fx_r_type == BFD_RELOC_ARM_THM_TLS_DESCSEQ | |
c19d1205 | 23600 | || fixP->fx_r_type == BFD_RELOC_ARM_TARGET2) |
c921be7d | 23601 | return FALSE; |
a737bd4d | 23602 | |
4962c51a MS |
23603 | /* Similarly for group relocations. */ |
23604 | if ((fixP->fx_r_type >= BFD_RELOC_ARM_ALU_PC_G0_NC | |
23605 | && fixP->fx_r_type <= BFD_RELOC_ARM_LDC_SB_G2) | |
23606 | || fixP->fx_r_type == BFD_RELOC_ARM_LDR_PC_G0) | |
c921be7d | 23607 | return FALSE; |
4962c51a | 23608 | |
79947c54 CD |
23609 | /* MOVW/MOVT REL relocations have limited offsets, so keep the symbols. */ |
23610 | if (fixP->fx_r_type == BFD_RELOC_ARM_MOVW | |
23611 | || fixP->fx_r_type == BFD_RELOC_ARM_MOVT | |
23612 | || fixP->fx_r_type == BFD_RELOC_ARM_MOVW_PCREL | |
23613 | || fixP->fx_r_type == BFD_RELOC_ARM_MOVT_PCREL | |
23614 | || fixP->fx_r_type == BFD_RELOC_ARM_THUMB_MOVW | |
23615 | || fixP->fx_r_type == BFD_RELOC_ARM_THUMB_MOVT | |
23616 | || fixP->fx_r_type == BFD_RELOC_ARM_THUMB_MOVW_PCREL | |
23617 | || fixP->fx_r_type == BFD_RELOC_ARM_THUMB_MOVT_PCREL) | |
c921be7d | 23618 | return FALSE; |
79947c54 | 23619 | |
c921be7d | 23620 | return TRUE; |
a737bd4d | 23621 | } |
0ffdc86c NC |
23622 | #endif /* defined (OBJ_ELF) || defined (OBJ_COFF) */ |
23623 | ||
23624 | #ifdef OBJ_ELF | |
404ff6b5 | 23625 | |
c19d1205 ZW |
23626 | const char * |
23627 | elf32_arm_target_format (void) | |
404ff6b5 | 23628 | { |
c19d1205 ZW |
23629 | #ifdef TE_SYMBIAN |
23630 | return (target_big_endian | |
23631 | ? "elf32-bigarm-symbian" | |
23632 | : "elf32-littlearm-symbian"); | |
23633 | #elif defined (TE_VXWORKS) | |
23634 | return (target_big_endian | |
23635 | ? "elf32-bigarm-vxworks" | |
23636 | : "elf32-littlearm-vxworks"); | |
b38cadfb NC |
23637 | #elif defined (TE_NACL) |
23638 | return (target_big_endian | |
23639 | ? "elf32-bigarm-nacl" | |
23640 | : "elf32-littlearm-nacl"); | |
c19d1205 ZW |
23641 | #else |
23642 | if (target_big_endian) | |
23643 | return "elf32-bigarm"; | |
23644 | else | |
23645 | return "elf32-littlearm"; | |
23646 | #endif | |
404ff6b5 AH |
23647 | } |
23648 | ||
c19d1205 ZW |
23649 | void |
23650 | armelf_frob_symbol (symbolS * symp, | |
23651 | int * puntp) | |
404ff6b5 | 23652 | { |
c19d1205 ZW |
23653 | elf_frob_symbol (symp, puntp); |
23654 | } | |
23655 | #endif | |
404ff6b5 | 23656 | |
c19d1205 | 23657 | /* MD interface: Finalization. */ |
a737bd4d | 23658 | |
c19d1205 ZW |
23659 | void |
23660 | arm_cleanup (void) | |
23661 | { | |
23662 | literal_pool * pool; | |
a737bd4d | 23663 | |
e07e6e58 NC |
23664 | /* Ensure that all the IT blocks are properly closed. */ |
23665 | check_it_blocks_finished (); | |
23666 | ||
c19d1205 ZW |
23667 | for (pool = list_of_pools; pool; pool = pool->next) |
23668 | { | |
5f4273c7 | 23669 | /* Put it at the end of the relevant section. */ |
c19d1205 ZW |
23670 | subseg_set (pool->section, pool->sub_section); |
23671 | #ifdef OBJ_ELF | |
23672 | arm_elf_change_section (); | |
23673 | #endif | |
23674 | s_ltorg (0); | |
23675 | } | |
404ff6b5 AH |
23676 | } |
23677 | ||
cd000bff DJ |
23678 | #ifdef OBJ_ELF |
23679 | /* Remove any excess mapping symbols generated for alignment frags in | |
23680 | SEC. We may have created a mapping symbol before a zero byte | |
23681 | alignment; remove it if there's a mapping symbol after the | |
23682 | alignment. */ | |
23683 | static void | |
23684 | check_mapping_symbols (bfd *abfd ATTRIBUTE_UNUSED, asection *sec, | |
23685 | void *dummy ATTRIBUTE_UNUSED) | |
23686 | { | |
23687 | segment_info_type *seginfo = seg_info (sec); | |
23688 | fragS *fragp; | |
23689 | ||
23690 | if (seginfo == NULL || seginfo->frchainP == NULL) | |
23691 | return; | |
23692 | ||
23693 | for (fragp = seginfo->frchainP->frch_root; | |
23694 | fragp != NULL; | |
23695 | fragp = fragp->fr_next) | |
23696 | { | |
23697 | symbolS *sym = fragp->tc_frag_data.last_map; | |
23698 | fragS *next = fragp->fr_next; | |
23699 | ||
23700 | /* Variable-sized frags have been converted to fixed size by | |
23701 | this point. But if this was variable-sized to start with, | |
23702 | there will be a fixed-size frag after it. So don't handle | |
23703 | next == NULL. */ | |
23704 | if (sym == NULL || next == NULL) | |
23705 | continue; | |
23706 | ||
23707 | if (S_GET_VALUE (sym) < next->fr_address) | |
23708 | /* Not at the end of this frag. */ | |
23709 | continue; | |
23710 | know (S_GET_VALUE (sym) == next->fr_address); | |
23711 | ||
23712 | do | |
23713 | { | |
23714 | if (next->tc_frag_data.first_map != NULL) | |
23715 | { | |
23716 | /* Next frag starts with a mapping symbol. Discard this | |
23717 | one. */ | |
23718 | symbol_remove (sym, &symbol_rootP, &symbol_lastP); | |
23719 | break; | |
23720 | } | |
23721 | ||
23722 | if (next->fr_next == NULL) | |
23723 | { | |
23724 | /* This mapping symbol is at the end of the section. Discard | |
23725 | it. */ | |
23726 | know (next->fr_fix == 0 && next->fr_var == 0); | |
23727 | symbol_remove (sym, &symbol_rootP, &symbol_lastP); | |
23728 | break; | |
23729 | } | |
23730 | ||
23731 | /* As long as we have empty frags without any mapping symbols, | |
23732 | keep looking. */ | |
23733 | /* If the next frag is non-empty and does not start with a | |
23734 | mapping symbol, then this mapping symbol is required. */ | |
23735 | if (next->fr_address != next->fr_next->fr_address) | |
23736 | break; | |
23737 | ||
23738 | next = next->fr_next; | |
23739 | } | |
23740 | while (next != NULL); | |
23741 | } | |
23742 | } | |
23743 | #endif | |
23744 | ||
c19d1205 ZW |
23745 | /* Adjust the symbol table. This marks Thumb symbols as distinct from |
23746 | ARM ones. */ | |
404ff6b5 | 23747 | |
c19d1205 ZW |
23748 | void |
23749 | arm_adjust_symtab (void) | |
404ff6b5 | 23750 | { |
c19d1205 ZW |
23751 | #ifdef OBJ_COFF |
23752 | symbolS * sym; | |
404ff6b5 | 23753 | |
c19d1205 ZW |
23754 | for (sym = symbol_rootP; sym != NULL; sym = symbol_next (sym)) |
23755 | { | |
23756 | if (ARM_IS_THUMB (sym)) | |
23757 | { | |
23758 | if (THUMB_IS_FUNC (sym)) | |
23759 | { | |
23760 | /* Mark the symbol as a Thumb function. */ | |
23761 | if ( S_GET_STORAGE_CLASS (sym) == C_STAT | |
23762 | || S_GET_STORAGE_CLASS (sym) == C_LABEL) /* This can happen! */ | |
23763 | S_SET_STORAGE_CLASS (sym, C_THUMBSTATFUNC); | |
404ff6b5 | 23764 | |
c19d1205 ZW |
23765 | else if (S_GET_STORAGE_CLASS (sym) == C_EXT) |
23766 | S_SET_STORAGE_CLASS (sym, C_THUMBEXTFUNC); | |
23767 | else | |
23768 | as_bad (_("%s: unexpected function type: %d"), | |
23769 | S_GET_NAME (sym), S_GET_STORAGE_CLASS (sym)); | |
23770 | } | |
23771 | else switch (S_GET_STORAGE_CLASS (sym)) | |
23772 | { | |
23773 | case C_EXT: | |
23774 | S_SET_STORAGE_CLASS (sym, C_THUMBEXT); | |
23775 | break; | |
23776 | case C_STAT: | |
23777 | S_SET_STORAGE_CLASS (sym, C_THUMBSTAT); | |
23778 | break; | |
23779 | case C_LABEL: | |
23780 | S_SET_STORAGE_CLASS (sym, C_THUMBLABEL); | |
23781 | break; | |
23782 | default: | |
23783 | /* Do nothing. */ | |
23784 | break; | |
23785 | } | |
23786 | } | |
a737bd4d | 23787 | |
c19d1205 ZW |
23788 | if (ARM_IS_INTERWORK (sym)) |
23789 | coffsymbol (symbol_get_bfdsym (sym))->native->u.syment.n_flags = 0xFF; | |
404ff6b5 | 23790 | } |
c19d1205 ZW |
23791 | #endif |
23792 | #ifdef OBJ_ELF | |
23793 | symbolS * sym; | |
23794 | char bind; | |
404ff6b5 | 23795 | |
c19d1205 | 23796 | for (sym = symbol_rootP; sym != NULL; sym = symbol_next (sym)) |
404ff6b5 | 23797 | { |
c19d1205 ZW |
23798 | if (ARM_IS_THUMB (sym)) |
23799 | { | |
23800 | elf_symbol_type * elf_sym; | |
404ff6b5 | 23801 | |
c19d1205 ZW |
23802 | elf_sym = elf_symbol (symbol_get_bfdsym (sym)); |
23803 | bind = ELF_ST_BIND (elf_sym->internal_elf_sym.st_info); | |
404ff6b5 | 23804 | |
b0796911 PB |
23805 | if (! bfd_is_arm_special_symbol_name (elf_sym->symbol.name, |
23806 | BFD_ARM_SPECIAL_SYM_TYPE_ANY)) | |
c19d1205 ZW |
23807 | { |
23808 | /* If it's a .thumb_func, declare it as so, | |
23809 | otherwise tag label as .code 16. */ | |
23810 | if (THUMB_IS_FUNC (sym)) | |
35fc36a8 RS |
23811 | elf_sym->internal_elf_sym.st_target_internal |
23812 | = ST_BRANCH_TO_THUMB; | |
3ba67470 | 23813 | else if (EF_ARM_EABI_VERSION (meabi_flags) < EF_ARM_EABI_VER4) |
c19d1205 ZW |
23814 | elf_sym->internal_elf_sym.st_info = |
23815 | ELF_ST_INFO (bind, STT_ARM_16BIT); | |
23816 | } | |
23817 | } | |
23818 | } | |
cd000bff DJ |
23819 | |
23820 | /* Remove any overlapping mapping symbols generated by alignment frags. */ | |
23821 | bfd_map_over_sections (stdoutput, check_mapping_symbols, (char *) 0); | |
709001e9 MM |
23822 | /* Now do generic ELF adjustments. */ |
23823 | elf_adjust_symtab (); | |
c19d1205 | 23824 | #endif |
404ff6b5 AH |
23825 | } |
23826 | ||
c19d1205 | 23827 | /* MD interface: Initialization. */ |
404ff6b5 | 23828 | |
a737bd4d | 23829 | static void |
c19d1205 | 23830 | set_constant_flonums (void) |
a737bd4d | 23831 | { |
c19d1205 | 23832 | int i; |
404ff6b5 | 23833 | |
c19d1205 ZW |
23834 | for (i = 0; i < NUM_FLOAT_VALS; i++) |
23835 | if (atof_ieee ((char *) fp_const[i], 'x', fp_values[i]) == NULL) | |
23836 | abort (); | |
a737bd4d | 23837 | } |
404ff6b5 | 23838 | |
3e9e4fcf JB |
23839 | /* Auto-select Thumb mode if it's the only available instruction set for the |
23840 | given architecture. */ | |
23841 | ||
23842 | static void | |
23843 | autoselect_thumb_from_cpu_variant (void) | |
23844 | { | |
23845 | if (!ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v1)) | |
23846 | opcode_select (16); | |
23847 | } | |
23848 | ||
c19d1205 ZW |
23849 | void |
23850 | md_begin (void) | |
a737bd4d | 23851 | { |
c19d1205 ZW |
23852 | unsigned mach; |
23853 | unsigned int i; | |
404ff6b5 | 23854 | |
c19d1205 ZW |
23855 | if ( (arm_ops_hsh = hash_new ()) == NULL |
23856 | || (arm_cond_hsh = hash_new ()) == NULL | |
23857 | || (arm_shift_hsh = hash_new ()) == NULL | |
23858 | || (arm_psr_hsh = hash_new ()) == NULL | |
62b3e311 | 23859 | || (arm_v7m_psr_hsh = hash_new ()) == NULL |
c19d1205 | 23860 | || (arm_reg_hsh = hash_new ()) == NULL |
62b3e311 PB |
23861 | || (arm_reloc_hsh = hash_new ()) == NULL |
23862 | || (arm_barrier_opt_hsh = hash_new ()) == NULL) | |
c19d1205 ZW |
23863 | as_fatal (_("virtual memory exhausted")); |
23864 | ||
23865 | for (i = 0; i < sizeof (insns) / sizeof (struct asm_opcode); i++) | |
d3ce72d0 | 23866 | hash_insert (arm_ops_hsh, insns[i].template_name, (void *) (insns + i)); |
c19d1205 | 23867 | for (i = 0; i < sizeof (conds) / sizeof (struct asm_cond); i++) |
d3ce72d0 | 23868 | hash_insert (arm_cond_hsh, conds[i].template_name, (void *) (conds + i)); |
c19d1205 | 23869 | for (i = 0; i < sizeof (shift_names) / sizeof (struct asm_shift_name); i++) |
5a49b8ac | 23870 | hash_insert (arm_shift_hsh, shift_names[i].name, (void *) (shift_names + i)); |
c19d1205 | 23871 | for (i = 0; i < sizeof (psrs) / sizeof (struct asm_psr); i++) |
d3ce72d0 | 23872 | hash_insert (arm_psr_hsh, psrs[i].template_name, (void *) (psrs + i)); |
62b3e311 | 23873 | for (i = 0; i < sizeof (v7m_psrs) / sizeof (struct asm_psr); i++) |
d3ce72d0 | 23874 | hash_insert (arm_v7m_psr_hsh, v7m_psrs[i].template_name, |
477330fc | 23875 | (void *) (v7m_psrs + i)); |
c19d1205 | 23876 | for (i = 0; i < sizeof (reg_names) / sizeof (struct reg_entry); i++) |
5a49b8ac | 23877 | hash_insert (arm_reg_hsh, reg_names[i].name, (void *) (reg_names + i)); |
62b3e311 PB |
23878 | for (i = 0; |
23879 | i < sizeof (barrier_opt_names) / sizeof (struct asm_barrier_opt); | |
23880 | i++) | |
d3ce72d0 | 23881 | hash_insert (arm_barrier_opt_hsh, barrier_opt_names[i].template_name, |
5a49b8ac | 23882 | (void *) (barrier_opt_names + i)); |
c19d1205 | 23883 | #ifdef OBJ_ELF |
3da1d841 NC |
23884 | for (i = 0; i < ARRAY_SIZE (reloc_names); i++) |
23885 | { | |
23886 | struct reloc_entry * entry = reloc_names + i; | |
23887 | ||
23888 | if (arm_is_eabi() && entry->reloc == BFD_RELOC_ARM_PLT32) | |
23889 | /* This makes encode_branch() use the EABI versions of this relocation. */ | |
23890 | entry->reloc = BFD_RELOC_UNUSED; | |
23891 | ||
23892 | hash_insert (arm_reloc_hsh, entry->name, (void *) entry); | |
23893 | } | |
c19d1205 ZW |
23894 | #endif |
23895 | ||
23896 | set_constant_flonums (); | |
404ff6b5 | 23897 | |
c19d1205 ZW |
23898 | /* Set the cpu variant based on the command-line options. We prefer |
23899 | -mcpu= over -march= if both are set (as for GCC); and we prefer | |
23900 | -mfpu= over any other way of setting the floating point unit. | |
23901 | Use of legacy options with new options are faulted. */ | |
e74cfd16 | 23902 | if (legacy_cpu) |
404ff6b5 | 23903 | { |
e74cfd16 | 23904 | if (mcpu_cpu_opt || march_cpu_opt) |
c19d1205 ZW |
23905 | as_bad (_("use of old and new-style options to set CPU type")); |
23906 | ||
23907 | mcpu_cpu_opt = legacy_cpu; | |
404ff6b5 | 23908 | } |
e74cfd16 | 23909 | else if (!mcpu_cpu_opt) |
c19d1205 | 23910 | mcpu_cpu_opt = march_cpu_opt; |
404ff6b5 | 23911 | |
e74cfd16 | 23912 | if (legacy_fpu) |
c19d1205 | 23913 | { |
e74cfd16 | 23914 | if (mfpu_opt) |
c19d1205 | 23915 | as_bad (_("use of old and new-style options to set FPU type")); |
03b1477f RE |
23916 | |
23917 | mfpu_opt = legacy_fpu; | |
23918 | } | |
e74cfd16 | 23919 | else if (!mfpu_opt) |
03b1477f | 23920 | { |
45eb4c1b NS |
23921 | #if !(defined (EABI_DEFAULT) || defined (TE_LINUX) \ |
23922 | || defined (TE_NetBSD) || defined (TE_VXWORKS)) | |
39c2da32 RE |
23923 | /* Some environments specify a default FPU. If they don't, infer it |
23924 | from the processor. */ | |
e74cfd16 | 23925 | if (mcpu_fpu_opt) |
03b1477f RE |
23926 | mfpu_opt = mcpu_fpu_opt; |
23927 | else | |
23928 | mfpu_opt = march_fpu_opt; | |
39c2da32 | 23929 | #else |
e74cfd16 | 23930 | mfpu_opt = &fpu_default; |
39c2da32 | 23931 | #endif |
03b1477f RE |
23932 | } |
23933 | ||
e74cfd16 | 23934 | if (!mfpu_opt) |
03b1477f | 23935 | { |
493cb6ef | 23936 | if (mcpu_cpu_opt != NULL) |
e74cfd16 | 23937 | mfpu_opt = &fpu_default; |
493cb6ef | 23938 | else if (mcpu_fpu_opt != NULL && ARM_CPU_HAS_FEATURE (*mcpu_fpu_opt, arm_ext_v5)) |
e74cfd16 | 23939 | mfpu_opt = &fpu_arch_vfp_v2; |
03b1477f | 23940 | else |
e74cfd16 | 23941 | mfpu_opt = &fpu_arch_fpa; |
03b1477f RE |
23942 | } |
23943 | ||
ee065d83 | 23944 | #ifdef CPU_DEFAULT |
e74cfd16 | 23945 | if (!mcpu_cpu_opt) |
ee065d83 | 23946 | { |
e74cfd16 PB |
23947 | mcpu_cpu_opt = &cpu_default; |
23948 | selected_cpu = cpu_default; | |
ee065d83 | 23949 | } |
73f43896 NC |
23950 | else if (no_cpu_selected ()) |
23951 | selected_cpu = cpu_default; | |
e74cfd16 PB |
23952 | #else |
23953 | if (mcpu_cpu_opt) | |
23954 | selected_cpu = *mcpu_cpu_opt; | |
ee065d83 | 23955 | else |
e74cfd16 | 23956 | mcpu_cpu_opt = &arm_arch_any; |
ee065d83 | 23957 | #endif |
03b1477f | 23958 | |
e74cfd16 | 23959 | ARM_MERGE_FEATURE_SETS (cpu_variant, *mcpu_cpu_opt, *mfpu_opt); |
03b1477f | 23960 | |
3e9e4fcf JB |
23961 | autoselect_thumb_from_cpu_variant (); |
23962 | ||
e74cfd16 | 23963 | arm_arch_used = thumb_arch_used = arm_arch_none; |
ee065d83 | 23964 | |
f17c130b | 23965 | #if defined OBJ_COFF || defined OBJ_ELF |
b99bd4ef | 23966 | { |
7cc69913 NC |
23967 | unsigned int flags = 0; |
23968 | ||
23969 | #if defined OBJ_ELF | |
23970 | flags = meabi_flags; | |
d507cf36 PB |
23971 | |
23972 | switch (meabi_flags) | |
33a392fb | 23973 | { |
d507cf36 | 23974 | case EF_ARM_EABI_UNKNOWN: |
7cc69913 | 23975 | #endif |
d507cf36 PB |
23976 | /* Set the flags in the private structure. */ |
23977 | if (uses_apcs_26) flags |= F_APCS26; | |
23978 | if (support_interwork) flags |= F_INTERWORK; | |
23979 | if (uses_apcs_float) flags |= F_APCS_FLOAT; | |
c19d1205 | 23980 | if (pic_code) flags |= F_PIC; |
e74cfd16 | 23981 | if (!ARM_CPU_HAS_FEATURE (cpu_variant, fpu_any_hard)) |
7cc69913 NC |
23982 | flags |= F_SOFT_FLOAT; |
23983 | ||
d507cf36 PB |
23984 | switch (mfloat_abi_opt) |
23985 | { | |
23986 | case ARM_FLOAT_ABI_SOFT: | |
23987 | case ARM_FLOAT_ABI_SOFTFP: | |
23988 | flags |= F_SOFT_FLOAT; | |
23989 | break; | |
33a392fb | 23990 | |
d507cf36 PB |
23991 | case ARM_FLOAT_ABI_HARD: |
23992 | if (flags & F_SOFT_FLOAT) | |
23993 | as_bad (_("hard-float conflicts with specified fpu")); | |
23994 | break; | |
23995 | } | |
03b1477f | 23996 | |
e74cfd16 PB |
23997 | /* Using pure-endian doubles (even if soft-float). */ |
23998 | if (ARM_CPU_HAS_FEATURE (cpu_variant, fpu_endian_pure)) | |
7cc69913 | 23999 | flags |= F_VFP_FLOAT; |
f17c130b | 24000 | |
fde78edd | 24001 | #if defined OBJ_ELF |
e74cfd16 | 24002 | if (ARM_CPU_HAS_FEATURE (cpu_variant, fpu_arch_maverick)) |
d507cf36 | 24003 | flags |= EF_ARM_MAVERICK_FLOAT; |
d507cf36 PB |
24004 | break; |
24005 | ||
8cb51566 | 24006 | case EF_ARM_EABI_VER4: |
3a4a14e9 | 24007 | case EF_ARM_EABI_VER5: |
c19d1205 | 24008 | /* No additional flags to set. */ |
d507cf36 PB |
24009 | break; |
24010 | ||
24011 | default: | |
24012 | abort (); | |
24013 | } | |
7cc69913 | 24014 | #endif |
b99bd4ef NC |
24015 | bfd_set_private_flags (stdoutput, flags); |
24016 | ||
24017 | /* We have run out flags in the COFF header to encode the | |
24018 | status of ATPCS support, so instead we create a dummy, | |
c19d1205 | 24019 | empty, debug section called .arm.atpcs. */ |
b99bd4ef NC |
24020 | if (atpcs) |
24021 | { | |
24022 | asection * sec; | |
24023 | ||
24024 | sec = bfd_make_section (stdoutput, ".arm.atpcs"); | |
24025 | ||
24026 | if (sec != NULL) | |
24027 | { | |
24028 | bfd_set_section_flags | |
24029 | (stdoutput, sec, SEC_READONLY | SEC_DEBUGGING /* | SEC_HAS_CONTENTS */); | |
24030 | bfd_set_section_size (stdoutput, sec, 0); | |
24031 | bfd_set_section_contents (stdoutput, sec, NULL, 0, 0); | |
24032 | } | |
24033 | } | |
7cc69913 | 24034 | } |
f17c130b | 24035 | #endif |
b99bd4ef NC |
24036 | |
24037 | /* Record the CPU type as well. */ | |
2d447fca JM |
24038 | if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_cext_iwmmxt2)) |
24039 | mach = bfd_mach_arm_iWMMXt2; | |
24040 | else if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_cext_iwmmxt)) | |
e16bb312 | 24041 | mach = bfd_mach_arm_iWMMXt; |
e74cfd16 | 24042 | else if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_cext_xscale)) |
b99bd4ef | 24043 | mach = bfd_mach_arm_XScale; |
e74cfd16 | 24044 | else if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_cext_maverick)) |
fde78edd | 24045 | mach = bfd_mach_arm_ep9312; |
e74cfd16 | 24046 | else if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v5e)) |
b99bd4ef | 24047 | mach = bfd_mach_arm_5TE; |
e74cfd16 | 24048 | else if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v5)) |
b99bd4ef | 24049 | { |
e74cfd16 | 24050 | if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v4t)) |
b99bd4ef NC |
24051 | mach = bfd_mach_arm_5T; |
24052 | else | |
24053 | mach = bfd_mach_arm_5; | |
24054 | } | |
e74cfd16 | 24055 | else if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v4)) |
b99bd4ef | 24056 | { |
e74cfd16 | 24057 | if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v4t)) |
b99bd4ef NC |
24058 | mach = bfd_mach_arm_4T; |
24059 | else | |
24060 | mach = bfd_mach_arm_4; | |
24061 | } | |
e74cfd16 | 24062 | else if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v3m)) |
b99bd4ef | 24063 | mach = bfd_mach_arm_3M; |
e74cfd16 PB |
24064 | else if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v3)) |
24065 | mach = bfd_mach_arm_3; | |
24066 | else if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v2s)) | |
24067 | mach = bfd_mach_arm_2a; | |
24068 | else if (ARM_CPU_HAS_FEATURE (cpu_variant, arm_ext_v2)) | |
24069 | mach = bfd_mach_arm_2; | |
24070 | else | |
24071 | mach = bfd_mach_arm_unknown; | |
b99bd4ef NC |
24072 | |
24073 | bfd_set_arch_mach (stdoutput, TARGET_ARCH, mach); | |
24074 | } | |
24075 | ||
c19d1205 | 24076 | /* Command line processing. */ |
b99bd4ef | 24077 | |
c19d1205 ZW |
24078 | /* md_parse_option |
24079 | Invocation line includes a switch not recognized by the base assembler. | |
24080 | See if it's a processor-specific option. | |
b99bd4ef | 24081 | |
c19d1205 ZW |
24082 | This routine is somewhat complicated by the need for backwards |
24083 | compatibility (since older releases of gcc can't be changed). | |
24084 | The new options try to make the interface as compatible as | |
24085 | possible with GCC. | |
b99bd4ef | 24086 | |
c19d1205 | 24087 | New options (supported) are: |
b99bd4ef | 24088 | |
c19d1205 ZW |
24089 | -mcpu=<cpu name> Assemble for selected processor |
24090 | -march=<architecture name> Assemble for selected architecture | |
24091 | -mfpu=<fpu architecture> Assemble for selected FPU. | |
24092 | -EB/-mbig-endian Big-endian | |
24093 | -EL/-mlittle-endian Little-endian | |
24094 | -k Generate PIC code | |
24095 | -mthumb Start in Thumb mode | |
24096 | -mthumb-interwork Code supports ARM/Thumb interworking | |
b99bd4ef | 24097 | |
278df34e | 24098 | -m[no-]warn-deprecated Warn about deprecated features |
267bf995 | 24099 | |
c19d1205 | 24100 | For now we will also provide support for: |
b99bd4ef | 24101 | |
c19d1205 ZW |
24102 | -mapcs-32 32-bit Program counter |
24103 | -mapcs-26 26-bit Program counter | |
24104 | -macps-float Floats passed in FP registers | |
24105 | -mapcs-reentrant Reentrant code | |
24106 | -matpcs | |
24107 | (sometime these will probably be replaced with -mapcs=<list of options> | |
24108 | and -matpcs=<list of options>) | |
b99bd4ef | 24109 | |
c19d1205 ZW |
24110 | The remaining options are only supported for back-wards compatibility. |
24111 | Cpu variants, the arm part is optional: | |
24112 | -m[arm]1 Currently not supported. | |
24113 | -m[arm]2, -m[arm]250 Arm 2 and Arm 250 processor | |
24114 | -m[arm]3 Arm 3 processor | |
24115 | -m[arm]6[xx], Arm 6 processors | |
24116 | -m[arm]7[xx][t][[d]m] Arm 7 processors | |
24117 | -m[arm]8[10] Arm 8 processors | |
24118 | -m[arm]9[20][tdmi] Arm 9 processors | |
24119 | -mstrongarm[110[0]] StrongARM processors | |
24120 | -mxscale XScale processors | |
24121 | -m[arm]v[2345[t[e]]] Arm architectures | |
24122 | -mall All (except the ARM1) | |
24123 | FP variants: | |
24124 | -mfpa10, -mfpa11 FPA10 and 11 co-processor instructions | |
24125 | -mfpe-old (No float load/store multiples) | |
24126 | -mvfpxd VFP Single precision | |
24127 | -mvfp All VFP | |
24128 | -mno-fpu Disable all floating point instructions | |
b99bd4ef | 24129 | |
c19d1205 ZW |
24130 | The following CPU names are recognized: |
24131 | arm1, arm2, arm250, arm3, arm6, arm600, arm610, arm620, | |
24132 | arm7, arm7m, arm7d, arm7dm, arm7di, arm7dmi, arm70, arm700, | |
24133 | arm700i, arm710 arm710t, arm720, arm720t, arm740t, arm710c, | |
24134 | arm7100, arm7500, arm7500fe, arm7tdmi, arm8, arm810, arm9, | |
24135 | arm920, arm920t, arm940t, arm946, arm966, arm9tdmi, arm9e, | |
24136 | arm10t arm10e, arm1020t, arm1020e, arm10200e, | |
24137 | strongarm, strongarm110, strongarm1100, strongarm1110, xscale. | |
b99bd4ef | 24138 | |
c19d1205 | 24139 | */ |
b99bd4ef | 24140 | |
c19d1205 | 24141 | const char * md_shortopts = "m:k"; |
b99bd4ef | 24142 | |
c19d1205 ZW |
24143 | #ifdef ARM_BI_ENDIAN |
24144 | #define OPTION_EB (OPTION_MD_BASE + 0) | |
24145 | #define OPTION_EL (OPTION_MD_BASE + 1) | |
b99bd4ef | 24146 | #else |
c19d1205 ZW |
24147 | #if TARGET_BYTES_BIG_ENDIAN |
24148 | #define OPTION_EB (OPTION_MD_BASE + 0) | |
b99bd4ef | 24149 | #else |
c19d1205 ZW |
24150 | #define OPTION_EL (OPTION_MD_BASE + 1) |
24151 | #endif | |
b99bd4ef | 24152 | #endif |
845b51d6 | 24153 | #define OPTION_FIX_V4BX (OPTION_MD_BASE + 2) |
b99bd4ef | 24154 | |
c19d1205 | 24155 | struct option md_longopts[] = |
b99bd4ef | 24156 | { |
c19d1205 ZW |
24157 | #ifdef OPTION_EB |
24158 | {"EB", no_argument, NULL, OPTION_EB}, | |
24159 | #endif | |
24160 | #ifdef OPTION_EL | |
24161 | {"EL", no_argument, NULL, OPTION_EL}, | |
b99bd4ef | 24162 | #endif |
845b51d6 | 24163 | {"fix-v4bx", no_argument, NULL, OPTION_FIX_V4BX}, |
c19d1205 ZW |
24164 | {NULL, no_argument, NULL, 0} |
24165 | }; | |
b99bd4ef | 24166 | |
c19d1205 | 24167 | size_t md_longopts_size = sizeof (md_longopts); |
b99bd4ef | 24168 | |
c19d1205 | 24169 | struct arm_option_table |
b99bd4ef | 24170 | { |
c19d1205 ZW |
24171 | char *option; /* Option name to match. */ |
24172 | char *help; /* Help information. */ | |
24173 | int *var; /* Variable to change. */ | |
24174 | int value; /* What to change it to. */ | |
24175 | char *deprecated; /* If non-null, print this message. */ | |
24176 | }; | |
b99bd4ef | 24177 | |
c19d1205 ZW |
24178 | struct arm_option_table arm_opts[] = |
24179 | { | |
24180 | {"k", N_("generate PIC code"), &pic_code, 1, NULL}, | |
24181 | {"mthumb", N_("assemble Thumb code"), &thumb_mode, 1, NULL}, | |
24182 | {"mthumb-interwork", N_("support ARM/Thumb interworking"), | |
24183 | &support_interwork, 1, NULL}, | |
24184 | {"mapcs-32", N_("code uses 32-bit program counter"), &uses_apcs_26, 0, NULL}, | |
24185 | {"mapcs-26", N_("code uses 26-bit program counter"), &uses_apcs_26, 1, NULL}, | |
24186 | {"mapcs-float", N_("floating point args are in fp regs"), &uses_apcs_float, | |
24187 | 1, NULL}, | |
24188 | {"mapcs-reentrant", N_("re-entrant code"), &pic_code, 1, NULL}, | |
24189 | {"matpcs", N_("code is ATPCS conformant"), &atpcs, 1, NULL}, | |
24190 | {"mbig-endian", N_("assemble for big-endian"), &target_big_endian, 1, NULL}, | |
24191 | {"mlittle-endian", N_("assemble for little-endian"), &target_big_endian, 0, | |
24192 | NULL}, | |
b99bd4ef | 24193 | |
c19d1205 ZW |
24194 | /* These are recognized by the assembler, but have no affect on code. */ |
24195 | {"mapcs-frame", N_("use frame pointer"), NULL, 0, NULL}, | |
24196 | {"mapcs-stack-check", N_("use stack size checking"), NULL, 0, NULL}, | |
278df34e NS |
24197 | |
24198 | {"mwarn-deprecated", NULL, &warn_on_deprecated, 1, NULL}, | |
24199 | {"mno-warn-deprecated", N_("do not warn on use of deprecated feature"), | |
24200 | &warn_on_deprecated, 0, NULL}, | |
e74cfd16 PB |
24201 | {NULL, NULL, NULL, 0, NULL} |
24202 | }; | |
24203 | ||
24204 | struct arm_legacy_option_table | |
24205 | { | |
24206 | char *option; /* Option name to match. */ | |
24207 | const arm_feature_set **var; /* Variable to change. */ | |
24208 | const arm_feature_set value; /* What to change it to. */ | |
24209 | char *deprecated; /* If non-null, print this message. */ | |
24210 | }; | |
b99bd4ef | 24211 | |
e74cfd16 PB |
24212 | const struct arm_legacy_option_table arm_legacy_opts[] = |
24213 | { | |
c19d1205 ZW |
24214 | /* DON'T add any new processors to this list -- we want the whole list |
24215 | to go away... Add them to the processors table instead. */ | |
e74cfd16 PB |
24216 | {"marm1", &legacy_cpu, ARM_ARCH_V1, N_("use -mcpu=arm1")}, |
24217 | {"m1", &legacy_cpu, ARM_ARCH_V1, N_("use -mcpu=arm1")}, | |
24218 | {"marm2", &legacy_cpu, ARM_ARCH_V2, N_("use -mcpu=arm2")}, | |
24219 | {"m2", &legacy_cpu, ARM_ARCH_V2, N_("use -mcpu=arm2")}, | |
24220 | {"marm250", &legacy_cpu, ARM_ARCH_V2S, N_("use -mcpu=arm250")}, | |
24221 | {"m250", &legacy_cpu, ARM_ARCH_V2S, N_("use -mcpu=arm250")}, | |
24222 | {"marm3", &legacy_cpu, ARM_ARCH_V2S, N_("use -mcpu=arm3")}, | |
24223 | {"m3", &legacy_cpu, ARM_ARCH_V2S, N_("use -mcpu=arm3")}, | |
24224 | {"marm6", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm6")}, | |
24225 | {"m6", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm6")}, | |
24226 | {"marm600", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm600")}, | |
24227 | {"m600", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm600")}, | |
24228 | {"marm610", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm610")}, | |
24229 | {"m610", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm610")}, | |
24230 | {"marm620", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm620")}, | |
24231 | {"m620", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm620")}, | |
24232 | {"marm7", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm7")}, | |
24233 | {"m7", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm7")}, | |
24234 | {"marm70", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm70")}, | |
24235 | {"m70", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm70")}, | |
24236 | {"marm700", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm700")}, | |
24237 | {"m700", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm700")}, | |
24238 | {"marm700i", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm700i")}, | |
24239 | {"m700i", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm700i")}, | |
24240 | {"marm710", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm710")}, | |
24241 | {"m710", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm710")}, | |
24242 | {"marm710c", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm710c")}, | |
24243 | {"m710c", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm710c")}, | |
24244 | {"marm720", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm720")}, | |
24245 | {"m720", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm720")}, | |
24246 | {"marm7d", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm7d")}, | |
24247 | {"m7d", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm7d")}, | |
24248 | {"marm7di", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm7di")}, | |
24249 | {"m7di", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm7di")}, | |
24250 | {"marm7m", &legacy_cpu, ARM_ARCH_V3M, N_("use -mcpu=arm7m")}, | |
24251 | {"m7m", &legacy_cpu, ARM_ARCH_V3M, N_("use -mcpu=arm7m")}, | |
24252 | {"marm7dm", &legacy_cpu, ARM_ARCH_V3M, N_("use -mcpu=arm7dm")}, | |
24253 | {"m7dm", &legacy_cpu, ARM_ARCH_V3M, N_("use -mcpu=arm7dm")}, | |
24254 | {"marm7dmi", &legacy_cpu, ARM_ARCH_V3M, N_("use -mcpu=arm7dmi")}, | |
24255 | {"m7dmi", &legacy_cpu, ARM_ARCH_V3M, N_("use -mcpu=arm7dmi")}, | |
24256 | {"marm7100", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm7100")}, | |
24257 | {"m7100", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm7100")}, | |
24258 | {"marm7500", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm7500")}, | |
24259 | {"m7500", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm7500")}, | |
24260 | {"marm7500fe", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm7500fe")}, | |
24261 | {"m7500fe", &legacy_cpu, ARM_ARCH_V3, N_("use -mcpu=arm7500fe")}, | |
24262 | {"marm7t", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm7tdmi")}, | |
24263 | {"m7t", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm7tdmi")}, | |
24264 | {"marm7tdmi", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm7tdmi")}, | |
24265 | {"m7tdmi", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm7tdmi")}, | |
24266 | {"marm710t", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm710t")}, | |
24267 | {"m710t", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm710t")}, | |
24268 | {"marm720t", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm720t")}, | |
24269 | {"m720t", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm720t")}, | |
24270 | {"marm740t", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm740t")}, | |
24271 | {"m740t", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm740t")}, | |
24272 | {"marm8", &legacy_cpu, ARM_ARCH_V4, N_("use -mcpu=arm8")}, | |
24273 | {"m8", &legacy_cpu, ARM_ARCH_V4, N_("use -mcpu=arm8")}, | |
24274 | {"marm810", &legacy_cpu, ARM_ARCH_V4, N_("use -mcpu=arm810")}, | |
24275 | {"m810", &legacy_cpu, ARM_ARCH_V4, N_("use -mcpu=arm810")}, | |
24276 | {"marm9", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm9")}, | |
24277 | {"m9", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm9")}, | |
24278 | {"marm9tdmi", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm9tdmi")}, | |
24279 | {"m9tdmi", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm9tdmi")}, | |
24280 | {"marm920", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm920")}, | |
24281 | {"m920", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm920")}, | |
24282 | {"marm940", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm940")}, | |
24283 | {"m940", &legacy_cpu, ARM_ARCH_V4T, N_("use -mcpu=arm940")}, | |
24284 | {"mstrongarm", &legacy_cpu, ARM_ARCH_V4, N_("use -mcpu=strongarm")}, | |
24285 | {"mstrongarm110", &legacy_cpu, ARM_ARCH_V4, | |
c19d1205 | 24286 | N_("use -mcpu=strongarm110")}, |
e74cfd16 | 24287 | {"mstrongarm1100", &legacy_cpu, ARM_ARCH_V4, |
c19d1205 | 24288 | N_("use -mcpu=strongarm1100")}, |
e74cfd16 | 24289 | {"mstrongarm1110", &legacy_cpu, ARM_ARCH_V4, |
c19d1205 | 24290 | N_("use -mcpu=strongarm1110")}, |
e74cfd16 PB |
24291 | {"mxscale", &legacy_cpu, ARM_ARCH_XSCALE, N_("use -mcpu=xscale")}, |
24292 | {"miwmmxt", &legacy_cpu, ARM_ARCH_IWMMXT, N_("use -mcpu=iwmmxt")}, | |
24293 | {"mall", &legacy_cpu, ARM_ANY, N_("use -mcpu=all")}, | |
7ed4c4c5 | 24294 | |
c19d1205 | 24295 | /* Architecture variants -- don't add any more to this list either. */ |
e74cfd16 PB |
24296 | {"mv2", &legacy_cpu, ARM_ARCH_V2, N_("use -march=armv2")}, |
24297 | {"marmv2", &legacy_cpu, ARM_ARCH_V2, N_("use -march=armv2")}, | |
24298 | {"mv2a", &legacy_cpu, ARM_ARCH_V2S, N_("use -march=armv2a")}, | |
24299 | {"marmv2a", &legacy_cpu, ARM_ARCH_V2S, N_("use -march=armv2a")}, | |
24300 | {"mv3", &legacy_cpu, ARM_ARCH_V3, N_("use -march=armv3")}, | |
24301 | {"marmv3", &legacy_cpu, ARM_ARCH_V3, N_("use -march=armv3")}, | |
24302 | {"mv3m", &legacy_cpu, ARM_ARCH_V3M, N_("use -march=armv3m")}, | |
24303 | {"marmv3m", &legacy_cpu, ARM_ARCH_V3M, N_("use -march=armv3m")}, | |
24304 | {"mv4", &legacy_cpu, ARM_ARCH_V4, N_("use -march=armv4")}, | |
24305 | {"marmv4", &legacy_cpu, ARM_ARCH_V4, N_("use -march=armv4")}, | |
24306 | {"mv4t", &legacy_cpu, ARM_ARCH_V4T, N_("use -march=armv4t")}, | |
24307 | {"marmv4t", &legacy_cpu, ARM_ARCH_V4T, N_("use -march=armv4t")}, | |
24308 | {"mv5", &legacy_cpu, ARM_ARCH_V5, N_("use -march=armv5")}, | |
24309 | {"marmv5", &legacy_cpu, ARM_ARCH_V5, N_("use -march=armv5")}, | |
24310 | {"mv5t", &legacy_cpu, ARM_ARCH_V5T, N_("use -march=armv5t")}, | |
24311 | {"marmv5t", &legacy_cpu, ARM_ARCH_V5T, N_("use -march=armv5t")}, | |
24312 | {"mv5e", &legacy_cpu, ARM_ARCH_V5TE, N_("use -march=armv5te")}, | |
24313 | {"marmv5e", &legacy_cpu, ARM_ARCH_V5TE, N_("use -march=armv5te")}, | |
7ed4c4c5 | 24314 | |
c19d1205 | 24315 | /* Floating point variants -- don't add any more to this list either. */ |
e74cfd16 PB |
24316 | {"mfpe-old", &legacy_fpu, FPU_ARCH_FPE, N_("use -mfpu=fpe")}, |
24317 | {"mfpa10", &legacy_fpu, FPU_ARCH_FPA, N_("use -mfpu=fpa10")}, | |
24318 | {"mfpa11", &legacy_fpu, FPU_ARCH_FPA, N_("use -mfpu=fpa11")}, | |
24319 | {"mno-fpu", &legacy_fpu, ARM_ARCH_NONE, | |
c19d1205 | 24320 | N_("use either -mfpu=softfpa or -mfpu=softvfp")}, |
7ed4c4c5 | 24321 | |
e74cfd16 | 24322 | {NULL, NULL, ARM_ARCH_NONE, NULL} |
c19d1205 | 24323 | }; |
7ed4c4c5 | 24324 | |
c19d1205 | 24325 | struct arm_cpu_option_table |
7ed4c4c5 | 24326 | { |
c19d1205 | 24327 | char *name; |
f3bad469 | 24328 | size_t name_len; |
e74cfd16 | 24329 | const arm_feature_set value; |
c19d1205 ZW |
24330 | /* For some CPUs we assume an FPU unless the user explicitly sets |
24331 | -mfpu=... */ | |
e74cfd16 | 24332 | const arm_feature_set default_fpu; |
ee065d83 PB |
24333 | /* The canonical name of the CPU, or NULL to use NAME converted to upper |
24334 | case. */ | |
24335 | const char *canonical_name; | |
c19d1205 | 24336 | }; |
7ed4c4c5 | 24337 | |
c19d1205 ZW |
24338 | /* This list should, at a minimum, contain all the cpu names |
24339 | recognized by GCC. */ | |
f3bad469 | 24340 | #define ARM_CPU_OPT(N, V, DF, CN) { N, sizeof (N) - 1, V, DF, CN } |
e74cfd16 | 24341 | static const struct arm_cpu_option_table arm_cpus[] = |
c19d1205 | 24342 | { |
f3bad469 MGD |
24343 | ARM_CPU_OPT ("all", ARM_ANY, FPU_ARCH_FPA, NULL), |
24344 | ARM_CPU_OPT ("arm1", ARM_ARCH_V1, FPU_ARCH_FPA, NULL), | |
24345 | ARM_CPU_OPT ("arm2", ARM_ARCH_V2, FPU_ARCH_FPA, NULL), | |
24346 | ARM_CPU_OPT ("arm250", ARM_ARCH_V2S, FPU_ARCH_FPA, NULL), | |
24347 | ARM_CPU_OPT ("arm3", ARM_ARCH_V2S, FPU_ARCH_FPA, NULL), | |
24348 | ARM_CPU_OPT ("arm6", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24349 | ARM_CPU_OPT ("arm60", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24350 | ARM_CPU_OPT ("arm600", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24351 | ARM_CPU_OPT ("arm610", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24352 | ARM_CPU_OPT ("arm620", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24353 | ARM_CPU_OPT ("arm7", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24354 | ARM_CPU_OPT ("arm7m", ARM_ARCH_V3M, FPU_ARCH_FPA, NULL), | |
24355 | ARM_CPU_OPT ("arm7d", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24356 | ARM_CPU_OPT ("arm7dm", ARM_ARCH_V3M, FPU_ARCH_FPA, NULL), | |
24357 | ARM_CPU_OPT ("arm7di", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24358 | ARM_CPU_OPT ("arm7dmi", ARM_ARCH_V3M, FPU_ARCH_FPA, NULL), | |
24359 | ARM_CPU_OPT ("arm70", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24360 | ARM_CPU_OPT ("arm700", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24361 | ARM_CPU_OPT ("arm700i", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24362 | ARM_CPU_OPT ("arm710", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24363 | ARM_CPU_OPT ("arm710t", ARM_ARCH_V4T, FPU_ARCH_FPA, NULL), | |
24364 | ARM_CPU_OPT ("arm720", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24365 | ARM_CPU_OPT ("arm720t", ARM_ARCH_V4T, FPU_ARCH_FPA, NULL), | |
24366 | ARM_CPU_OPT ("arm740t", ARM_ARCH_V4T, FPU_ARCH_FPA, NULL), | |
24367 | ARM_CPU_OPT ("arm710c", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24368 | ARM_CPU_OPT ("arm7100", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24369 | ARM_CPU_OPT ("arm7500", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24370 | ARM_CPU_OPT ("arm7500fe", ARM_ARCH_V3, FPU_ARCH_FPA, NULL), | |
24371 | ARM_CPU_OPT ("arm7t", ARM_ARCH_V4T, FPU_ARCH_FPA, NULL), | |
24372 | ARM_CPU_OPT ("arm7tdmi", ARM_ARCH_V4T, FPU_ARCH_FPA, NULL), | |
24373 | ARM_CPU_OPT ("arm7tdmi-s", ARM_ARCH_V4T, FPU_ARCH_FPA, NULL), | |
24374 | ARM_CPU_OPT ("arm8", ARM_ARCH_V4, FPU_ARCH_FPA, NULL), | |
24375 | ARM_CPU_OPT ("arm810", ARM_ARCH_V4, FPU_ARCH_FPA, NULL), | |
24376 | ARM_CPU_OPT ("strongarm", ARM_ARCH_V4, FPU_ARCH_FPA, NULL), | |
24377 | ARM_CPU_OPT ("strongarm1", ARM_ARCH_V4, FPU_ARCH_FPA, NULL), | |
24378 | ARM_CPU_OPT ("strongarm110", ARM_ARCH_V4, FPU_ARCH_FPA, NULL), | |
24379 | ARM_CPU_OPT ("strongarm1100", ARM_ARCH_V4, FPU_ARCH_FPA, NULL), | |
24380 | ARM_CPU_OPT ("strongarm1110", ARM_ARCH_V4, FPU_ARCH_FPA, NULL), | |
24381 | ARM_CPU_OPT ("arm9", ARM_ARCH_V4T, FPU_ARCH_FPA, NULL), | |
24382 | ARM_CPU_OPT ("arm920", ARM_ARCH_V4T, FPU_ARCH_FPA, "ARM920T"), | |
24383 | ARM_CPU_OPT ("arm920t", ARM_ARCH_V4T, FPU_ARCH_FPA, NULL), | |
24384 | ARM_CPU_OPT ("arm922t", ARM_ARCH_V4T, FPU_ARCH_FPA, NULL), | |
24385 | ARM_CPU_OPT ("arm940t", ARM_ARCH_V4T, FPU_ARCH_FPA, NULL), | |
24386 | ARM_CPU_OPT ("arm9tdmi", ARM_ARCH_V4T, FPU_ARCH_FPA, NULL), | |
24387 | ARM_CPU_OPT ("fa526", ARM_ARCH_V4, FPU_ARCH_FPA, NULL), | |
24388 | ARM_CPU_OPT ("fa626", ARM_ARCH_V4, FPU_ARCH_FPA, NULL), | |
c19d1205 ZW |
24389 | /* For V5 or later processors we default to using VFP; but the user |
24390 | should really set the FPU type explicitly. */ | |
f3bad469 MGD |
24391 | ARM_CPU_OPT ("arm9e-r0", ARM_ARCH_V5TExP, FPU_ARCH_VFP_V2, NULL), |
24392 | ARM_CPU_OPT ("arm9e", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, NULL), | |
24393 | ARM_CPU_OPT ("arm926ej", ARM_ARCH_V5TEJ, FPU_ARCH_VFP_V2, "ARM926EJ-S"), | |
24394 | ARM_CPU_OPT ("arm926ejs", ARM_ARCH_V5TEJ, FPU_ARCH_VFP_V2, "ARM926EJ-S"), | |
24395 | ARM_CPU_OPT ("arm926ej-s", ARM_ARCH_V5TEJ, FPU_ARCH_VFP_V2, NULL), | |
24396 | ARM_CPU_OPT ("arm946e-r0", ARM_ARCH_V5TExP, FPU_ARCH_VFP_V2, NULL), | |
24397 | ARM_CPU_OPT ("arm946e", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, "ARM946E-S"), | |
24398 | ARM_CPU_OPT ("arm946e-s", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, NULL), | |
24399 | ARM_CPU_OPT ("arm966e-r0", ARM_ARCH_V5TExP, FPU_ARCH_VFP_V2, NULL), | |
24400 | ARM_CPU_OPT ("arm966e", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, "ARM966E-S"), | |
24401 | ARM_CPU_OPT ("arm966e-s", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, NULL), | |
24402 | ARM_CPU_OPT ("arm968e-s", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, NULL), | |
24403 | ARM_CPU_OPT ("arm10t", ARM_ARCH_V5T, FPU_ARCH_VFP_V1, NULL), | |
24404 | ARM_CPU_OPT ("arm10tdmi", ARM_ARCH_V5T, FPU_ARCH_VFP_V1, NULL), | |
24405 | ARM_CPU_OPT ("arm10e", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, NULL), | |
24406 | ARM_CPU_OPT ("arm1020", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, "ARM1020E"), | |
24407 | ARM_CPU_OPT ("arm1020t", ARM_ARCH_V5T, FPU_ARCH_VFP_V1, NULL), | |
24408 | ARM_CPU_OPT ("arm1020e", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, NULL), | |
24409 | ARM_CPU_OPT ("arm1022e", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, NULL), | |
24410 | ARM_CPU_OPT ("arm1026ejs", ARM_ARCH_V5TEJ, FPU_ARCH_VFP_V2, | |
24411 | "ARM1026EJ-S"), | |
24412 | ARM_CPU_OPT ("arm1026ej-s", ARM_ARCH_V5TEJ, FPU_ARCH_VFP_V2, NULL), | |
24413 | ARM_CPU_OPT ("fa606te", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, NULL), | |
24414 | ARM_CPU_OPT ("fa616te", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, NULL), | |
24415 | ARM_CPU_OPT ("fa626te", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, NULL), | |
24416 | ARM_CPU_OPT ("fmp626", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, NULL), | |
24417 | ARM_CPU_OPT ("fa726te", ARM_ARCH_V5TE, FPU_ARCH_VFP_V2, NULL), | |
24418 | ARM_CPU_OPT ("arm1136js", ARM_ARCH_V6, FPU_NONE, "ARM1136J-S"), | |
24419 | ARM_CPU_OPT ("arm1136j-s", ARM_ARCH_V6, FPU_NONE, NULL), | |
24420 | ARM_CPU_OPT ("arm1136jfs", ARM_ARCH_V6, FPU_ARCH_VFP_V2, | |
24421 | "ARM1136JF-S"), | |
24422 | ARM_CPU_OPT ("arm1136jf-s", ARM_ARCH_V6, FPU_ARCH_VFP_V2, NULL), | |
24423 | ARM_CPU_OPT ("mpcore", ARM_ARCH_V6K, FPU_ARCH_VFP_V2, "MPCore"), | |
24424 | ARM_CPU_OPT ("mpcorenovfp", ARM_ARCH_V6K, FPU_NONE, "MPCore"), | |
24425 | ARM_CPU_OPT ("arm1156t2-s", ARM_ARCH_V6T2, FPU_NONE, NULL), | |
24426 | ARM_CPU_OPT ("arm1156t2f-s", ARM_ARCH_V6T2, FPU_ARCH_VFP_V2, NULL), | |
24427 | ARM_CPU_OPT ("arm1176jz-s", ARM_ARCH_V6ZK, FPU_NONE, NULL), | |
24428 | ARM_CPU_OPT ("arm1176jzf-s", ARM_ARCH_V6ZK, FPU_ARCH_VFP_V2, NULL), | |
24429 | ARM_CPU_OPT ("cortex-a5", ARM_ARCH_V7A_MP_SEC, | |
24430 | FPU_NONE, "Cortex-A5"), | |
c9fb6e58 | 24431 | ARM_CPU_OPT ("cortex-a7", ARM_ARCH_V7VE, FPU_ARCH_NEON_VFP_V4, |
f3bad469 MGD |
24432 | "Cortex-A7"), |
24433 | ARM_CPU_OPT ("cortex-a8", ARM_ARCH_V7A_SEC, | |
24434 | ARM_FEATURE (0, FPU_VFP_V3 | |
477330fc | 24435 | | FPU_NEON_EXT_V1), |
f3bad469 MGD |
24436 | "Cortex-A8"), |
24437 | ARM_CPU_OPT ("cortex-a9", ARM_ARCH_V7A_MP_SEC, | |
24438 | ARM_FEATURE (0, FPU_VFP_V3 | |
477330fc | 24439 | | FPU_NEON_EXT_V1), |
f3bad469 | 24440 | "Cortex-A9"), |
c9fb6e58 | 24441 | ARM_CPU_OPT ("cortex-a12", ARM_ARCH_V7VE, FPU_ARCH_NEON_VFP_V4, |
63a4bc21 | 24442 | "Cortex-A12"), |
c9fb6e58 | 24443 | ARM_CPU_OPT ("cortex-a15", ARM_ARCH_V7VE, FPU_ARCH_NEON_VFP_V4, |
f3bad469 | 24444 | "Cortex-A15"), |
d7adf960 KT |
24445 | ARM_CPU_OPT ("cortex-a17", ARM_ARCH_V7VE, FPU_ARCH_NEON_VFP_V4, |
24446 | "Cortex-A17"), | |
92eb40d9 | 24447 | ARM_CPU_OPT ("cortex-a53", ARM_ARCH_V8A, FPU_ARCH_CRYPTO_NEON_VFP_ARMV8, |
477330fc | 24448 | "Cortex-A53"), |
92eb40d9 | 24449 | ARM_CPU_OPT ("cortex-a57", ARM_ARCH_V8A, FPU_ARCH_CRYPTO_NEON_VFP_ARMV8, |
477330fc | 24450 | "Cortex-A57"), |
b19f47ad JW |
24451 | ARM_CPU_OPT ("cortex-a72", ARM_ARCH_V8A, FPU_ARCH_CRYPTO_NEON_VFP_ARMV8, |
24452 | "Cortex-A72"), | |
f3bad469 MGD |
24453 | ARM_CPU_OPT ("cortex-r4", ARM_ARCH_V7R, FPU_NONE, "Cortex-R4"), |
24454 | ARM_CPU_OPT ("cortex-r4f", ARM_ARCH_V7R, FPU_ARCH_VFP_V3D16, | |
24455 | "Cortex-R4F"), | |
24456 | ARM_CPU_OPT ("cortex-r5", ARM_ARCH_V7R_IDIV, | |
24457 | FPU_NONE, "Cortex-R5"), | |
70a8bc5b | 24458 | ARM_CPU_OPT ("cortex-r7", ARM_ARCH_V7R_IDIV, |
24459 | FPU_ARCH_VFP_V3D16, | |
24460 | "Cortex-R7"), | |
a715796b | 24461 | ARM_CPU_OPT ("cortex-m7", ARM_ARCH_V7EM, FPU_NONE, "Cortex-M7"), |
f3bad469 MGD |
24462 | ARM_CPU_OPT ("cortex-m4", ARM_ARCH_V7EM, FPU_NONE, "Cortex-M4"), |
24463 | ARM_CPU_OPT ("cortex-m3", ARM_ARCH_V7M, FPU_NONE, "Cortex-M3"), | |
24464 | ARM_CPU_OPT ("cortex-m1", ARM_ARCH_V6SM, FPU_NONE, "Cortex-M1"), | |
24465 | ARM_CPU_OPT ("cortex-m0", ARM_ARCH_V6SM, FPU_NONE, "Cortex-M0"), | |
ce32bd10 | 24466 | ARM_CPU_OPT ("cortex-m0plus", ARM_ARCH_V6SM, FPU_NONE, "Cortex-M0+"), |
c19d1205 | 24467 | /* ??? XSCALE is really an architecture. */ |
f3bad469 | 24468 | ARM_CPU_OPT ("xscale", ARM_ARCH_XSCALE, FPU_ARCH_VFP_V2, NULL), |
c19d1205 | 24469 | /* ??? iwmmxt is not a processor. */ |
f3bad469 MGD |
24470 | ARM_CPU_OPT ("iwmmxt", ARM_ARCH_IWMMXT, FPU_ARCH_VFP_V2, NULL), |
24471 | ARM_CPU_OPT ("iwmmxt2", ARM_ARCH_IWMMXT2,FPU_ARCH_VFP_V2, NULL), | |
24472 | ARM_CPU_OPT ("i80200", ARM_ARCH_XSCALE, FPU_ARCH_VFP_V2, NULL), | |
c19d1205 | 24473 | /* Maverick */ |
f3bad469 | 24474 | ARM_CPU_OPT ("ep9312", ARM_FEATURE (ARM_AEXT_V4T, ARM_CEXT_MAVERICK), |
da4339ed NC |
24475 | FPU_ARCH_MAVERICK, "ARM920T"), |
24476 | /* Marvell processors. */ | |
4a81b02a | 24477 | ARM_CPU_OPT ("marvell-pj4", ARM_FEATURE (ARM_AEXT_V7A | ARM_EXT_MP | ARM_EXT_SEC, 0), |
477330fc | 24478 | FPU_ARCH_VFP_V3D16, NULL), |
4347085a NC |
24479 | ARM_CPU_OPT ("marvell-whitney", ARM_FEATURE (ARM_AEXT_V7A | ARM_EXT_MP |
24480 | | ARM_EXT_SEC, 0), | |
24481 | FPU_ARCH_NEON_VFP_V4, NULL), | |
ea0d6bb9 PT |
24482 | /* APM X-Gene family. */ |
24483 | ARM_CPU_OPT ("xgene1", ARM_ARCH_V8A, FPU_ARCH_CRYPTO_NEON_VFP_ARMV8, | |
24484 | "APM X-Gene 1"), | |
24485 | ARM_CPU_OPT ("xgene2", ARM_ARCH_V8A, FPU_ARCH_CRYPTO_NEON_VFP_ARMV8, | |
24486 | "APM X-Gene 2"), | |
da4339ed | 24487 | |
f3bad469 | 24488 | { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE, NULL } |
c19d1205 | 24489 | }; |
f3bad469 | 24490 | #undef ARM_CPU_OPT |
7ed4c4c5 | 24491 | |
c19d1205 | 24492 | struct arm_arch_option_table |
7ed4c4c5 | 24493 | { |
c19d1205 | 24494 | char *name; |
f3bad469 | 24495 | size_t name_len; |
e74cfd16 PB |
24496 | const arm_feature_set value; |
24497 | const arm_feature_set default_fpu; | |
c19d1205 | 24498 | }; |
7ed4c4c5 | 24499 | |
c19d1205 ZW |
24500 | /* This list should, at a minimum, contain all the architecture names |
24501 | recognized by GCC. */ | |
f3bad469 | 24502 | #define ARM_ARCH_OPT(N, V, DF) { N, sizeof (N) - 1, V, DF } |
e74cfd16 | 24503 | static const struct arm_arch_option_table arm_archs[] = |
c19d1205 | 24504 | { |
f3bad469 MGD |
24505 | ARM_ARCH_OPT ("all", ARM_ANY, FPU_ARCH_FPA), |
24506 | ARM_ARCH_OPT ("armv1", ARM_ARCH_V1, FPU_ARCH_FPA), | |
24507 | ARM_ARCH_OPT ("armv2", ARM_ARCH_V2, FPU_ARCH_FPA), | |
24508 | ARM_ARCH_OPT ("armv2a", ARM_ARCH_V2S, FPU_ARCH_FPA), | |
24509 | ARM_ARCH_OPT ("armv2s", ARM_ARCH_V2S, FPU_ARCH_FPA), | |
24510 | ARM_ARCH_OPT ("armv3", ARM_ARCH_V3, FPU_ARCH_FPA), | |
24511 | ARM_ARCH_OPT ("armv3m", ARM_ARCH_V3M, FPU_ARCH_FPA), | |
24512 | ARM_ARCH_OPT ("armv4", ARM_ARCH_V4, FPU_ARCH_FPA), | |
24513 | ARM_ARCH_OPT ("armv4xm", ARM_ARCH_V4xM, FPU_ARCH_FPA), | |
24514 | ARM_ARCH_OPT ("armv4t", ARM_ARCH_V4T, FPU_ARCH_FPA), | |
24515 | ARM_ARCH_OPT ("armv4txm", ARM_ARCH_V4TxM, FPU_ARCH_FPA), | |
24516 | ARM_ARCH_OPT ("armv5", ARM_ARCH_V5, FPU_ARCH_VFP), | |
24517 | ARM_ARCH_OPT ("armv5t", ARM_ARCH_V5T, FPU_ARCH_VFP), | |
24518 | ARM_ARCH_OPT ("armv5txm", ARM_ARCH_V5TxM, FPU_ARCH_VFP), | |
24519 | ARM_ARCH_OPT ("armv5te", ARM_ARCH_V5TE, FPU_ARCH_VFP), | |
24520 | ARM_ARCH_OPT ("armv5texp", ARM_ARCH_V5TExP, FPU_ARCH_VFP), | |
24521 | ARM_ARCH_OPT ("armv5tej", ARM_ARCH_V5TEJ, FPU_ARCH_VFP), | |
24522 | ARM_ARCH_OPT ("armv6", ARM_ARCH_V6, FPU_ARCH_VFP), | |
24523 | ARM_ARCH_OPT ("armv6j", ARM_ARCH_V6, FPU_ARCH_VFP), | |
24524 | ARM_ARCH_OPT ("armv6k", ARM_ARCH_V6K, FPU_ARCH_VFP), | |
24525 | ARM_ARCH_OPT ("armv6z", ARM_ARCH_V6Z, FPU_ARCH_VFP), | |
24526 | ARM_ARCH_OPT ("armv6zk", ARM_ARCH_V6ZK, FPU_ARCH_VFP), | |
24527 | ARM_ARCH_OPT ("armv6t2", ARM_ARCH_V6T2, FPU_ARCH_VFP), | |
24528 | ARM_ARCH_OPT ("armv6kt2", ARM_ARCH_V6KT2, FPU_ARCH_VFP), | |
24529 | ARM_ARCH_OPT ("armv6zt2", ARM_ARCH_V6ZT2, FPU_ARCH_VFP), | |
24530 | ARM_ARCH_OPT ("armv6zkt2", ARM_ARCH_V6ZKT2, FPU_ARCH_VFP), | |
24531 | ARM_ARCH_OPT ("armv6-m", ARM_ARCH_V6M, FPU_ARCH_VFP), | |
24532 | ARM_ARCH_OPT ("armv6s-m", ARM_ARCH_V6SM, FPU_ARCH_VFP), | |
24533 | ARM_ARCH_OPT ("armv7", ARM_ARCH_V7, FPU_ARCH_VFP), | |
c450d570 PB |
24534 | /* The official spelling of the ARMv7 profile variants is the dashed form. |
24535 | Accept the non-dashed form for compatibility with old toolchains. */ | |
f3bad469 | 24536 | ARM_ARCH_OPT ("armv7a", ARM_ARCH_V7A, FPU_ARCH_VFP), |
c9fb6e58 | 24537 | ARM_ARCH_OPT ("armv7ve", ARM_ARCH_V7VE, FPU_ARCH_VFP), |
f3bad469 MGD |
24538 | ARM_ARCH_OPT ("armv7r", ARM_ARCH_V7R, FPU_ARCH_VFP), |
24539 | ARM_ARCH_OPT ("armv7m", ARM_ARCH_V7M, FPU_ARCH_VFP), | |
24540 | ARM_ARCH_OPT ("armv7-a", ARM_ARCH_V7A, FPU_ARCH_VFP), | |
24541 | ARM_ARCH_OPT ("armv7-r", ARM_ARCH_V7R, FPU_ARCH_VFP), | |
24542 | ARM_ARCH_OPT ("armv7-m", ARM_ARCH_V7M, FPU_ARCH_VFP), | |
24543 | ARM_ARCH_OPT ("armv7e-m", ARM_ARCH_V7EM, FPU_ARCH_VFP), | |
bca38921 | 24544 | ARM_ARCH_OPT ("armv8-a", ARM_ARCH_V8A, FPU_ARCH_VFP), |
f3bad469 MGD |
24545 | ARM_ARCH_OPT ("xscale", ARM_ARCH_XSCALE, FPU_ARCH_VFP), |
24546 | ARM_ARCH_OPT ("iwmmxt", ARM_ARCH_IWMMXT, FPU_ARCH_VFP), | |
24547 | ARM_ARCH_OPT ("iwmmxt2", ARM_ARCH_IWMMXT2,FPU_ARCH_VFP), | |
24548 | { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE } | |
c19d1205 | 24549 | }; |
f3bad469 | 24550 | #undef ARM_ARCH_OPT |
7ed4c4c5 | 24551 | |
69133863 MGD |
24552 | /* ISA extensions in the co-processor and main instruction set space. */ |
24553 | struct arm_option_extension_value_table | |
c19d1205 ZW |
24554 | { |
24555 | char *name; | |
f3bad469 | 24556 | size_t name_len; |
5a70a223 JB |
24557 | const arm_feature_set merge_value; |
24558 | const arm_feature_set clear_value; | |
69133863 | 24559 | const arm_feature_set allowed_archs; |
c19d1205 | 24560 | }; |
7ed4c4c5 | 24561 | |
69133863 MGD |
24562 | /* The following table must be in alphabetical order with a NULL last entry. |
24563 | */ | |
5a70a223 | 24564 | #define ARM_EXT_OPT(N, M, C, AA) { N, sizeof (N) - 1, M, C, AA } |
69133863 | 24565 | static const struct arm_option_extension_value_table arm_extensions[] = |
c19d1205 | 24566 | { |
5a70a223 JB |
24567 | ARM_EXT_OPT ("crc", ARCH_CRC_ARMV8, ARM_FEATURE (0, CRC_EXT_ARMV8), |
24568 | ARM_FEATURE (ARM_EXT_V8, 0)), | |
bca38921 | 24569 | ARM_EXT_OPT ("crypto", FPU_ARCH_CRYPTO_NEON_VFP_ARMV8, |
5a70a223 | 24570 | ARM_FEATURE (0, FPU_CRYPTO_ARMV8), |
bca38921 | 24571 | ARM_FEATURE (ARM_EXT_V8, 0)), |
5a70a223 | 24572 | ARM_EXT_OPT ("fp", FPU_ARCH_VFP_ARMV8, ARM_FEATURE (0, FPU_VFP_ARMV8), |
bca38921 | 24573 | ARM_FEATURE (ARM_EXT_V8, 0)), |
f3bad469 | 24574 | ARM_EXT_OPT ("idiv", ARM_FEATURE (ARM_EXT_ADIV | ARM_EXT_DIV, 0), |
5a70a223 | 24575 | ARM_FEATURE (ARM_EXT_ADIV | ARM_EXT_DIV, 0), |
f3bad469 | 24576 | ARM_FEATURE (ARM_EXT_V7A | ARM_EXT_V7R, 0)), |
5a70a223 JB |
24577 | ARM_EXT_OPT ("iwmmxt",ARM_FEATURE (0, ARM_CEXT_IWMMXT), |
24578 | ARM_FEATURE (0, ARM_CEXT_IWMMXT), ARM_ANY), | |
24579 | ARM_EXT_OPT ("iwmmxt2", ARM_FEATURE (0, ARM_CEXT_IWMMXT2), | |
24580 | ARM_FEATURE (0, ARM_CEXT_IWMMXT2), ARM_ANY), | |
24581 | ARM_EXT_OPT ("maverick", ARM_FEATURE (0, ARM_CEXT_MAVERICK), | |
24582 | ARM_FEATURE (0, ARM_CEXT_MAVERICK), ARM_ANY), | |
f3bad469 | 24583 | ARM_EXT_OPT ("mp", ARM_FEATURE (ARM_EXT_MP, 0), |
5a70a223 | 24584 | ARM_FEATURE (ARM_EXT_MP, 0), |
f3bad469 | 24585 | ARM_FEATURE (ARM_EXT_V7A | ARM_EXT_V7R, 0)), |
bca38921 | 24586 | ARM_EXT_OPT ("simd", FPU_ARCH_NEON_VFP_ARMV8, |
5a70a223 | 24587 | ARM_FEATURE(0, FPU_NEON_ARMV8), |
bca38921 | 24588 | ARM_FEATURE (ARM_EXT_V8, 0)), |
f3bad469 | 24589 | ARM_EXT_OPT ("os", ARM_FEATURE (ARM_EXT_OS, 0), |
5a70a223 | 24590 | ARM_FEATURE (ARM_EXT_OS, 0), |
f3bad469 MGD |
24591 | ARM_FEATURE (ARM_EXT_V6M, 0)), |
24592 | ARM_EXT_OPT ("sec", ARM_FEATURE (ARM_EXT_SEC, 0), | |
5a70a223 | 24593 | ARM_FEATURE (ARM_EXT_SEC, 0), |
f3bad469 MGD |
24594 | ARM_FEATURE (ARM_EXT_V6K | ARM_EXT_V7A, 0)), |
24595 | ARM_EXT_OPT ("virt", ARM_FEATURE (ARM_EXT_VIRT | ARM_EXT_ADIV | |
24596 | | ARM_EXT_DIV, 0), | |
5a70a223 | 24597 | ARM_FEATURE (ARM_EXT_VIRT, 0), |
f3bad469 | 24598 | ARM_FEATURE (ARM_EXT_V7A, 0)), |
5a70a223 JB |
24599 | ARM_EXT_OPT ("xscale",ARM_FEATURE (0, ARM_CEXT_XSCALE), |
24600 | ARM_FEATURE (0, ARM_CEXT_XSCALE), ARM_ANY), | |
24601 | { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE, ARM_ARCH_NONE } | |
69133863 | 24602 | }; |
f3bad469 | 24603 | #undef ARM_EXT_OPT |
69133863 MGD |
24604 | |
24605 | /* ISA floating-point and Advanced SIMD extensions. */ | |
24606 | struct arm_option_fpu_value_table | |
24607 | { | |
24608 | char *name; | |
24609 | const arm_feature_set value; | |
c19d1205 | 24610 | }; |
7ed4c4c5 | 24611 | |
c19d1205 ZW |
24612 | /* This list should, at a minimum, contain all the fpu names |
24613 | recognized by GCC. */ | |
69133863 | 24614 | static const struct arm_option_fpu_value_table arm_fpus[] = |
c19d1205 ZW |
24615 | { |
24616 | {"softfpa", FPU_NONE}, | |
24617 | {"fpe", FPU_ARCH_FPE}, | |
24618 | {"fpe2", FPU_ARCH_FPE}, | |
24619 | {"fpe3", FPU_ARCH_FPA}, /* Third release supports LFM/SFM. */ | |
24620 | {"fpa", FPU_ARCH_FPA}, | |
24621 | {"fpa10", FPU_ARCH_FPA}, | |
24622 | {"fpa11", FPU_ARCH_FPA}, | |
24623 | {"arm7500fe", FPU_ARCH_FPA}, | |
24624 | {"softvfp", FPU_ARCH_VFP}, | |
24625 | {"softvfp+vfp", FPU_ARCH_VFP_V2}, | |
24626 | {"vfp", FPU_ARCH_VFP_V2}, | |
24627 | {"vfp9", FPU_ARCH_VFP_V2}, | |
b1cc4aeb | 24628 | {"vfp3", FPU_ARCH_VFP_V3}, /* For backwards compatbility. */ |
c19d1205 ZW |
24629 | {"vfp10", FPU_ARCH_VFP_V2}, |
24630 | {"vfp10-r0", FPU_ARCH_VFP_V1}, | |
24631 | {"vfpxd", FPU_ARCH_VFP_V1xD}, | |
b1cc4aeb PB |
24632 | {"vfpv2", FPU_ARCH_VFP_V2}, |
24633 | {"vfpv3", FPU_ARCH_VFP_V3}, | |
62f3b8c8 | 24634 | {"vfpv3-fp16", FPU_ARCH_VFP_V3_FP16}, |
b1cc4aeb | 24635 | {"vfpv3-d16", FPU_ARCH_VFP_V3D16}, |
62f3b8c8 PB |
24636 | {"vfpv3-d16-fp16", FPU_ARCH_VFP_V3D16_FP16}, |
24637 | {"vfpv3xd", FPU_ARCH_VFP_V3xD}, | |
24638 | {"vfpv3xd-fp16", FPU_ARCH_VFP_V3xD_FP16}, | |
c19d1205 ZW |
24639 | {"arm1020t", FPU_ARCH_VFP_V1}, |
24640 | {"arm1020e", FPU_ARCH_VFP_V2}, | |
24641 | {"arm1136jfs", FPU_ARCH_VFP_V2}, | |
24642 | {"arm1136jf-s", FPU_ARCH_VFP_V2}, | |
24643 | {"maverick", FPU_ARCH_MAVERICK}, | |
5287ad62 | 24644 | {"neon", FPU_ARCH_VFP_V3_PLUS_NEON_V1}, |
8e79c3df | 24645 | {"neon-fp16", FPU_ARCH_NEON_FP16}, |
62f3b8c8 PB |
24646 | {"vfpv4", FPU_ARCH_VFP_V4}, |
24647 | {"vfpv4-d16", FPU_ARCH_VFP_V4D16}, | |
ada65aa3 | 24648 | {"fpv4-sp-d16", FPU_ARCH_VFP_V4_SP_D16}, |
a715796b TG |
24649 | {"fpv5-d16", FPU_ARCH_VFP_V5D16}, |
24650 | {"fpv5-sp-d16", FPU_ARCH_VFP_V5_SP_D16}, | |
62f3b8c8 | 24651 | {"neon-vfpv4", FPU_ARCH_NEON_VFP_V4}, |
bca38921 MGD |
24652 | {"fp-armv8", FPU_ARCH_VFP_ARMV8}, |
24653 | {"neon-fp-armv8", FPU_ARCH_NEON_VFP_ARMV8}, | |
24654 | {"crypto-neon-fp-armv8", | |
24655 | FPU_ARCH_CRYPTO_NEON_VFP_ARMV8}, | |
e74cfd16 PB |
24656 | {NULL, ARM_ARCH_NONE} |
24657 | }; | |
24658 | ||
24659 | struct arm_option_value_table | |
24660 | { | |
24661 | char *name; | |
24662 | long value; | |
c19d1205 | 24663 | }; |
7ed4c4c5 | 24664 | |
e74cfd16 | 24665 | static const struct arm_option_value_table arm_float_abis[] = |
c19d1205 ZW |
24666 | { |
24667 | {"hard", ARM_FLOAT_ABI_HARD}, | |
24668 | {"softfp", ARM_FLOAT_ABI_SOFTFP}, | |
24669 | {"soft", ARM_FLOAT_ABI_SOFT}, | |
e74cfd16 | 24670 | {NULL, 0} |
c19d1205 | 24671 | }; |
7ed4c4c5 | 24672 | |
c19d1205 | 24673 | #ifdef OBJ_ELF |
3a4a14e9 | 24674 | /* We only know how to output GNU and ver 4/5 (AAELF) formats. */ |
e74cfd16 | 24675 | static const struct arm_option_value_table arm_eabis[] = |
c19d1205 ZW |
24676 | { |
24677 | {"gnu", EF_ARM_EABI_UNKNOWN}, | |
24678 | {"4", EF_ARM_EABI_VER4}, | |
3a4a14e9 | 24679 | {"5", EF_ARM_EABI_VER5}, |
e74cfd16 | 24680 | {NULL, 0} |
c19d1205 ZW |
24681 | }; |
24682 | #endif | |
7ed4c4c5 | 24683 | |
c19d1205 ZW |
24684 | struct arm_long_option_table |
24685 | { | |
24686 | char * option; /* Substring to match. */ | |
24687 | char * help; /* Help information. */ | |
24688 | int (* func) (char * subopt); /* Function to decode sub-option. */ | |
24689 | char * deprecated; /* If non-null, print this message. */ | |
24690 | }; | |
7ed4c4c5 | 24691 | |
c921be7d | 24692 | static bfd_boolean |
f3bad469 | 24693 | arm_parse_extension (char *str, const arm_feature_set **opt_p) |
7ed4c4c5 | 24694 | { |
21d799b5 NC |
24695 | arm_feature_set *ext_set = (arm_feature_set *) |
24696 | xmalloc (sizeof (arm_feature_set)); | |
e74cfd16 | 24697 | |
69133863 | 24698 | /* We insist on extensions being specified in alphabetical order, and with |
fa94de6b RM |
24699 | extensions being added before being removed. We achieve this by having |
24700 | the global ARM_EXTENSIONS table in alphabetical order, and using the | |
69133863 | 24701 | ADDING_VALUE variable to indicate whether we are adding an extension (1) |
fa94de6b | 24702 | or removing it (0) and only allowing it to change in the order |
69133863 MGD |
24703 | -1 -> 1 -> 0. */ |
24704 | const struct arm_option_extension_value_table * opt = NULL; | |
24705 | int adding_value = -1; | |
24706 | ||
e74cfd16 PB |
24707 | /* Copy the feature set, so that we can modify it. */ |
24708 | *ext_set = **opt_p; | |
24709 | *opt_p = ext_set; | |
24710 | ||
c19d1205 | 24711 | while (str != NULL && *str != 0) |
7ed4c4c5 | 24712 | { |
f3bad469 MGD |
24713 | char *ext; |
24714 | size_t len; | |
7ed4c4c5 | 24715 | |
c19d1205 ZW |
24716 | if (*str != '+') |
24717 | { | |
24718 | as_bad (_("invalid architectural extension")); | |
c921be7d | 24719 | return FALSE; |
c19d1205 | 24720 | } |
7ed4c4c5 | 24721 | |
c19d1205 ZW |
24722 | str++; |
24723 | ext = strchr (str, '+'); | |
7ed4c4c5 | 24724 | |
c19d1205 | 24725 | if (ext != NULL) |
f3bad469 | 24726 | len = ext - str; |
c19d1205 | 24727 | else |
f3bad469 | 24728 | len = strlen (str); |
7ed4c4c5 | 24729 | |
f3bad469 | 24730 | if (len >= 2 && strncmp (str, "no", 2) == 0) |
69133863 MGD |
24731 | { |
24732 | if (adding_value != 0) | |
24733 | { | |
24734 | adding_value = 0; | |
24735 | opt = arm_extensions; | |
24736 | } | |
24737 | ||
f3bad469 | 24738 | len -= 2; |
69133863 MGD |
24739 | str += 2; |
24740 | } | |
f3bad469 | 24741 | else if (len > 0) |
69133863 MGD |
24742 | { |
24743 | if (adding_value == -1) | |
24744 | { | |
24745 | adding_value = 1; | |
24746 | opt = arm_extensions; | |
24747 | } | |
24748 | else if (adding_value != 1) | |
24749 | { | |
24750 | as_bad (_("must specify extensions to add before specifying " | |
24751 | "those to remove")); | |
24752 | return FALSE; | |
24753 | } | |
24754 | } | |
24755 | ||
f3bad469 | 24756 | if (len == 0) |
c19d1205 ZW |
24757 | { |
24758 | as_bad (_("missing architectural extension")); | |
c921be7d | 24759 | return FALSE; |
c19d1205 | 24760 | } |
7ed4c4c5 | 24761 | |
69133863 MGD |
24762 | gas_assert (adding_value != -1); |
24763 | gas_assert (opt != NULL); | |
24764 | ||
24765 | /* Scan over the options table trying to find an exact match. */ | |
24766 | for (; opt->name != NULL; opt++) | |
f3bad469 | 24767 | if (opt->name_len == len && strncmp (opt->name, str, len) == 0) |
c19d1205 | 24768 | { |
69133863 MGD |
24769 | /* Check we can apply the extension to this architecture. */ |
24770 | if (!ARM_CPU_HAS_FEATURE (*ext_set, opt->allowed_archs)) | |
24771 | { | |
24772 | as_bad (_("extension does not apply to the base architecture")); | |
24773 | return FALSE; | |
24774 | } | |
24775 | ||
24776 | /* Add or remove the extension. */ | |
24777 | if (adding_value) | |
5a70a223 | 24778 | ARM_MERGE_FEATURE_SETS (*ext_set, *ext_set, opt->merge_value); |
69133863 | 24779 | else |
5a70a223 | 24780 | ARM_CLEAR_FEATURE (*ext_set, *ext_set, opt->clear_value); |
69133863 | 24781 | |
c19d1205 ZW |
24782 | break; |
24783 | } | |
7ed4c4c5 | 24784 | |
c19d1205 ZW |
24785 | if (opt->name == NULL) |
24786 | { | |
69133863 MGD |
24787 | /* Did we fail to find an extension because it wasn't specified in |
24788 | alphabetical order, or because it does not exist? */ | |
24789 | ||
24790 | for (opt = arm_extensions; opt->name != NULL; opt++) | |
f3bad469 | 24791 | if (opt->name_len == len && strncmp (opt->name, str, len) == 0) |
69133863 MGD |
24792 | break; |
24793 | ||
24794 | if (opt->name == NULL) | |
24795 | as_bad (_("unknown architectural extension `%s'"), str); | |
24796 | else | |
24797 | as_bad (_("architectural extensions must be specified in " | |
24798 | "alphabetical order")); | |
24799 | ||
c921be7d | 24800 | return FALSE; |
c19d1205 | 24801 | } |
69133863 MGD |
24802 | else |
24803 | { | |
24804 | /* We should skip the extension we've just matched the next time | |
24805 | round. */ | |
24806 | opt++; | |
24807 | } | |
7ed4c4c5 | 24808 | |
c19d1205 ZW |
24809 | str = ext; |
24810 | }; | |
7ed4c4c5 | 24811 | |
c921be7d | 24812 | return TRUE; |
c19d1205 | 24813 | } |
7ed4c4c5 | 24814 | |
c921be7d | 24815 | static bfd_boolean |
f3bad469 | 24816 | arm_parse_cpu (char *str) |
7ed4c4c5 | 24817 | { |
f3bad469 MGD |
24818 | const struct arm_cpu_option_table *opt; |
24819 | char *ext = strchr (str, '+'); | |
24820 | size_t len; | |
7ed4c4c5 | 24821 | |
c19d1205 | 24822 | if (ext != NULL) |
f3bad469 | 24823 | len = ext - str; |
7ed4c4c5 | 24824 | else |
f3bad469 | 24825 | len = strlen (str); |
7ed4c4c5 | 24826 | |
f3bad469 | 24827 | if (len == 0) |
7ed4c4c5 | 24828 | { |
c19d1205 | 24829 | as_bad (_("missing cpu name `%s'"), str); |
c921be7d | 24830 | return FALSE; |
7ed4c4c5 NC |
24831 | } |
24832 | ||
c19d1205 | 24833 | for (opt = arm_cpus; opt->name != NULL; opt++) |
f3bad469 | 24834 | if (opt->name_len == len && strncmp (opt->name, str, len) == 0) |
c19d1205 | 24835 | { |
e74cfd16 PB |
24836 | mcpu_cpu_opt = &opt->value; |
24837 | mcpu_fpu_opt = &opt->default_fpu; | |
ee065d83 | 24838 | if (opt->canonical_name) |
5f4273c7 | 24839 | strcpy (selected_cpu_name, opt->canonical_name); |
ee065d83 PB |
24840 | else |
24841 | { | |
f3bad469 | 24842 | size_t i; |
c921be7d | 24843 | |
f3bad469 | 24844 | for (i = 0; i < len; i++) |
ee065d83 PB |
24845 | selected_cpu_name[i] = TOUPPER (opt->name[i]); |
24846 | selected_cpu_name[i] = 0; | |
24847 | } | |
7ed4c4c5 | 24848 | |
c19d1205 ZW |
24849 | if (ext != NULL) |
24850 | return arm_parse_extension (ext, &mcpu_cpu_opt); | |
7ed4c4c5 | 24851 | |
c921be7d | 24852 | return TRUE; |
c19d1205 | 24853 | } |
7ed4c4c5 | 24854 | |
c19d1205 | 24855 | as_bad (_("unknown cpu `%s'"), str); |
c921be7d | 24856 | return FALSE; |
7ed4c4c5 NC |
24857 | } |
24858 | ||
c921be7d | 24859 | static bfd_boolean |
f3bad469 | 24860 | arm_parse_arch (char *str) |
7ed4c4c5 | 24861 | { |
e74cfd16 | 24862 | const struct arm_arch_option_table *opt; |
c19d1205 | 24863 | char *ext = strchr (str, '+'); |
f3bad469 | 24864 | size_t len; |
7ed4c4c5 | 24865 | |
c19d1205 | 24866 | if (ext != NULL) |
f3bad469 | 24867 | len = ext - str; |
7ed4c4c5 | 24868 | else |
f3bad469 | 24869 | len = strlen (str); |
7ed4c4c5 | 24870 | |
f3bad469 | 24871 | if (len == 0) |
7ed4c4c5 | 24872 | { |
c19d1205 | 24873 | as_bad (_("missing architecture name `%s'"), str); |
c921be7d | 24874 | return FALSE; |
7ed4c4c5 NC |
24875 | } |
24876 | ||
c19d1205 | 24877 | for (opt = arm_archs; opt->name != NULL; opt++) |
f3bad469 | 24878 | if (opt->name_len == len && strncmp (opt->name, str, len) == 0) |
c19d1205 | 24879 | { |
e74cfd16 PB |
24880 | march_cpu_opt = &opt->value; |
24881 | march_fpu_opt = &opt->default_fpu; | |
5f4273c7 | 24882 | strcpy (selected_cpu_name, opt->name); |
7ed4c4c5 | 24883 | |
c19d1205 ZW |
24884 | if (ext != NULL) |
24885 | return arm_parse_extension (ext, &march_cpu_opt); | |
7ed4c4c5 | 24886 | |
c921be7d | 24887 | return TRUE; |
c19d1205 ZW |
24888 | } |
24889 | ||
24890 | as_bad (_("unknown architecture `%s'\n"), str); | |
c921be7d | 24891 | return FALSE; |
7ed4c4c5 | 24892 | } |
eb043451 | 24893 | |
c921be7d | 24894 | static bfd_boolean |
c19d1205 ZW |
24895 | arm_parse_fpu (char * str) |
24896 | { | |
69133863 | 24897 | const struct arm_option_fpu_value_table * opt; |
b99bd4ef | 24898 | |
c19d1205 ZW |
24899 | for (opt = arm_fpus; opt->name != NULL; opt++) |
24900 | if (streq (opt->name, str)) | |
24901 | { | |
e74cfd16 | 24902 | mfpu_opt = &opt->value; |
c921be7d | 24903 | return TRUE; |
c19d1205 | 24904 | } |
b99bd4ef | 24905 | |
c19d1205 | 24906 | as_bad (_("unknown floating point format `%s'\n"), str); |
c921be7d | 24907 | return FALSE; |
c19d1205 ZW |
24908 | } |
24909 | ||
c921be7d | 24910 | static bfd_boolean |
c19d1205 | 24911 | arm_parse_float_abi (char * str) |
b99bd4ef | 24912 | { |
e74cfd16 | 24913 | const struct arm_option_value_table * opt; |
b99bd4ef | 24914 | |
c19d1205 ZW |
24915 | for (opt = arm_float_abis; opt->name != NULL; opt++) |
24916 | if (streq (opt->name, str)) | |
24917 | { | |
24918 | mfloat_abi_opt = opt->value; | |
c921be7d | 24919 | return TRUE; |
c19d1205 | 24920 | } |
cc8a6dd0 | 24921 | |
c19d1205 | 24922 | as_bad (_("unknown floating point abi `%s'\n"), str); |
c921be7d | 24923 | return FALSE; |
c19d1205 | 24924 | } |
b99bd4ef | 24925 | |
c19d1205 | 24926 | #ifdef OBJ_ELF |
c921be7d | 24927 | static bfd_boolean |
c19d1205 ZW |
24928 | arm_parse_eabi (char * str) |
24929 | { | |
e74cfd16 | 24930 | const struct arm_option_value_table *opt; |
cc8a6dd0 | 24931 | |
c19d1205 ZW |
24932 | for (opt = arm_eabis; opt->name != NULL; opt++) |
24933 | if (streq (opt->name, str)) | |
24934 | { | |
24935 | meabi_flags = opt->value; | |
c921be7d | 24936 | return TRUE; |
c19d1205 ZW |
24937 | } |
24938 | as_bad (_("unknown EABI `%s'\n"), str); | |
c921be7d | 24939 | return FALSE; |
c19d1205 ZW |
24940 | } |
24941 | #endif | |
cc8a6dd0 | 24942 | |
c921be7d | 24943 | static bfd_boolean |
e07e6e58 NC |
24944 | arm_parse_it_mode (char * str) |
24945 | { | |
c921be7d | 24946 | bfd_boolean ret = TRUE; |
e07e6e58 NC |
24947 | |
24948 | if (streq ("arm", str)) | |
24949 | implicit_it_mode = IMPLICIT_IT_MODE_ARM; | |
24950 | else if (streq ("thumb", str)) | |
24951 | implicit_it_mode = IMPLICIT_IT_MODE_THUMB; | |
24952 | else if (streq ("always", str)) | |
24953 | implicit_it_mode = IMPLICIT_IT_MODE_ALWAYS; | |
24954 | else if (streq ("never", str)) | |
24955 | implicit_it_mode = IMPLICIT_IT_MODE_NEVER; | |
24956 | else | |
24957 | { | |
24958 | as_bad (_("unknown implicit IT mode `%s', should be "\ | |
477330fc | 24959 | "arm, thumb, always, or never."), str); |
c921be7d | 24960 | ret = FALSE; |
e07e6e58 NC |
24961 | } |
24962 | ||
24963 | return ret; | |
24964 | } | |
24965 | ||
2e6976a8 DG |
24966 | static bfd_boolean |
24967 | arm_ccs_mode (char * unused ATTRIBUTE_UNUSED) | |
24968 | { | |
24969 | codecomposer_syntax = TRUE; | |
24970 | arm_comment_chars[0] = ';'; | |
24971 | arm_line_separator_chars[0] = 0; | |
24972 | return TRUE; | |
24973 | } | |
24974 | ||
c19d1205 ZW |
24975 | struct arm_long_option_table arm_long_opts[] = |
24976 | { | |
24977 | {"mcpu=", N_("<cpu name>\t assemble for CPU <cpu name>"), | |
24978 | arm_parse_cpu, NULL}, | |
24979 | {"march=", N_("<arch name>\t assemble for architecture <arch name>"), | |
24980 | arm_parse_arch, NULL}, | |
24981 | {"mfpu=", N_("<fpu name>\t assemble for FPU architecture <fpu name>"), | |
24982 | arm_parse_fpu, NULL}, | |
24983 | {"mfloat-abi=", N_("<abi>\t assemble for floating point ABI <abi>"), | |
24984 | arm_parse_float_abi, NULL}, | |
24985 | #ifdef OBJ_ELF | |
7fac0536 | 24986 | {"meabi=", N_("<ver>\t\t assemble for eabi version <ver>"), |
c19d1205 ZW |
24987 | arm_parse_eabi, NULL}, |
24988 | #endif | |
e07e6e58 NC |
24989 | {"mimplicit-it=", N_("<mode>\t controls implicit insertion of IT instructions"), |
24990 | arm_parse_it_mode, NULL}, | |
2e6976a8 DG |
24991 | {"mccs", N_("\t\t\t TI CodeComposer Studio syntax compatibility mode"), |
24992 | arm_ccs_mode, NULL}, | |
c19d1205 ZW |
24993 | {NULL, NULL, 0, NULL} |
24994 | }; | |
cc8a6dd0 | 24995 | |
c19d1205 ZW |
24996 | int |
24997 | md_parse_option (int c, char * arg) | |
24998 | { | |
24999 | struct arm_option_table *opt; | |
e74cfd16 | 25000 | const struct arm_legacy_option_table *fopt; |
c19d1205 | 25001 | struct arm_long_option_table *lopt; |
b99bd4ef | 25002 | |
c19d1205 | 25003 | switch (c) |
b99bd4ef | 25004 | { |
c19d1205 ZW |
25005 | #ifdef OPTION_EB |
25006 | case OPTION_EB: | |
25007 | target_big_endian = 1; | |
25008 | break; | |
25009 | #endif | |
cc8a6dd0 | 25010 | |
c19d1205 ZW |
25011 | #ifdef OPTION_EL |
25012 | case OPTION_EL: | |
25013 | target_big_endian = 0; | |
25014 | break; | |
25015 | #endif | |
b99bd4ef | 25016 | |
845b51d6 PB |
25017 | case OPTION_FIX_V4BX: |
25018 | fix_v4bx = TRUE; | |
25019 | break; | |
25020 | ||
c19d1205 ZW |
25021 | case 'a': |
25022 | /* Listing option. Just ignore these, we don't support additional | |
25023 | ones. */ | |
25024 | return 0; | |
b99bd4ef | 25025 | |
c19d1205 ZW |
25026 | default: |
25027 | for (opt = arm_opts; opt->option != NULL; opt++) | |
25028 | { | |
25029 | if (c == opt->option[0] | |
25030 | && ((arg == NULL && opt->option[1] == 0) | |
25031 | || streq (arg, opt->option + 1))) | |
25032 | { | |
c19d1205 | 25033 | /* If the option is deprecated, tell the user. */ |
278df34e | 25034 | if (warn_on_deprecated && opt->deprecated != NULL) |
c19d1205 ZW |
25035 | as_tsktsk (_("option `-%c%s' is deprecated: %s"), c, |
25036 | arg ? arg : "", _(opt->deprecated)); | |
b99bd4ef | 25037 | |
c19d1205 ZW |
25038 | if (opt->var != NULL) |
25039 | *opt->var = opt->value; | |
cc8a6dd0 | 25040 | |
c19d1205 ZW |
25041 | return 1; |
25042 | } | |
25043 | } | |
b99bd4ef | 25044 | |
e74cfd16 PB |
25045 | for (fopt = arm_legacy_opts; fopt->option != NULL; fopt++) |
25046 | { | |
25047 | if (c == fopt->option[0] | |
25048 | && ((arg == NULL && fopt->option[1] == 0) | |
25049 | || streq (arg, fopt->option + 1))) | |
25050 | { | |
e74cfd16 | 25051 | /* If the option is deprecated, tell the user. */ |
278df34e | 25052 | if (warn_on_deprecated && fopt->deprecated != NULL) |
e74cfd16 PB |
25053 | as_tsktsk (_("option `-%c%s' is deprecated: %s"), c, |
25054 | arg ? arg : "", _(fopt->deprecated)); | |
e74cfd16 PB |
25055 | |
25056 | if (fopt->var != NULL) | |
25057 | *fopt->var = &fopt->value; | |
25058 | ||
25059 | return 1; | |
25060 | } | |
25061 | } | |
25062 | ||
c19d1205 ZW |
25063 | for (lopt = arm_long_opts; lopt->option != NULL; lopt++) |
25064 | { | |
25065 | /* These options are expected to have an argument. */ | |
25066 | if (c == lopt->option[0] | |
25067 | && arg != NULL | |
25068 | && strncmp (arg, lopt->option + 1, | |
25069 | strlen (lopt->option + 1)) == 0) | |
25070 | { | |
c19d1205 | 25071 | /* If the option is deprecated, tell the user. */ |
278df34e | 25072 | if (warn_on_deprecated && lopt->deprecated != NULL) |
c19d1205 ZW |
25073 | as_tsktsk (_("option `-%c%s' is deprecated: %s"), c, arg, |
25074 | _(lopt->deprecated)); | |
b99bd4ef | 25075 | |
c19d1205 ZW |
25076 | /* Call the sup-option parser. */ |
25077 | return lopt->func (arg + strlen (lopt->option) - 1); | |
25078 | } | |
25079 | } | |
a737bd4d | 25080 | |
c19d1205 ZW |
25081 | return 0; |
25082 | } | |
a394c00f | 25083 | |
c19d1205 ZW |
25084 | return 1; |
25085 | } | |
a394c00f | 25086 | |
c19d1205 ZW |
25087 | void |
25088 | md_show_usage (FILE * fp) | |
a394c00f | 25089 | { |
c19d1205 ZW |
25090 | struct arm_option_table *opt; |
25091 | struct arm_long_option_table *lopt; | |
a394c00f | 25092 | |
c19d1205 | 25093 | fprintf (fp, _(" ARM-specific assembler options:\n")); |
a394c00f | 25094 | |
c19d1205 ZW |
25095 | for (opt = arm_opts; opt->option != NULL; opt++) |
25096 | if (opt->help != NULL) | |
25097 | fprintf (fp, " -%-23s%s\n", opt->option, _(opt->help)); | |
a394c00f | 25098 | |
c19d1205 ZW |
25099 | for (lopt = arm_long_opts; lopt->option != NULL; lopt++) |
25100 | if (lopt->help != NULL) | |
25101 | fprintf (fp, " -%s%s\n", lopt->option, _(lopt->help)); | |
a394c00f | 25102 | |
c19d1205 ZW |
25103 | #ifdef OPTION_EB |
25104 | fprintf (fp, _("\ | |
25105 | -EB assemble code for a big-endian cpu\n")); | |
a394c00f NC |
25106 | #endif |
25107 | ||
c19d1205 ZW |
25108 | #ifdef OPTION_EL |
25109 | fprintf (fp, _("\ | |
25110 | -EL assemble code for a little-endian cpu\n")); | |
a737bd4d | 25111 | #endif |
845b51d6 PB |
25112 | |
25113 | fprintf (fp, _("\ | |
25114 | --fix-v4bx Allow BX in ARMv4 code\n")); | |
c19d1205 | 25115 | } |
ee065d83 PB |
25116 | |
25117 | ||
25118 | #ifdef OBJ_ELF | |
62b3e311 PB |
25119 | typedef struct |
25120 | { | |
25121 | int val; | |
25122 | arm_feature_set flags; | |
25123 | } cpu_arch_ver_table; | |
25124 | ||
25125 | /* Mapping from CPU features to EABI CPU arch values. Table must be sorted | |
25126 | least features first. */ | |
25127 | static const cpu_arch_ver_table cpu_arch_ver[] = | |
25128 | { | |
25129 | {1, ARM_ARCH_V4}, | |
25130 | {2, ARM_ARCH_V4T}, | |
25131 | {3, ARM_ARCH_V5}, | |
ee3c0378 | 25132 | {3, ARM_ARCH_V5T}, |
62b3e311 PB |
25133 | {4, ARM_ARCH_V5TE}, |
25134 | {5, ARM_ARCH_V5TEJ}, | |
25135 | {6, ARM_ARCH_V6}, | |
7e806470 | 25136 | {9, ARM_ARCH_V6K}, |
f4c65163 | 25137 | {7, ARM_ARCH_V6Z}, |
91e22acd | 25138 | {11, ARM_ARCH_V6M}, |
b2a5fbdc | 25139 | {12, ARM_ARCH_V6SM}, |
7e806470 | 25140 | {8, ARM_ARCH_V6T2}, |
c9fb6e58 | 25141 | {10, ARM_ARCH_V7VE}, |
62b3e311 PB |
25142 | {10, ARM_ARCH_V7R}, |
25143 | {10, ARM_ARCH_V7M}, | |
bca38921 | 25144 | {14, ARM_ARCH_V8A}, |
62b3e311 PB |
25145 | {0, ARM_ARCH_NONE} |
25146 | }; | |
25147 | ||
ee3c0378 AS |
25148 | /* Set an attribute if it has not already been set by the user. */ |
25149 | static void | |
25150 | aeabi_set_attribute_int (int tag, int value) | |
25151 | { | |
25152 | if (tag < 1 | |
25153 | || tag >= NUM_KNOWN_OBJ_ATTRIBUTES | |
25154 | || !attributes_set_explicitly[tag]) | |
25155 | bfd_elf_add_proc_attr_int (stdoutput, tag, value); | |
25156 | } | |
25157 | ||
25158 | static void | |
25159 | aeabi_set_attribute_string (int tag, const char *value) | |
25160 | { | |
25161 | if (tag < 1 | |
25162 | || tag >= NUM_KNOWN_OBJ_ATTRIBUTES | |
25163 | || !attributes_set_explicitly[tag]) | |
25164 | bfd_elf_add_proc_attr_string (stdoutput, tag, value); | |
25165 | } | |
25166 | ||
ee065d83 | 25167 | /* Set the public EABI object attributes. */ |
3cfdb781 | 25168 | void |
ee065d83 PB |
25169 | aeabi_set_public_attributes (void) |
25170 | { | |
25171 | int arch; | |
69239280 | 25172 | char profile; |
90ec0d68 | 25173 | int virt_sec = 0; |
bca38921 | 25174 | int fp16_optional = 0; |
e74cfd16 | 25175 | arm_feature_set flags; |
62b3e311 PB |
25176 | arm_feature_set tmp; |
25177 | const cpu_arch_ver_table *p; | |
ee065d83 PB |
25178 | |
25179 | /* Choose the architecture based on the capabilities of the requested cpu | |
25180 | (if any) and/or the instructions actually used. */ | |
e74cfd16 PB |
25181 | ARM_MERGE_FEATURE_SETS (flags, arm_arch_used, thumb_arch_used); |
25182 | ARM_MERGE_FEATURE_SETS (flags, flags, *mfpu_opt); | |
25183 | ARM_MERGE_FEATURE_SETS (flags, flags, selected_cpu); | |
ddd7f988 RE |
25184 | |
25185 | if (ARM_CPU_HAS_FEATURE (arm_arch_used, arm_arch_any)) | |
25186 | ARM_MERGE_FEATURE_SETS (flags, flags, arm_ext_v1); | |
25187 | ||
25188 | if (ARM_CPU_HAS_FEATURE (thumb_arch_used, arm_arch_any)) | |
25189 | ARM_MERGE_FEATURE_SETS (flags, flags, arm_ext_v4t); | |
25190 | ||
7f78eb34 JW |
25191 | selected_cpu = flags; |
25192 | ||
ddd7f988 | 25193 | /* Allow the user to override the reported architecture. */ |
7a1d4c38 PB |
25194 | if (object_arch) |
25195 | { | |
25196 | ARM_CLEAR_FEATURE (flags, flags, arm_arch_any); | |
25197 | ARM_MERGE_FEATURE_SETS (flags, flags, *object_arch); | |
25198 | } | |
25199 | ||
251665fc MGD |
25200 | /* We need to make sure that the attributes do not identify us as v6S-M |
25201 | when the only v6S-M feature in use is the Operating System Extensions. */ | |
25202 | if (ARM_CPU_HAS_FEATURE (flags, arm_ext_os)) | |
25203 | if (!ARM_CPU_HAS_FEATURE (flags, arm_arch_v6m_only)) | |
477330fc | 25204 | ARM_CLEAR_FEATURE (flags, flags, arm_ext_os); |
251665fc | 25205 | |
62b3e311 PB |
25206 | tmp = flags; |
25207 | arch = 0; | |
25208 | for (p = cpu_arch_ver; p->val; p++) | |
25209 | { | |
25210 | if (ARM_CPU_HAS_FEATURE (tmp, p->flags)) | |
25211 | { | |
25212 | arch = p->val; | |
25213 | ARM_CLEAR_FEATURE (tmp, tmp, p->flags); | |
25214 | } | |
25215 | } | |
ee065d83 | 25216 | |
9e3c6df6 PB |
25217 | /* The table lookup above finds the last architecture to contribute |
25218 | a new feature. Unfortunately, Tag13 is a subset of the union of | |
25219 | v6T2 and v7-M, so it is never seen as contributing a new feature. | |
25220 | We can not search for the last entry which is entirely used, | |
25221 | because if no CPU is specified we build up only those flags | |
25222 | actually used. Perhaps we should separate out the specified | |
25223 | and implicit cases. Avoid taking this path for -march=all by | |
25224 | checking for contradictory v7-A / v7-M features. */ | |
25225 | if (arch == 10 | |
25226 | && !ARM_CPU_HAS_FEATURE (flags, arm_ext_v7a) | |
25227 | && ARM_CPU_HAS_FEATURE (flags, arm_ext_v7m) | |
25228 | && ARM_CPU_HAS_FEATURE (flags, arm_ext_v6_dsp)) | |
25229 | arch = 13; | |
25230 | ||
ee065d83 PB |
25231 | /* Tag_CPU_name. */ |
25232 | if (selected_cpu_name[0]) | |
25233 | { | |
91d6fa6a | 25234 | char *q; |
ee065d83 | 25235 | |
91d6fa6a NC |
25236 | q = selected_cpu_name; |
25237 | if (strncmp (q, "armv", 4) == 0) | |
ee065d83 PB |
25238 | { |
25239 | int i; | |
5f4273c7 | 25240 | |
91d6fa6a NC |
25241 | q += 4; |
25242 | for (i = 0; q[i]; i++) | |
25243 | q[i] = TOUPPER (q[i]); | |
ee065d83 | 25244 | } |
91d6fa6a | 25245 | aeabi_set_attribute_string (Tag_CPU_name, q); |
ee065d83 | 25246 | } |
62f3b8c8 | 25247 | |
ee065d83 | 25248 | /* Tag_CPU_arch. */ |
ee3c0378 | 25249 | aeabi_set_attribute_int (Tag_CPU_arch, arch); |
62f3b8c8 | 25250 | |
62b3e311 PB |
25251 | /* Tag_CPU_arch_profile. */ |
25252 | if (ARM_CPU_HAS_FEATURE (flags, arm_ext_v7a)) | |
69239280 | 25253 | profile = 'A'; |
62b3e311 | 25254 | else if (ARM_CPU_HAS_FEATURE (flags, arm_ext_v7r)) |
69239280 | 25255 | profile = 'R'; |
7e806470 | 25256 | else if (ARM_CPU_HAS_FEATURE (flags, arm_ext_m)) |
69239280 MGD |
25257 | profile = 'M'; |
25258 | else | |
25259 | profile = '\0'; | |
25260 | ||
25261 | if (profile != '\0') | |
25262 | aeabi_set_attribute_int (Tag_CPU_arch_profile, profile); | |
62f3b8c8 | 25263 | |
ee065d83 | 25264 | /* Tag_ARM_ISA_use. */ |
ee3c0378 AS |
25265 | if (ARM_CPU_HAS_FEATURE (flags, arm_ext_v1) |
25266 | || arch == 0) | |
25267 | aeabi_set_attribute_int (Tag_ARM_ISA_use, 1); | |
62f3b8c8 | 25268 | |
ee065d83 | 25269 | /* Tag_THUMB_ISA_use. */ |
ee3c0378 AS |
25270 | if (ARM_CPU_HAS_FEATURE (flags, arm_ext_v4t) |
25271 | || arch == 0) | |
25272 | aeabi_set_attribute_int (Tag_THUMB_ISA_use, | |
25273 | ARM_CPU_HAS_FEATURE (flags, arm_arch_t2) ? 2 : 1); | |
62f3b8c8 | 25274 | |
ee065d83 | 25275 | /* Tag_VFP_arch. */ |
a715796b TG |
25276 | if (ARM_CPU_HAS_FEATURE (flags, fpu_vfp_ext_armv8xd)) |
25277 | aeabi_set_attribute_int (Tag_VFP_arch, | |
25278 | ARM_CPU_HAS_FEATURE (flags, fpu_vfp_ext_d32) | |
25279 | ? 7 : 8); | |
bca38921 | 25280 | else if (ARM_CPU_HAS_FEATURE (flags, fpu_vfp_ext_fma)) |
62f3b8c8 PB |
25281 | aeabi_set_attribute_int (Tag_VFP_arch, |
25282 | ARM_CPU_HAS_FEATURE (flags, fpu_vfp_ext_d32) | |
25283 | ? 5 : 6); | |
25284 | else if (ARM_CPU_HAS_FEATURE (flags, fpu_vfp_ext_d32)) | |
bca38921 MGD |
25285 | { |
25286 | fp16_optional = 1; | |
25287 | aeabi_set_attribute_int (Tag_VFP_arch, 3); | |
25288 | } | |
ada65aa3 | 25289 | else if (ARM_CPU_HAS_FEATURE (flags, fpu_vfp_ext_v3xd)) |
bca38921 MGD |
25290 | { |
25291 | aeabi_set_attribute_int (Tag_VFP_arch, 4); | |
25292 | fp16_optional = 1; | |
25293 | } | |
ee3c0378 AS |
25294 | else if (ARM_CPU_HAS_FEATURE (flags, fpu_vfp_ext_v2)) |
25295 | aeabi_set_attribute_int (Tag_VFP_arch, 2); | |
25296 | else if (ARM_CPU_HAS_FEATURE (flags, fpu_vfp_ext_v1) | |
477330fc | 25297 | || ARM_CPU_HAS_FEATURE (flags, fpu_vfp_ext_v1xd)) |
ee3c0378 | 25298 | aeabi_set_attribute_int (Tag_VFP_arch, 1); |
62f3b8c8 | 25299 | |
4547cb56 NC |
25300 | /* Tag_ABI_HardFP_use. */ |
25301 | if (ARM_CPU_HAS_FEATURE (flags, fpu_vfp_ext_v1xd) | |
25302 | && !ARM_CPU_HAS_FEATURE (flags, fpu_vfp_ext_v1)) | |
25303 | aeabi_set_attribute_int (Tag_ABI_HardFP_use, 1); | |
25304 | ||
ee065d83 | 25305 | /* Tag_WMMX_arch. */ |
ee3c0378 AS |
25306 | if (ARM_CPU_HAS_FEATURE (flags, arm_cext_iwmmxt2)) |
25307 | aeabi_set_attribute_int (Tag_WMMX_arch, 2); | |
25308 | else if (ARM_CPU_HAS_FEATURE (flags, arm_cext_iwmmxt)) | |
25309 | aeabi_set_attribute_int (Tag_WMMX_arch, 1); | |
62f3b8c8 | 25310 | |
ee3c0378 | 25311 | /* Tag_Advanced_SIMD_arch (formerly Tag_NEON_arch). */ |
bca38921 MGD |
25312 | if (ARM_CPU_HAS_FEATURE (flags, fpu_neon_ext_armv8)) |
25313 | aeabi_set_attribute_int (Tag_Advanced_SIMD_arch, 3); | |
25314 | else if (ARM_CPU_HAS_FEATURE (flags, fpu_neon_ext_v1)) | |
25315 | { | |
25316 | if (ARM_CPU_HAS_FEATURE (flags, fpu_neon_ext_fma)) | |
25317 | { | |
25318 | aeabi_set_attribute_int (Tag_Advanced_SIMD_arch, 2); | |
25319 | } | |
25320 | else | |
25321 | { | |
25322 | aeabi_set_attribute_int (Tag_Advanced_SIMD_arch, 1); | |
25323 | fp16_optional = 1; | |
25324 | } | |
25325 | } | |
fa94de6b | 25326 | |
ee3c0378 | 25327 | /* Tag_VFP_HP_extension (formerly Tag_NEON_FP16_arch). */ |
bca38921 | 25328 | if (ARM_CPU_HAS_FEATURE (flags, fpu_vfp_fp16) && fp16_optional) |
ee3c0378 | 25329 | aeabi_set_attribute_int (Tag_VFP_HP_extension, 1); |
4547cb56 | 25330 | |
69239280 MGD |
25331 | /* Tag_DIV_use. |
25332 | ||
25333 | We set Tag_DIV_use to two when integer divide instructions have been used | |
25334 | in ARM state, or when Thumb integer divide instructions have been used, | |
25335 | but we have no architecture profile set, nor have we any ARM instructions. | |
25336 | ||
bca38921 MGD |
25337 | For ARMv8 we set the tag to 0 as integer divide is implied by the base |
25338 | architecture. | |
25339 | ||
69239280 | 25340 | For new architectures we will have to check these tests. */ |
bca38921 MGD |
25341 | gas_assert (arch <= TAG_CPU_ARCH_V8); |
25342 | if (ARM_CPU_HAS_FEATURE (flags, arm_ext_v8)) | |
25343 | aeabi_set_attribute_int (Tag_DIV_use, 0); | |
25344 | else if (ARM_CPU_HAS_FEATURE (flags, arm_ext_adiv) | |
25345 | || (profile == '\0' | |
25346 | && ARM_CPU_HAS_FEATURE (flags, arm_ext_div) | |
25347 | && !ARM_CPU_HAS_FEATURE (arm_arch_used, arm_arch_any))) | |
eea54501 | 25348 | aeabi_set_attribute_int (Tag_DIV_use, 2); |
60e5ef9f MGD |
25349 | |
25350 | /* Tag_MP_extension_use. */ | |
25351 | if (ARM_CPU_HAS_FEATURE (flags, arm_ext_mp)) | |
25352 | aeabi_set_attribute_int (Tag_MPextension_use, 1); | |
f4c65163 MGD |
25353 | |
25354 | /* Tag Virtualization_use. */ | |
25355 | if (ARM_CPU_HAS_FEATURE (flags, arm_ext_sec)) | |
90ec0d68 MGD |
25356 | virt_sec |= 1; |
25357 | if (ARM_CPU_HAS_FEATURE (flags, arm_ext_virt)) | |
25358 | virt_sec |= 2; | |
25359 | if (virt_sec != 0) | |
25360 | aeabi_set_attribute_int (Tag_Virtualization_use, virt_sec); | |
ee065d83 PB |
25361 | } |
25362 | ||
104d59d1 | 25363 | /* Add the default contents for the .ARM.attributes section. */ |
ee065d83 PB |
25364 | void |
25365 | arm_md_end (void) | |
25366 | { | |
ee065d83 PB |
25367 | if (EF_ARM_EABI_VERSION (meabi_flags) < EF_ARM_EABI_VER4) |
25368 | return; | |
25369 | ||
25370 | aeabi_set_public_attributes (); | |
ee065d83 | 25371 | } |
8463be01 | 25372 | #endif /* OBJ_ELF */ |
ee065d83 PB |
25373 | |
25374 | ||
25375 | /* Parse a .cpu directive. */ | |
25376 | ||
25377 | static void | |
25378 | s_arm_cpu (int ignored ATTRIBUTE_UNUSED) | |
25379 | { | |
e74cfd16 | 25380 | const struct arm_cpu_option_table *opt; |
ee065d83 PB |
25381 | char *name; |
25382 | char saved_char; | |
25383 | ||
25384 | name = input_line_pointer; | |
5f4273c7 | 25385 | while (*input_line_pointer && !ISSPACE (*input_line_pointer)) |
ee065d83 PB |
25386 | input_line_pointer++; |
25387 | saved_char = *input_line_pointer; | |
25388 | *input_line_pointer = 0; | |
25389 | ||
25390 | /* Skip the first "all" entry. */ | |
25391 | for (opt = arm_cpus + 1; opt->name != NULL; opt++) | |
25392 | if (streq (opt->name, name)) | |
25393 | { | |
e74cfd16 PB |
25394 | mcpu_cpu_opt = &opt->value; |
25395 | selected_cpu = opt->value; | |
ee065d83 | 25396 | if (opt->canonical_name) |
5f4273c7 | 25397 | strcpy (selected_cpu_name, opt->canonical_name); |
ee065d83 PB |
25398 | else |
25399 | { | |
25400 | int i; | |
25401 | for (i = 0; opt->name[i]; i++) | |
25402 | selected_cpu_name[i] = TOUPPER (opt->name[i]); | |
f3bad469 | 25403 | |
ee065d83 PB |
25404 | selected_cpu_name[i] = 0; |
25405 | } | |
e74cfd16 | 25406 | ARM_MERGE_FEATURE_SETS (cpu_variant, *mcpu_cpu_opt, *mfpu_opt); |
ee065d83 PB |
25407 | *input_line_pointer = saved_char; |
25408 | demand_empty_rest_of_line (); | |
25409 | return; | |
25410 | } | |
25411 | as_bad (_("unknown cpu `%s'"), name); | |
25412 | *input_line_pointer = saved_char; | |
25413 | ignore_rest_of_line (); | |
25414 | } | |
25415 | ||
25416 | ||
25417 | /* Parse a .arch directive. */ | |
25418 | ||
25419 | static void | |
25420 | s_arm_arch (int ignored ATTRIBUTE_UNUSED) | |
25421 | { | |
e74cfd16 | 25422 | const struct arm_arch_option_table *opt; |
ee065d83 PB |
25423 | char saved_char; |
25424 | char *name; | |
25425 | ||
25426 | name = input_line_pointer; | |
5f4273c7 | 25427 | while (*input_line_pointer && !ISSPACE (*input_line_pointer)) |
ee065d83 PB |
25428 | input_line_pointer++; |
25429 | saved_char = *input_line_pointer; | |
25430 | *input_line_pointer = 0; | |
25431 | ||
25432 | /* Skip the first "all" entry. */ | |
25433 | for (opt = arm_archs + 1; opt->name != NULL; opt++) | |
25434 | if (streq (opt->name, name)) | |
25435 | { | |
e74cfd16 PB |
25436 | mcpu_cpu_opt = &opt->value; |
25437 | selected_cpu = opt->value; | |
5f4273c7 | 25438 | strcpy (selected_cpu_name, opt->name); |
e74cfd16 | 25439 | ARM_MERGE_FEATURE_SETS (cpu_variant, *mcpu_cpu_opt, *mfpu_opt); |
ee065d83 PB |
25440 | *input_line_pointer = saved_char; |
25441 | demand_empty_rest_of_line (); | |
25442 | return; | |
25443 | } | |
25444 | ||
25445 | as_bad (_("unknown architecture `%s'\n"), name); | |
25446 | *input_line_pointer = saved_char; | |
25447 | ignore_rest_of_line (); | |
25448 | } | |
25449 | ||
25450 | ||
7a1d4c38 PB |
25451 | /* Parse a .object_arch directive. */ |
25452 | ||
25453 | static void | |
25454 | s_arm_object_arch (int ignored ATTRIBUTE_UNUSED) | |
25455 | { | |
25456 | const struct arm_arch_option_table *opt; | |
25457 | char saved_char; | |
25458 | char *name; | |
25459 | ||
25460 | name = input_line_pointer; | |
5f4273c7 | 25461 | while (*input_line_pointer && !ISSPACE (*input_line_pointer)) |
7a1d4c38 PB |
25462 | input_line_pointer++; |
25463 | saved_char = *input_line_pointer; | |
25464 | *input_line_pointer = 0; | |
25465 | ||
25466 | /* Skip the first "all" entry. */ | |
25467 | for (opt = arm_archs + 1; opt->name != NULL; opt++) | |
25468 | if (streq (opt->name, name)) | |
25469 | { | |
25470 | object_arch = &opt->value; | |
25471 | *input_line_pointer = saved_char; | |
25472 | demand_empty_rest_of_line (); | |
25473 | return; | |
25474 | } | |
25475 | ||
25476 | as_bad (_("unknown architecture `%s'\n"), name); | |
25477 | *input_line_pointer = saved_char; | |
25478 | ignore_rest_of_line (); | |
25479 | } | |
25480 | ||
69133863 MGD |
25481 | /* Parse a .arch_extension directive. */ |
25482 | ||
25483 | static void | |
25484 | s_arm_arch_extension (int ignored ATTRIBUTE_UNUSED) | |
25485 | { | |
25486 | const struct arm_option_extension_value_table *opt; | |
25487 | char saved_char; | |
25488 | char *name; | |
25489 | int adding_value = 1; | |
25490 | ||
25491 | name = input_line_pointer; | |
25492 | while (*input_line_pointer && !ISSPACE (*input_line_pointer)) | |
25493 | input_line_pointer++; | |
25494 | saved_char = *input_line_pointer; | |
25495 | *input_line_pointer = 0; | |
25496 | ||
25497 | if (strlen (name) >= 2 | |
25498 | && strncmp (name, "no", 2) == 0) | |
25499 | { | |
25500 | adding_value = 0; | |
25501 | name += 2; | |
25502 | } | |
25503 | ||
25504 | for (opt = arm_extensions; opt->name != NULL; opt++) | |
25505 | if (streq (opt->name, name)) | |
25506 | { | |
25507 | if (!ARM_CPU_HAS_FEATURE (*mcpu_cpu_opt, opt->allowed_archs)) | |
25508 | { | |
25509 | as_bad (_("architectural extension `%s' is not allowed for the " | |
25510 | "current base architecture"), name); | |
25511 | break; | |
25512 | } | |
25513 | ||
25514 | if (adding_value) | |
5a70a223 JB |
25515 | ARM_MERGE_FEATURE_SETS (selected_cpu, selected_cpu, |
25516 | opt->merge_value); | |
69133863 | 25517 | else |
5a70a223 | 25518 | ARM_CLEAR_FEATURE (selected_cpu, selected_cpu, opt->clear_value); |
69133863 MGD |
25519 | |
25520 | mcpu_cpu_opt = &selected_cpu; | |
25521 | ARM_MERGE_FEATURE_SETS (cpu_variant, *mcpu_cpu_opt, *mfpu_opt); | |
25522 | *input_line_pointer = saved_char; | |
25523 | demand_empty_rest_of_line (); | |
25524 | return; | |
25525 | } | |
25526 | ||
25527 | if (opt->name == NULL) | |
e673710a | 25528 | as_bad (_("unknown architecture extension `%s'\n"), name); |
69133863 MGD |
25529 | |
25530 | *input_line_pointer = saved_char; | |
25531 | ignore_rest_of_line (); | |
25532 | } | |
25533 | ||
ee065d83 PB |
25534 | /* Parse a .fpu directive. */ |
25535 | ||
25536 | static void | |
25537 | s_arm_fpu (int ignored ATTRIBUTE_UNUSED) | |
25538 | { | |
69133863 | 25539 | const struct arm_option_fpu_value_table *opt; |
ee065d83 PB |
25540 | char saved_char; |
25541 | char *name; | |
25542 | ||
25543 | name = input_line_pointer; | |
5f4273c7 | 25544 | while (*input_line_pointer && !ISSPACE (*input_line_pointer)) |
ee065d83 PB |
25545 | input_line_pointer++; |
25546 | saved_char = *input_line_pointer; | |
25547 | *input_line_pointer = 0; | |
5f4273c7 | 25548 | |
ee065d83 PB |
25549 | for (opt = arm_fpus; opt->name != NULL; opt++) |
25550 | if (streq (opt->name, name)) | |
25551 | { | |
e74cfd16 PB |
25552 | mfpu_opt = &opt->value; |
25553 | ARM_MERGE_FEATURE_SETS (cpu_variant, *mcpu_cpu_opt, *mfpu_opt); | |
ee065d83 PB |
25554 | *input_line_pointer = saved_char; |
25555 | demand_empty_rest_of_line (); | |
25556 | return; | |
25557 | } | |
25558 | ||
25559 | as_bad (_("unknown floating point format `%s'\n"), name); | |
25560 | *input_line_pointer = saved_char; | |
25561 | ignore_rest_of_line (); | |
25562 | } | |
ee065d83 | 25563 | |
794ba86a | 25564 | /* Copy symbol information. */ |
f31fef98 | 25565 | |
794ba86a DJ |
25566 | void |
25567 | arm_copy_symbol_attributes (symbolS *dest, symbolS *src) | |
25568 | { | |
25569 | ARM_GET_FLAG (dest) = ARM_GET_FLAG (src); | |
25570 | } | |
e04befd0 | 25571 | |
f31fef98 | 25572 | #ifdef OBJ_ELF |
e04befd0 AS |
25573 | /* Given a symbolic attribute NAME, return the proper integer value. |
25574 | Returns -1 if the attribute is not known. */ | |
f31fef98 | 25575 | |
e04befd0 AS |
25576 | int |
25577 | arm_convert_symbolic_attribute (const char *name) | |
25578 | { | |
f31fef98 NC |
25579 | static const struct |
25580 | { | |
25581 | const char * name; | |
25582 | const int tag; | |
25583 | } | |
25584 | attribute_table[] = | |
25585 | { | |
25586 | /* When you modify this table you should | |
25587 | also modify the list in doc/c-arm.texi. */ | |
e04befd0 | 25588 | #define T(tag) {#tag, tag} |
f31fef98 NC |
25589 | T (Tag_CPU_raw_name), |
25590 | T (Tag_CPU_name), | |
25591 | T (Tag_CPU_arch), | |
25592 | T (Tag_CPU_arch_profile), | |
25593 | T (Tag_ARM_ISA_use), | |
25594 | T (Tag_THUMB_ISA_use), | |
75375b3e | 25595 | T (Tag_FP_arch), |
f31fef98 NC |
25596 | T (Tag_VFP_arch), |
25597 | T (Tag_WMMX_arch), | |
25598 | T (Tag_Advanced_SIMD_arch), | |
25599 | T (Tag_PCS_config), | |
25600 | T (Tag_ABI_PCS_R9_use), | |
25601 | T (Tag_ABI_PCS_RW_data), | |
25602 | T (Tag_ABI_PCS_RO_data), | |
25603 | T (Tag_ABI_PCS_GOT_use), | |
25604 | T (Tag_ABI_PCS_wchar_t), | |
25605 | T (Tag_ABI_FP_rounding), | |
25606 | T (Tag_ABI_FP_denormal), | |
25607 | T (Tag_ABI_FP_exceptions), | |
25608 | T (Tag_ABI_FP_user_exceptions), | |
25609 | T (Tag_ABI_FP_number_model), | |
75375b3e | 25610 | T (Tag_ABI_align_needed), |
f31fef98 | 25611 | T (Tag_ABI_align8_needed), |
75375b3e | 25612 | T (Tag_ABI_align_preserved), |
f31fef98 NC |
25613 | T (Tag_ABI_align8_preserved), |
25614 | T (Tag_ABI_enum_size), | |
25615 | T (Tag_ABI_HardFP_use), | |
25616 | T (Tag_ABI_VFP_args), | |
25617 | T (Tag_ABI_WMMX_args), | |
25618 | T (Tag_ABI_optimization_goals), | |
25619 | T (Tag_ABI_FP_optimization_goals), | |
25620 | T (Tag_compatibility), | |
25621 | T (Tag_CPU_unaligned_access), | |
75375b3e | 25622 | T (Tag_FP_HP_extension), |
f31fef98 NC |
25623 | T (Tag_VFP_HP_extension), |
25624 | T (Tag_ABI_FP_16bit_format), | |
cd21e546 MGD |
25625 | T (Tag_MPextension_use), |
25626 | T (Tag_DIV_use), | |
f31fef98 NC |
25627 | T (Tag_nodefaults), |
25628 | T (Tag_also_compatible_with), | |
25629 | T (Tag_conformance), | |
25630 | T (Tag_T2EE_use), | |
25631 | T (Tag_Virtualization_use), | |
cd21e546 | 25632 | /* We deliberately do not include Tag_MPextension_use_legacy. */ |
e04befd0 | 25633 | #undef T |
f31fef98 | 25634 | }; |
e04befd0 AS |
25635 | unsigned int i; |
25636 | ||
25637 | if (name == NULL) | |
25638 | return -1; | |
25639 | ||
f31fef98 | 25640 | for (i = 0; i < ARRAY_SIZE (attribute_table); i++) |
c921be7d | 25641 | if (streq (name, attribute_table[i].name)) |
e04befd0 AS |
25642 | return attribute_table[i].tag; |
25643 | ||
25644 | return -1; | |
25645 | } | |
267bf995 RR |
25646 | |
25647 | ||
25648 | /* Apply sym value for relocations only in the case that | |
25649 | they are for local symbols and you have the respective | |
25650 | architectural feature for blx and simple switches. */ | |
25651 | int | |
25652 | arm_apply_sym_value (struct fix * fixP) | |
25653 | { | |
25654 | if (fixP->fx_addsy | |
25655 | && ARM_CPU_HAS_FEATURE (selected_cpu, arm_ext_v5t) | |
34e77a92 | 25656 | && !S_FORCE_RELOC (fixP->fx_addsy, TRUE)) |
267bf995 RR |
25657 | { |
25658 | switch (fixP->fx_r_type) | |
25659 | { | |
25660 | case BFD_RELOC_ARM_PCREL_BLX: | |
25661 | case BFD_RELOC_THUMB_PCREL_BRANCH23: | |
25662 | if (ARM_IS_FUNC (fixP->fx_addsy)) | |
25663 | return 1; | |
25664 | break; | |
25665 | ||
25666 | case BFD_RELOC_ARM_PCREL_CALL: | |
25667 | case BFD_RELOC_THUMB_PCREL_BLX: | |
25668 | if (THUMB_IS_FUNC (fixP->fx_addsy)) | |
25669 | return 1; | |
25670 | break; | |
25671 | ||
25672 | default: | |
25673 | break; | |
25674 | } | |
25675 | ||
25676 | } | |
25677 | return 0; | |
25678 | } | |
f31fef98 | 25679 | #endif /* OBJ_ELF */ |