Commit | Line | Data |
---|---|---|
e23eba97 | 1 | /* tc-riscv.c -- RISC-V assembler |
2571583a | 2 | Copyright (C) 2011-2017 Free Software Foundation, Inc. |
e23eba97 NC |
3 | |
4 | Contributed by Andrew Waterman (andrew@sifive.com). | |
5 | Based on MIPS target. | |
6 | ||
7 | This file is part of GAS. | |
8 | ||
9 | GAS is free software; you can redistribute it and/or modify | |
10 | it under the terms of the GNU General Public License as published by | |
11 | the Free Software Foundation; either version 3, or (at your option) | |
12 | any later version. | |
13 | ||
14 | GAS is distributed in the hope that it will be useful, | |
15 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | GNU General Public License for more details. | |
18 | ||
19 | You should have received a copy of the GNU General Public License | |
20 | along with this program; see the file COPYING3. If not, | |
21 | see <http://www.gnu.org/licenses/>. */ | |
22 | ||
23 | #include "as.h" | |
24 | #include "config.h" | |
25 | #include "subsegs.h" | |
26 | #include "safe-ctype.h" | |
27 | ||
28 | #include "itbl-ops.h" | |
29 | #include "dwarf2dbg.h" | |
30 | #include "dw2gencfi.h" | |
1d65abb5 | 31 | #include "struc-symbol.h" |
e23eba97 NC |
32 | |
33 | #include "elf/riscv.h" | |
34 | #include "opcode/riscv.h" | |
35 | ||
36 | #include <stdint.h> | |
37 | ||
38 | /* Information about an instruction, including its format, operands | |
39 | and fixups. */ | |
40 | struct riscv_cl_insn | |
41 | { | |
42 | /* The opcode's entry in riscv_opcodes. */ | |
43 | const struct riscv_opcode *insn_mo; | |
44 | ||
45 | /* The encoded instruction bits. */ | |
46 | insn_t insn_opcode; | |
47 | ||
48 | /* The frag that contains the instruction. */ | |
49 | struct frag *frag; | |
50 | ||
51 | /* The offset into FRAG of the first instruction byte. */ | |
52 | long where; | |
53 | ||
54 | /* The relocs associated with the instruction, if any. */ | |
55 | fixS *fixp; | |
56 | }; | |
57 | ||
58 | #ifndef DEFAULT_ARCH | |
59 | #define DEFAULT_ARCH "riscv64" | |
60 | #endif | |
61 | ||
62 | static const char default_arch[] = DEFAULT_ARCH; | |
63 | ||
2922d21d AW |
64 | static unsigned xlen = 0; /* width of an x-register */ |
65 | static unsigned abi_xlen = 0; /* width of a pointer in the ABI */ | |
e23eba97 | 66 | |
2922d21d | 67 | #define LOAD_ADDRESS_INSN (abi_xlen == 64 ? "ld" : "lw") |
e23eba97 NC |
68 | #define ADD32_INSN (xlen == 64 ? "addiw" : "addi") |
69 | ||
70 | static unsigned elf_flags = 0; | |
71 | ||
72 | /* This is the set of options which the .option pseudo-op may modify. */ | |
73 | ||
74 | struct riscv_set_options | |
75 | { | |
76 | int pic; /* Generate position-independent code. */ | |
77 | int rvc; /* Generate RVC code. */ | |
45f76423 | 78 | int relax; /* Emit relocs the linker is allowed to relax. */ |
e23eba97 NC |
79 | }; |
80 | ||
81 | static struct riscv_set_options riscv_opts = | |
82 | { | |
83 | 0, /* pic */ | |
84 | 0, /* rvc */ | |
45f76423 | 85 | 1, /* relax */ |
e23eba97 NC |
86 | }; |
87 | ||
88 | static void | |
89 | riscv_set_rvc (bfd_boolean rvc_value) | |
90 | { | |
91 | if (rvc_value) | |
92 | elf_flags |= EF_RISCV_RVC; | |
93 | ||
94 | riscv_opts.rvc = rvc_value; | |
95 | } | |
96 | ||
97 | struct riscv_subset | |
98 | { | |
99 | const char *name; | |
100 | ||
101 | struct riscv_subset *next; | |
102 | }; | |
103 | ||
104 | static struct riscv_subset *riscv_subsets; | |
105 | ||
106 | static bfd_boolean | |
107 | riscv_subset_supports (const char *feature) | |
108 | { | |
109 | struct riscv_subset *s; | |
110 | char *p; | |
111 | unsigned xlen_required = strtoul (feature, &p, 10); | |
112 | ||
113 | if (xlen_required && xlen != xlen_required) | |
114 | return FALSE; | |
115 | ||
116 | for (s = riscv_subsets; s != NULL; s = s->next) | |
117 | if (strcasecmp (s->name, p) == 0) | |
118 | return TRUE; | |
119 | ||
120 | return FALSE; | |
121 | } | |
122 | ||
fecb9c46 PD |
123 | static void |
124 | riscv_clear_subsets (void) | |
125 | { | |
126 | while (riscv_subsets != NULL) | |
127 | { | |
128 | struct riscv_subset *next = riscv_subsets->next; | |
c41cf6fd | 129 | free ((void *) riscv_subsets->name); |
fecb9c46 PD |
130 | free (riscv_subsets); |
131 | riscv_subsets = next; | |
132 | } | |
133 | } | |
134 | ||
e23eba97 NC |
135 | static void |
136 | riscv_add_subset (const char *subset) | |
137 | { | |
138 | struct riscv_subset *s = xmalloc (sizeof *s); | |
139 | ||
140 | s->name = xstrdup (subset); | |
141 | s->next = riscv_subsets; | |
142 | riscv_subsets = s; | |
143 | } | |
144 | ||
2922d21d | 145 | /* Set which ISA and extensions are available. */ |
e23eba97 | 146 | |
e23eba97 | 147 | static void |
2922d21d | 148 | riscv_set_arch (const char *s) |
e23eba97 | 149 | { |
a8086704 AW |
150 | const char *all_subsets = "imafdqc"; |
151 | char *extension = NULL; | |
2922d21d | 152 | const char *p = s; |
e23eba97 | 153 | |
fecb9c46 PD |
154 | riscv_clear_subsets(); |
155 | ||
2922d21d | 156 | if (strncmp (p, "rv32", 4) == 0) |
e23eba97 NC |
157 | { |
158 | xlen = 32; | |
159 | p += 4; | |
160 | } | |
2922d21d | 161 | else if (strncmp (p, "rv64", 4) == 0) |
e23eba97 NC |
162 | { |
163 | xlen = 64; | |
164 | p += 4; | |
165 | } | |
2922d21d AW |
166 | else |
167 | as_fatal ("-march=%s: ISA string must begin with rv32 or rv64", s); | |
e23eba97 | 168 | |
2922d21d | 169 | switch (*p) |
e23eba97 | 170 | { |
2922d21d | 171 | case 'i': |
e23eba97 NC |
172 | break; |
173 | ||
2922d21d | 174 | case 'g': |
e23eba97 | 175 | p++; |
a8086704 | 176 | for ( ; *all_subsets != 'q'; all_subsets++) |
e23eba97 | 177 | { |
2922d21d | 178 | const char subset[] = {*all_subsets, '\0'}; |
e23eba97 NC |
179 | riscv_add_subset (subset); |
180 | } | |
181 | break; | |
182 | ||
183 | default: | |
2922d21d | 184 | as_fatal ("-march=%s: first ISA subset must be `i' or `g'", s); |
e23eba97 NC |
185 | } |
186 | ||
187 | while (*p) | |
188 | { | |
2922d21d | 189 | if (*p == 'x') |
e23eba97 | 190 | { |
a8086704 AW |
191 | char *subset = xstrdup (p); |
192 | char *q = subset; | |
e23eba97 NC |
193 | |
194 | while (*++q != '\0' && *q != '_') | |
195 | ; | |
196 | *q = '\0'; | |
197 | ||
198 | if (extension) | |
2922d21d AW |
199 | as_fatal ("-march=%s: only one non-standard extension is supported" |
200 | " (found `%s' and `%s')", s, extension, subset); | |
e23eba97 NC |
201 | extension = subset; |
202 | riscv_add_subset (subset); | |
203 | p += strlen (subset); | |
e23eba97 NC |
204 | } |
205 | else if (*p == '_') | |
206 | p++; | |
207 | else if ((all_subsets = strchr (all_subsets, *p)) != NULL) | |
208 | { | |
209 | const char subset[] = {*p, 0}; | |
210 | riscv_add_subset (subset); | |
e23eba97 NC |
211 | all_subsets++; |
212 | p++; | |
213 | } | |
214 | else | |
2922d21d | 215 | as_fatal ("-march=%s: unsupported ISA subset `%c'", s, *p); |
e23eba97 | 216 | } |
a8086704 AW |
217 | |
218 | free (extension); | |
e23eba97 NC |
219 | } |
220 | ||
221 | /* Handle of the OPCODE hash table. */ | |
222 | static struct hash_control *op_hash = NULL; | |
223 | ||
224 | /* This array holds the chars that always start a comment. If the | |
225 | pre-processor is disabled, these aren't very useful */ | |
226 | const char comment_chars[] = "#"; | |
227 | ||
228 | /* This array holds the chars that only start a comment at the beginning of | |
229 | a line. If the line seems to have the form '# 123 filename' | |
230 | .line and .file directives will appear in the pre-processed output */ | |
231 | /* Note that input_file.c hand checks for '#' at the beginning of the | |
232 | first line of the input file. This is because the compiler outputs | |
233 | #NO_APP at the beginning of its output. */ | |
234 | /* Also note that C style comments are always supported. */ | |
235 | const char line_comment_chars[] = "#"; | |
236 | ||
237 | /* This array holds machine specific line separator characters. */ | |
238 | const char line_separator_chars[] = ";"; | |
239 | ||
240 | /* Chars that can be used to separate mant from exp in floating point nums */ | |
241 | const char EXP_CHARS[] = "eE"; | |
242 | ||
243 | /* Chars that mean this number is a floating point constant */ | |
244 | /* As in 0f12.456 */ | |
245 | /* or 0d1.2345e12 */ | |
246 | const char FLT_CHARS[] = "rRsSfFdDxXpP"; | |
247 | ||
248 | /* Macros for encoding relaxation state for RVC branches and far jumps. */ | |
249 | #define RELAX_BRANCH_ENCODE(uncond, rvc, length) \ | |
250 | ((relax_substateT) \ | |
251 | (0xc0000000 \ | |
252 | | ((uncond) ? 1 : 0) \ | |
253 | | ((rvc) ? 2 : 0) \ | |
254 | | ((length) << 2))) | |
255 | #define RELAX_BRANCH_P(i) (((i) & 0xf0000000) == 0xc0000000) | |
256 | #define RELAX_BRANCH_LENGTH(i) (((i) >> 2) & 0xF) | |
257 | #define RELAX_BRANCH_RVC(i) (((i) & 2) != 0) | |
258 | #define RELAX_BRANCH_UNCOND(i) (((i) & 1) != 0) | |
259 | ||
260 | /* Is the given value a sign-extended 32-bit value? */ | |
261 | #define IS_SEXT_32BIT_NUM(x) \ | |
262 | (((x) &~ (offsetT) 0x7fffffff) == 0 \ | |
263 | || (((x) &~ (offsetT) 0x7fffffff) == ~ (offsetT) 0x7fffffff)) | |
264 | ||
265 | /* Is the given value a zero-extended 32-bit value? Or a negated one? */ | |
266 | #define IS_ZEXT_32BIT_NUM(x) \ | |
267 | (((x) &~ (offsetT) 0xffffffff) == 0 \ | |
268 | || (((x) &~ (offsetT) 0xffffffff) == ~ (offsetT) 0xffffffff)) | |
269 | ||
270 | /* Change INSN's opcode so that the operand given by FIELD has value VALUE. | |
271 | INSN is a riscv_cl_insn structure and VALUE is evaluated exactly once. */ | |
272 | #define INSERT_OPERAND(FIELD, INSN, VALUE) \ | |
273 | INSERT_BITS ((INSN).insn_opcode, VALUE, OP_MASK_##FIELD, OP_SH_##FIELD) | |
274 | ||
275 | /* Determine if an instruction matches an opcode. */ | |
276 | #define OPCODE_MATCHES(OPCODE, OP) \ | |
277 | (((OPCODE) & MASK_##OP) == MATCH_##OP) | |
278 | ||
279 | static char *expr_end; | |
280 | ||
281 | /* The default target format to use. */ | |
282 | ||
283 | const char * | |
284 | riscv_target_format (void) | |
285 | { | |
286 | return xlen == 64 ? "elf64-littleriscv" : "elf32-littleriscv"; | |
287 | } | |
288 | ||
289 | /* Return the length of instruction INSN. */ | |
290 | ||
291 | static inline unsigned int | |
292 | insn_length (const struct riscv_cl_insn *insn) | |
293 | { | |
294 | return riscv_insn_length (insn->insn_opcode); | |
295 | } | |
296 | ||
297 | /* Initialise INSN from opcode entry MO. Leave its position unspecified. */ | |
298 | ||
299 | static void | |
300 | create_insn (struct riscv_cl_insn *insn, const struct riscv_opcode *mo) | |
301 | { | |
302 | insn->insn_mo = mo; | |
303 | insn->insn_opcode = mo->match; | |
304 | insn->frag = NULL; | |
305 | insn->where = 0; | |
306 | insn->fixp = NULL; | |
307 | } | |
308 | ||
309 | /* Install INSN at the location specified by its "frag" and "where" fields. */ | |
310 | ||
311 | static void | |
312 | install_insn (const struct riscv_cl_insn *insn) | |
313 | { | |
314 | char *f = insn->frag->fr_literal + insn->where; | |
315 | md_number_to_chars (f, insn->insn_opcode, insn_length (insn)); | |
316 | } | |
317 | ||
318 | /* Move INSN to offset WHERE in FRAG. Adjust the fixups accordingly | |
319 | and install the opcode in the new location. */ | |
320 | ||
321 | static void | |
322 | move_insn (struct riscv_cl_insn *insn, fragS *frag, long where) | |
323 | { | |
324 | insn->frag = frag; | |
325 | insn->where = where; | |
326 | if (insn->fixp != NULL) | |
327 | { | |
328 | insn->fixp->fx_frag = frag; | |
329 | insn->fixp->fx_where = where; | |
330 | } | |
331 | install_insn (insn); | |
332 | } | |
333 | ||
334 | /* Add INSN to the end of the output. */ | |
335 | ||
336 | static void | |
337 | add_fixed_insn (struct riscv_cl_insn *insn) | |
338 | { | |
339 | char *f = frag_more (insn_length (insn)); | |
340 | move_insn (insn, frag_now, f - frag_now->fr_literal); | |
341 | } | |
342 | ||
343 | static void | |
344 | add_relaxed_insn (struct riscv_cl_insn *insn, int max_chars, int var, | |
345 | relax_substateT subtype, symbolS *symbol, offsetT offset) | |
346 | { | |
347 | frag_grow (max_chars); | |
348 | move_insn (insn, frag_now, frag_more (0) - frag_now->fr_literal); | |
349 | frag_var (rs_machine_dependent, max_chars, var, | |
350 | subtype, symbol, offset, NULL); | |
351 | } | |
352 | ||
353 | /* Compute the length of a branch sequence, and adjust the stored length | |
354 | accordingly. If FRAGP is NULL, the worst-case length is returned. */ | |
355 | ||
356 | static unsigned | |
357 | relaxed_branch_length (fragS *fragp, asection *sec, int update) | |
358 | { | |
359 | int jump, rvc, length = 8; | |
360 | ||
361 | if (!fragp) | |
362 | return length; | |
363 | ||
364 | jump = RELAX_BRANCH_UNCOND (fragp->fr_subtype); | |
365 | rvc = RELAX_BRANCH_RVC (fragp->fr_subtype); | |
366 | length = RELAX_BRANCH_LENGTH (fragp->fr_subtype); | |
367 | ||
368 | /* Assume jumps are in range; the linker will catch any that aren't. */ | |
369 | length = jump ? 4 : 8; | |
370 | ||
371 | if (fragp->fr_symbol != NULL | |
372 | && S_IS_DEFINED (fragp->fr_symbol) | |
01156111 | 373 | && !S_IS_WEAK (fragp->fr_symbol) |
e23eba97 NC |
374 | && sec == S_GET_SEGMENT (fragp->fr_symbol)) |
375 | { | |
376 | offsetT val = S_GET_VALUE (fragp->fr_symbol) + fragp->fr_offset; | |
377 | bfd_vma rvc_range = jump ? RVC_JUMP_REACH : RVC_BRANCH_REACH; | |
378 | val -= fragp->fr_address + fragp->fr_fix; | |
379 | ||
380 | if (rvc && (bfd_vma)(val + rvc_range/2) < rvc_range) | |
381 | length = 2; | |
382 | else if ((bfd_vma)(val + RISCV_BRANCH_REACH/2) < RISCV_BRANCH_REACH) | |
383 | length = 4; | |
384 | else if (!jump && rvc) | |
385 | length = 6; | |
386 | } | |
387 | ||
388 | if (update) | |
389 | fragp->fr_subtype = RELAX_BRANCH_ENCODE (jump, rvc, length); | |
390 | ||
391 | return length; | |
392 | } | |
393 | ||
394 | struct regname | |
395 | { | |
396 | const char *name; | |
397 | unsigned int num; | |
398 | }; | |
399 | ||
400 | enum reg_class | |
401 | { | |
402 | RCLASS_GPR, | |
403 | RCLASS_FPR, | |
404 | RCLASS_CSR, | |
405 | RCLASS_MAX | |
406 | }; | |
407 | ||
408 | static struct hash_control *reg_names_hash = NULL; | |
409 | ||
410 | #define ENCODE_REG_HASH(cls, n) \ | |
411 | ((void *)(uintptr_t)((n) * RCLASS_MAX + (cls) + 1)) | |
412 | #define DECODE_REG_CLASS(hash) (((uintptr_t)(hash) - 1) % RCLASS_MAX) | |
413 | #define DECODE_REG_NUM(hash) (((uintptr_t)(hash) - 1) / RCLASS_MAX) | |
414 | ||
415 | static void | |
416 | hash_reg_name (enum reg_class class, const char *name, unsigned n) | |
417 | { | |
418 | void *hash = ENCODE_REG_HASH (class, n); | |
419 | const char *retval = hash_insert (reg_names_hash, name, hash); | |
420 | ||
421 | if (retval != NULL) | |
422 | as_fatal (_("internal error: can't hash `%s': %s"), name, retval); | |
423 | } | |
424 | ||
425 | static void | |
426 | hash_reg_names (enum reg_class class, const char * const names[], unsigned n) | |
427 | { | |
428 | unsigned i; | |
429 | ||
430 | for (i = 0; i < n; i++) | |
431 | hash_reg_name (class, names[i], i); | |
432 | } | |
433 | ||
434 | static unsigned int | |
435 | reg_lookup_internal (const char *s, enum reg_class class) | |
436 | { | |
437 | struct regname *r = (struct regname *) hash_find (reg_names_hash, s); | |
438 | ||
439 | if (r == NULL || DECODE_REG_CLASS (r) != class) | |
440 | return -1; | |
441 | return DECODE_REG_NUM (r); | |
442 | } | |
443 | ||
444 | static bfd_boolean | |
445 | reg_lookup (char **s, enum reg_class class, unsigned int *regnop) | |
446 | { | |
447 | char *e; | |
448 | char save_c; | |
449 | int reg = -1; | |
450 | ||
451 | /* Find end of name. */ | |
452 | e = *s; | |
453 | if (is_name_beginner (*e)) | |
454 | ++e; | |
455 | while (is_part_of_name (*e)) | |
456 | ++e; | |
457 | ||
458 | /* Terminate name. */ | |
459 | save_c = *e; | |
460 | *e = '\0'; | |
461 | ||
462 | /* Look for the register. Advance to next token if one was recognized. */ | |
463 | if ((reg = reg_lookup_internal (*s, class)) >= 0) | |
464 | *s = e; | |
465 | ||
466 | *e = save_c; | |
467 | if (regnop) | |
468 | *regnop = reg; | |
469 | return reg >= 0; | |
470 | } | |
471 | ||
472 | static bfd_boolean | |
473 | arg_lookup (char **s, const char *const *array, size_t size, unsigned *regnop) | |
474 | { | |
475 | const char *p = strchr (*s, ','); | |
476 | size_t i, len = p ? (size_t)(p - *s) : strlen (*s); | |
477 | ||
478 | for (i = 0; i < size; i++) | |
479 | if (array[i] != NULL && strncmp (array[i], *s, len) == 0) | |
480 | { | |
481 | *regnop = i; | |
482 | *s += len; | |
483 | return TRUE; | |
484 | } | |
485 | ||
486 | return FALSE; | |
487 | } | |
488 | ||
489 | /* For consistency checking, verify that all bits are specified either | |
490 | by the match/mask part of the instruction definition, or by the | |
491 | operand list. */ | |
492 | static bfd_boolean | |
493 | validate_riscv_insn (const struct riscv_opcode *opc) | |
494 | { | |
495 | const char *p = opc->args; | |
496 | char c; | |
497 | insn_t used_bits = opc->mask; | |
498 | int insn_width = 8 * riscv_insn_length (opc->match); | |
499 | insn_t required_bits = ~0ULL >> (64 - insn_width); | |
500 | ||
501 | if ((used_bits & opc->match) != (opc->match & required_bits)) | |
502 | { | |
503 | as_bad (_("internal: bad RISC-V opcode (mask error): %s %s"), | |
504 | opc->name, opc->args); | |
505 | return FALSE; | |
506 | } | |
507 | ||
508 | #define USE_BITS(mask,shift) (used_bits |= ((insn_t)(mask) << (shift))) | |
509 | while (*p) | |
510 | switch (c = *p++) | |
511 | { | |
512 | case 'C': /* RVC */ | |
513 | switch (c = *p++) | |
514 | { | |
1d65abb5 | 515 | case 'a': used_bits |= ENCODE_RVC_J_IMM (-1U); break; |
e23eba97 NC |
516 | case 'c': break; /* RS1, constrained to equal sp */ |
517 | case 'i': used_bits |= ENCODE_RVC_SIMM3(-1U); break; | |
1d65abb5 | 518 | case 'j': used_bits |= ENCODE_RVC_IMM (-1U); break; |
b416fe87 | 519 | case 'o': used_bits |= ENCODE_RVC_IMM (-1U); break; |
1d65abb5 AW |
520 | case 'k': used_bits |= ENCODE_RVC_LW_IMM (-1U); break; |
521 | case 'l': used_bits |= ENCODE_RVC_LD_IMM (-1U); break; | |
522 | case 'm': used_bits |= ENCODE_RVC_LWSP_IMM (-1U); break; | |
523 | case 'n': used_bits |= ENCODE_RVC_LDSP_IMM (-1U); break; | |
524 | case 'p': used_bits |= ENCODE_RVC_B_IMM (-1U); break; | |
e23eba97 NC |
525 | case 's': USE_BITS (OP_MASK_CRS1S, OP_SH_CRS1S); break; |
526 | case 't': USE_BITS (OP_MASK_CRS2S, OP_SH_CRS2S); break; | |
1d65abb5 AW |
527 | case 'u': used_bits |= ENCODE_RVC_IMM (-1U); break; |
528 | case 'v': used_bits |= ENCODE_RVC_IMM (-1U); break; | |
e23eba97 NC |
529 | case 'w': break; /* RS1S, constrained to equal RD */ |
530 | case 'x': break; /* RS2S, constrained to equal RD */ | |
1d65abb5 AW |
531 | case 'K': used_bits |= ENCODE_RVC_ADDI4SPN_IMM (-1U); break; |
532 | case 'L': used_bits |= ENCODE_RVC_ADDI16SP_IMM (-1U); break; | |
533 | case 'M': used_bits |= ENCODE_RVC_SWSP_IMM (-1U); break; | |
534 | case 'N': used_bits |= ENCODE_RVC_SDSP_IMM (-1U); break; | |
e23eba97 NC |
535 | case 'U': break; /* RS1, constrained to equal RD */ |
536 | case 'V': USE_BITS (OP_MASK_CRS2, OP_SH_CRS2); break; | |
1d65abb5 AW |
537 | case '<': used_bits |= ENCODE_RVC_IMM (-1U); break; |
538 | case '>': used_bits |= ENCODE_RVC_IMM (-1U); break; | |
e23eba97 NC |
539 | case 'T': USE_BITS (OP_MASK_CRS2, OP_SH_CRS2); break; |
540 | case 'D': USE_BITS (OP_MASK_CRS2S, OP_SH_CRS2S); break; | |
541 | default: | |
542 | as_bad (_("internal: bad RISC-V opcode (unknown operand type `C%c'): %s %s"), | |
543 | c, opc->name, opc->args); | |
544 | return FALSE; | |
545 | } | |
546 | break; | |
547 | case ',': break; | |
548 | case '(': break; | |
549 | case ')': break; | |
550 | case '<': USE_BITS (OP_MASK_SHAMTW, OP_SH_SHAMTW); break; | |
551 | case '>': USE_BITS (OP_MASK_SHAMT, OP_SH_SHAMT); break; | |
552 | case 'A': break; | |
553 | case 'D': USE_BITS (OP_MASK_RD, OP_SH_RD); break; | |
554 | case 'Z': USE_BITS (OP_MASK_RS1, OP_SH_RS1); break; | |
555 | case 'E': USE_BITS (OP_MASK_CSR, OP_SH_CSR); break; | |
556 | case 'I': break; | |
557 | case 'R': USE_BITS (OP_MASK_RS3, OP_SH_RS3); break; | |
558 | case 'S': USE_BITS (OP_MASK_RS1, OP_SH_RS1); break; | |
559 | case 'U': USE_BITS (OP_MASK_RS1, OP_SH_RS1); /* fallthru */ | |
560 | case 'T': USE_BITS (OP_MASK_RS2, OP_SH_RS2); break; | |
561 | case 'd': USE_BITS (OP_MASK_RD, OP_SH_RD); break; | |
562 | case 'm': USE_BITS (OP_MASK_RM, OP_SH_RM); break; | |
563 | case 's': USE_BITS (OP_MASK_RS1, OP_SH_RS1); break; | |
564 | case 't': USE_BITS (OP_MASK_RS2, OP_SH_RS2); break; | |
565 | case 'P': USE_BITS (OP_MASK_PRED, OP_SH_PRED); break; | |
566 | case 'Q': USE_BITS (OP_MASK_SUCC, OP_SH_SUCC); break; | |
567 | case 'o': | |
1d65abb5 AW |
568 | case 'j': used_bits |= ENCODE_ITYPE_IMM (-1U); break; |
569 | case 'a': used_bits |= ENCODE_UJTYPE_IMM (-1U); break; | |
570 | case 'p': used_bits |= ENCODE_SBTYPE_IMM (-1U); break; | |
571 | case 'q': used_bits |= ENCODE_STYPE_IMM (-1U); break; | |
572 | case 'u': used_bits |= ENCODE_UTYPE_IMM (-1U); break; | |
e23eba97 NC |
573 | case '[': break; |
574 | case ']': break; | |
575 | case '0': break; | |
576 | default: | |
577 | as_bad (_("internal: bad RISC-V opcode " | |
578 | "(unknown operand type `%c'): %s %s"), | |
579 | c, opc->name, opc->args); | |
580 | return FALSE; | |
581 | } | |
582 | #undef USE_BITS | |
583 | if (used_bits != required_bits) | |
584 | { | |
585 | as_bad (_("internal: bad RISC-V opcode (bits 0x%lx undefined): %s %s"), | |
586 | ~(unsigned long)(used_bits & required_bits), | |
587 | opc->name, opc->args); | |
588 | return FALSE; | |
589 | } | |
590 | return TRUE; | |
591 | } | |
592 | ||
593 | struct percent_op_match | |
594 | { | |
595 | const char *str; | |
596 | bfd_reloc_code_real_type reloc; | |
597 | }; | |
598 | ||
599 | /* This function is called once, at assembler startup time. It should set up | |
600 | all the tables, etc. that the MD part of the assembler will need. */ | |
601 | ||
602 | void | |
603 | md_begin (void) | |
604 | { | |
605 | int i = 0; | |
2922d21d | 606 | unsigned long mach = xlen == 64 ? bfd_mach_riscv64 : bfd_mach_riscv32; |
e23eba97 | 607 | |
2922d21d | 608 | if (! bfd_set_arch_mach (stdoutput, bfd_arch_riscv, mach)) |
e23eba97 NC |
609 | as_warn (_("Could not set architecture and machine")); |
610 | ||
611 | op_hash = hash_new (); | |
612 | ||
613 | while (riscv_opcodes[i].name) | |
614 | { | |
615 | const char *name = riscv_opcodes[i].name; | |
616 | const char *hash_error = | |
617 | hash_insert (op_hash, name, (void *) &riscv_opcodes[i]); | |
618 | ||
619 | if (hash_error) | |
620 | { | |
621 | fprintf (stderr, _("internal error: can't hash `%s': %s\n"), | |
622 | riscv_opcodes[i].name, hash_error); | |
623 | /* Probably a memory allocation problem? Give up now. */ | |
624 | as_fatal (_("Broken assembler. No assembly attempted.")); | |
625 | } | |
626 | ||
627 | do | |
628 | { | |
629 | if (riscv_opcodes[i].pinfo != INSN_MACRO) | |
630 | { | |
631 | if (!validate_riscv_insn (&riscv_opcodes[i])) | |
632 | as_fatal (_("Broken assembler. No assembly attempted.")); | |
633 | } | |
634 | ++i; | |
635 | } | |
636 | while (riscv_opcodes[i].name && !strcmp (riscv_opcodes[i].name, name)); | |
637 | } | |
638 | ||
639 | reg_names_hash = hash_new (); | |
640 | hash_reg_names (RCLASS_GPR, riscv_gpr_names_numeric, NGPR); | |
641 | hash_reg_names (RCLASS_GPR, riscv_gpr_names_abi, NGPR); | |
642 | hash_reg_names (RCLASS_FPR, riscv_fpr_names_numeric, NFPR); | |
643 | hash_reg_names (RCLASS_FPR, riscv_fpr_names_abi, NFPR); | |
644 | ||
645 | #define DECLARE_CSR(name, num) hash_reg_name (RCLASS_CSR, #name, num); | |
646 | #include "opcode/riscv-opc.h" | |
647 | #undef DECLARE_CSR | |
648 | ||
649 | /* Set the default alignment for the text section. */ | |
650 | record_alignment (text_section, riscv_opts.rvc ? 1 : 2); | |
651 | } | |
652 | ||
45f76423 AW |
653 | static insn_t |
654 | riscv_apply_const_reloc (bfd_reloc_code_real_type reloc_type, bfd_vma value) | |
655 | { | |
656 | switch (reloc_type) | |
657 | { | |
658 | case BFD_RELOC_32: | |
659 | return value; | |
660 | ||
661 | case BFD_RELOC_RISCV_HI20: | |
662 | return ENCODE_UTYPE_IMM (RISCV_CONST_HIGH_PART (value)); | |
663 | ||
664 | case BFD_RELOC_RISCV_LO12_S: | |
665 | return ENCODE_STYPE_IMM (value); | |
666 | ||
667 | case BFD_RELOC_RISCV_LO12_I: | |
668 | return ENCODE_ITYPE_IMM (value); | |
669 | ||
670 | default: | |
671 | abort (); | |
672 | } | |
673 | } | |
674 | ||
e23eba97 NC |
675 | /* Output an instruction. IP is the instruction information. |
676 | ADDRESS_EXPR is an operand of the instruction to be used with | |
677 | RELOC_TYPE. */ | |
678 | ||
679 | static void | |
680 | append_insn (struct riscv_cl_insn *ip, expressionS *address_expr, | |
681 | bfd_reloc_code_real_type reloc_type) | |
682 | { | |
683 | dwarf2_emit_insn (0); | |
684 | ||
685 | if (reloc_type != BFD_RELOC_UNUSED) | |
686 | { | |
687 | reloc_howto_type *howto; | |
688 | ||
1d65abb5 | 689 | gas_assert (address_expr); |
e23eba97 NC |
690 | if (reloc_type == BFD_RELOC_12_PCREL |
691 | || reloc_type == BFD_RELOC_RISCV_JMP) | |
692 | { | |
693 | int j = reloc_type == BFD_RELOC_RISCV_JMP; | |
694 | int best_case = riscv_insn_length (ip->insn_opcode); | |
695 | unsigned worst_case = relaxed_branch_length (NULL, NULL, 0); | |
696 | add_relaxed_insn (ip, worst_case, best_case, | |
697 | RELAX_BRANCH_ENCODE (j, best_case == 2, worst_case), | |
698 | address_expr->X_add_symbol, | |
699 | address_expr->X_add_number); | |
700 | return; | |
701 | } | |
45f76423 | 702 | else |
e23eba97 | 703 | { |
45f76423 AW |
704 | howto = bfd_reloc_type_lookup (stdoutput, reloc_type); |
705 | if (howto == NULL) | |
706 | as_bad (_("Unsupported RISC-V relocation number %d"), reloc_type); | |
e23eba97 | 707 | |
45f76423 AW |
708 | ip->fixp = fix_new_exp (ip->frag, ip->where, |
709 | bfd_get_reloc_size (howto), | |
710 | address_expr, FALSE, reloc_type); | |
e23eba97 | 711 | |
45f76423 | 712 | ip->fixp->fx_tcbit = riscv_opts.relax; |
e23eba97 | 713 | } |
e23eba97 NC |
714 | } |
715 | ||
e23eba97 NC |
716 | add_fixed_insn (ip); |
717 | install_insn (ip); | |
718 | } | |
719 | ||
720 | /* Build an instruction created by a macro expansion. This is passed | |
721 | a pointer to the count of instructions created so far, an | |
722 | expression, the name of the instruction to build, an operand format | |
723 | string, and corresponding arguments. */ | |
724 | ||
725 | static void | |
726 | macro_build (expressionS *ep, const char *name, const char *fmt, ...) | |
727 | { | |
728 | const struct riscv_opcode *mo; | |
729 | struct riscv_cl_insn insn; | |
730 | bfd_reloc_code_real_type r; | |
731 | va_list args; | |
732 | ||
733 | va_start (args, fmt); | |
734 | ||
735 | r = BFD_RELOC_UNUSED; | |
736 | mo = (struct riscv_opcode *) hash_find (op_hash, name); | |
737 | gas_assert (mo); | |
738 | ||
739 | /* Find a non-RVC variant of the instruction. append_insn will compress | |
740 | it if possible. */ | |
741 | while (riscv_insn_length (mo->match) < 4) | |
742 | mo++; | |
743 | gas_assert (strcmp (name, mo->name) == 0); | |
744 | ||
745 | create_insn (&insn, mo); | |
746 | for (;;) | |
747 | { | |
748 | switch (*fmt++) | |
749 | { | |
750 | case 'd': | |
751 | INSERT_OPERAND (RD, insn, va_arg (args, int)); | |
752 | continue; | |
753 | ||
754 | case 's': | |
755 | INSERT_OPERAND (RS1, insn, va_arg (args, int)); | |
756 | continue; | |
757 | ||
758 | case 't': | |
759 | INSERT_OPERAND (RS2, insn, va_arg (args, int)); | |
760 | continue; | |
761 | ||
762 | case '>': | |
763 | INSERT_OPERAND (SHAMT, insn, va_arg (args, int)); | |
764 | continue; | |
765 | ||
766 | case 'j': | |
767 | case 'u': | |
768 | case 'q': | |
769 | gas_assert (ep != NULL); | |
770 | r = va_arg (args, int); | |
771 | continue; | |
772 | ||
773 | case '\0': | |
774 | break; | |
775 | case ',': | |
776 | continue; | |
777 | default: | |
778 | as_fatal (_("internal error: invalid macro")); | |
779 | } | |
780 | break; | |
781 | } | |
782 | va_end (args); | |
783 | gas_assert (r == BFD_RELOC_UNUSED ? ep == NULL : ep != NULL); | |
784 | ||
785 | append_insn (&insn, ep, r); | |
786 | } | |
787 | ||
788 | /* Sign-extend 32-bit mode constants that have bit 31 set and all higher bits | |
789 | unset. */ | |
790 | static void | |
791 | normalize_constant_expr (expressionS *ex) | |
792 | { | |
793 | if (xlen > 32) | |
794 | return; | |
795 | if ((ex->X_op == O_constant || ex->X_op == O_symbol) | |
796 | && IS_ZEXT_32BIT_NUM (ex->X_add_number)) | |
797 | ex->X_add_number = (((ex->X_add_number & 0xffffffff) ^ 0x80000000) | |
798 | - 0x80000000); | |
799 | } | |
800 | ||
801 | /* Fail if an expression is not a constant. */ | |
802 | ||
803 | static void | |
804 | check_absolute_expr (struct riscv_cl_insn *ip, expressionS *ex) | |
805 | { | |
806 | if (ex->X_op == O_big) | |
807 | as_bad (_("unsupported large constant")); | |
808 | else if (ex->X_op != O_constant) | |
809 | as_bad (_("Instruction %s requires absolute expression"), | |
810 | ip->insn_mo->name); | |
811 | normalize_constant_expr (ex); | |
812 | } | |
813 | ||
814 | static symbolS * | |
815 | make_internal_label (void) | |
816 | { | |
817 | return (symbolS *) local_symbol_make (FAKE_LABEL_NAME, now_seg, | |
1d65abb5 | 818 | (valueT) frag_now_fix (), frag_now); |
e23eba97 NC |
819 | } |
820 | ||
821 | /* Load an entry from the GOT. */ | |
822 | static void | |
823 | pcrel_access (int destreg, int tempreg, expressionS *ep, | |
824 | const char *lo_insn, const char *lo_pattern, | |
825 | bfd_reloc_code_real_type hi_reloc, | |
826 | bfd_reloc_code_real_type lo_reloc) | |
827 | { | |
828 | expressionS ep2; | |
829 | ep2.X_op = O_symbol; | |
830 | ep2.X_add_symbol = make_internal_label (); | |
831 | ep2.X_add_number = 0; | |
832 | ||
833 | macro_build (ep, "auipc", "d,u", tempreg, hi_reloc); | |
834 | macro_build (&ep2, lo_insn, lo_pattern, destreg, tempreg, lo_reloc); | |
835 | } | |
836 | ||
837 | static void | |
838 | pcrel_load (int destreg, int tempreg, expressionS *ep, const char *lo_insn, | |
839 | bfd_reloc_code_real_type hi_reloc, | |
840 | bfd_reloc_code_real_type lo_reloc) | |
841 | { | |
842 | pcrel_access (destreg, tempreg, ep, lo_insn, "d,s,j", hi_reloc, lo_reloc); | |
843 | } | |
844 | ||
845 | static void | |
846 | pcrel_store (int srcreg, int tempreg, expressionS *ep, const char *lo_insn, | |
847 | bfd_reloc_code_real_type hi_reloc, | |
848 | bfd_reloc_code_real_type lo_reloc) | |
849 | { | |
850 | pcrel_access (srcreg, tempreg, ep, lo_insn, "t,s,q", hi_reloc, lo_reloc); | |
851 | } | |
852 | ||
853 | /* PC-relative function call using AUIPC/JALR, relaxed to JAL. */ | |
854 | static void | |
855 | riscv_call (int destreg, int tempreg, expressionS *ep, | |
856 | bfd_reloc_code_real_type reloc) | |
857 | { | |
858 | macro_build (ep, "auipc", "d,u", tempreg, reloc); | |
859 | macro_build (NULL, "jalr", "d,s", destreg, tempreg); | |
860 | } | |
861 | ||
862 | /* Load an integer constant into a register. */ | |
863 | ||
864 | static void | |
865 | load_const (int reg, expressionS *ep) | |
866 | { | |
867 | int shift = RISCV_IMM_BITS; | |
868 | expressionS upper = *ep, lower = *ep; | |
869 | lower.X_add_number = (int32_t) ep->X_add_number << (32-shift) >> (32-shift); | |
870 | upper.X_add_number -= lower.X_add_number; | |
871 | ||
872 | if (ep->X_op != O_constant) | |
873 | { | |
874 | as_bad (_("unsupported large constant")); | |
875 | return; | |
876 | } | |
877 | ||
1d65abb5 | 878 | if (xlen > 32 && !IS_SEXT_32BIT_NUM (ep->X_add_number)) |
e23eba97 NC |
879 | { |
880 | /* Reduce to a signed 32-bit constant using SLLI and ADDI. */ | |
881 | while (((upper.X_add_number >> shift) & 1) == 0) | |
882 | shift++; | |
883 | ||
884 | upper.X_add_number = (int64_t) upper.X_add_number >> shift; | |
1d65abb5 | 885 | load_const (reg, &upper); |
e23eba97 NC |
886 | |
887 | macro_build (NULL, "slli", "d,s,>", reg, reg, shift); | |
888 | if (lower.X_add_number != 0) | |
889 | macro_build (&lower, "addi", "d,s,j", reg, reg, BFD_RELOC_RISCV_LO12_I); | |
890 | } | |
891 | else | |
892 | { | |
893 | /* Simply emit LUI and/or ADDI to build a 32-bit signed constant. */ | |
894 | int hi_reg = 0; | |
895 | ||
896 | if (upper.X_add_number != 0) | |
897 | { | |
898 | macro_build (ep, "lui", "d,u", reg, BFD_RELOC_RISCV_HI20); | |
899 | hi_reg = reg; | |
900 | } | |
901 | ||
902 | if (lower.X_add_number != 0 || hi_reg == 0) | |
903 | macro_build (ep, ADD32_INSN, "d,s,j", reg, hi_reg, | |
904 | BFD_RELOC_RISCV_LO12_I); | |
905 | } | |
906 | } | |
907 | ||
908 | /* Expand RISC-V assembly macros into one or more instructions. */ | |
909 | static void | |
910 | macro (struct riscv_cl_insn *ip, expressionS *imm_expr, | |
911 | bfd_reloc_code_real_type *imm_reloc) | |
912 | { | |
913 | int rd = (ip->insn_opcode >> OP_SH_RD) & OP_MASK_RD; | |
914 | int rs1 = (ip->insn_opcode >> OP_SH_RS1) & OP_MASK_RS1; | |
915 | int rs2 = (ip->insn_opcode >> OP_SH_RS2) & OP_MASK_RS2; | |
916 | int mask = ip->insn_mo->mask; | |
917 | ||
918 | switch (mask) | |
919 | { | |
920 | case M_LI: | |
921 | load_const (rd, imm_expr); | |
922 | break; | |
923 | ||
924 | case M_LA: | |
925 | case M_LLA: | |
926 | /* Load the address of a symbol into a register. */ | |
927 | if (!IS_SEXT_32BIT_NUM (imm_expr->X_add_number)) | |
928 | as_bad (_("offset too large")); | |
929 | ||
930 | if (imm_expr->X_op == O_constant) | |
931 | load_const (rd, imm_expr); | |
932 | else if (riscv_opts.pic && mask == M_LA) /* Global PIC symbol */ | |
933 | pcrel_load (rd, rd, imm_expr, LOAD_ADDRESS_INSN, | |
934 | BFD_RELOC_RISCV_GOT_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
935 | else /* Local PIC symbol, or any non-PIC symbol */ | |
936 | pcrel_load (rd, rd, imm_expr, "addi", | |
937 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
938 | break; | |
939 | ||
940 | case M_LA_TLS_GD: | |
941 | pcrel_load (rd, rd, imm_expr, "addi", | |
942 | BFD_RELOC_RISCV_TLS_GD_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
943 | break; | |
944 | ||
945 | case M_LA_TLS_IE: | |
946 | pcrel_load (rd, rd, imm_expr, LOAD_ADDRESS_INSN, | |
947 | BFD_RELOC_RISCV_TLS_GOT_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
948 | break; | |
949 | ||
950 | case M_LB: | |
951 | pcrel_load (rd, rd, imm_expr, "lb", | |
952 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
953 | break; | |
954 | ||
955 | case M_LBU: | |
956 | pcrel_load (rd, rd, imm_expr, "lbu", | |
957 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
958 | break; | |
959 | ||
960 | case M_LH: | |
961 | pcrel_load (rd, rd, imm_expr, "lh", | |
962 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
963 | break; | |
964 | ||
965 | case M_LHU: | |
966 | pcrel_load (rd, rd, imm_expr, "lhu", | |
967 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
968 | break; | |
969 | ||
970 | case M_LW: | |
971 | pcrel_load (rd, rd, imm_expr, "lw", | |
972 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
973 | break; | |
974 | ||
975 | case M_LWU: | |
976 | pcrel_load (rd, rd, imm_expr, "lwu", | |
977 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
978 | break; | |
979 | ||
980 | case M_LD: | |
981 | pcrel_load (rd, rd, imm_expr, "ld", | |
982 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
983 | break; | |
984 | ||
985 | case M_FLW: | |
986 | pcrel_load (rd, rs1, imm_expr, "flw", | |
987 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
988 | break; | |
989 | ||
990 | case M_FLD: | |
991 | pcrel_load (rd, rs1, imm_expr, "fld", | |
992 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_I); | |
993 | break; | |
994 | ||
995 | case M_SB: | |
996 | pcrel_store (rs2, rs1, imm_expr, "sb", | |
997 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_S); | |
998 | break; | |
999 | ||
1000 | case M_SH: | |
1001 | pcrel_store (rs2, rs1, imm_expr, "sh", | |
1002 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_S); | |
1003 | break; | |
1004 | ||
1005 | case M_SW: | |
1006 | pcrel_store (rs2, rs1, imm_expr, "sw", | |
1007 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_S); | |
1008 | break; | |
1009 | ||
1010 | case M_SD: | |
1011 | pcrel_store (rs2, rs1, imm_expr, "sd", | |
1012 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_S); | |
1013 | break; | |
1014 | ||
1015 | case M_FSW: | |
1016 | pcrel_store (rs2, rs1, imm_expr, "fsw", | |
1017 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_S); | |
1018 | break; | |
1019 | ||
1020 | case M_FSD: | |
1021 | pcrel_store (rs2, rs1, imm_expr, "fsd", | |
1022 | BFD_RELOC_RISCV_PCREL_HI20, BFD_RELOC_RISCV_PCREL_LO12_S); | |
1023 | break; | |
1024 | ||
1025 | case M_CALL: | |
1026 | riscv_call (rd, rs1, imm_expr, *imm_reloc); | |
1027 | break; | |
1028 | ||
1029 | default: | |
1030 | as_bad (_("Macro %s not implemented"), ip->insn_mo->name); | |
1031 | break; | |
1032 | } | |
1033 | } | |
1034 | ||
1035 | static const struct percent_op_match percent_op_utype[] = | |
1036 | { | |
1037 | {"%tprel_hi", BFD_RELOC_RISCV_TPREL_HI20}, | |
1038 | {"%pcrel_hi", BFD_RELOC_RISCV_PCREL_HI20}, | |
1039 | {"%tls_ie_pcrel_hi", BFD_RELOC_RISCV_TLS_GOT_HI20}, | |
1040 | {"%tls_gd_pcrel_hi", BFD_RELOC_RISCV_TLS_GD_HI20}, | |
1041 | {"%hi", BFD_RELOC_RISCV_HI20}, | |
1042 | {0, 0} | |
1043 | }; | |
1044 | ||
1045 | static const struct percent_op_match percent_op_itype[] = | |
1046 | { | |
1047 | {"%lo", BFD_RELOC_RISCV_LO12_I}, | |
1048 | {"%tprel_lo", BFD_RELOC_RISCV_TPREL_LO12_I}, | |
1049 | {"%pcrel_lo", BFD_RELOC_RISCV_PCREL_LO12_I}, | |
1050 | {0, 0} | |
1051 | }; | |
1052 | ||
1053 | static const struct percent_op_match percent_op_stype[] = | |
1054 | { | |
1055 | {"%lo", BFD_RELOC_RISCV_LO12_S}, | |
1056 | {"%tprel_lo", BFD_RELOC_RISCV_TPREL_LO12_S}, | |
1057 | {"%pcrel_lo", BFD_RELOC_RISCV_PCREL_LO12_S}, | |
1058 | {0, 0} | |
1059 | }; | |
1060 | ||
1061 | static const struct percent_op_match percent_op_rtype[] = | |
1062 | { | |
1063 | {"%tprel_add", BFD_RELOC_RISCV_TPREL_ADD}, | |
1064 | {0, 0} | |
1065 | }; | |
1066 | ||
1067 | /* Return true if *STR points to a relocation operator. When returning true, | |
1068 | move *STR over the operator and store its relocation code in *RELOC. | |
1069 | Leave both *STR and *RELOC alone when returning false. */ | |
1070 | ||
1071 | static bfd_boolean | |
1072 | parse_relocation (char **str, bfd_reloc_code_real_type *reloc, | |
1073 | const struct percent_op_match *percent_op) | |
1074 | { | |
1075 | for ( ; percent_op->str; percent_op++) | |
1076 | if (strncasecmp (*str, percent_op->str, strlen (percent_op->str)) == 0) | |
1077 | { | |
1078 | int len = strlen (percent_op->str); | |
1079 | ||
1080 | if (!ISSPACE ((*str)[len]) && (*str)[len] != '(') | |
1081 | continue; | |
1082 | ||
1083 | *str += strlen (percent_op->str); | |
1084 | *reloc = percent_op->reloc; | |
1085 | ||
1086 | /* Check whether the output BFD supports this relocation. | |
1087 | If not, issue an error and fall back on something safe. */ | |
45f76423 AW |
1088 | if (*reloc != BFD_RELOC_UNUSED |
1089 | && !bfd_reloc_type_lookup (stdoutput, *reloc)) | |
e23eba97 NC |
1090 | { |
1091 | as_bad ("relocation %s isn't supported by the current ABI", | |
1092 | percent_op->str); | |
1093 | *reloc = BFD_RELOC_UNUSED; | |
1094 | } | |
1095 | return TRUE; | |
1096 | } | |
1097 | return FALSE; | |
1098 | } | |
1099 | ||
1100 | static void | |
1101 | my_getExpression (expressionS *ep, char *str) | |
1102 | { | |
1103 | char *save_in; | |
1104 | ||
1105 | save_in = input_line_pointer; | |
1106 | input_line_pointer = str; | |
1107 | expression (ep); | |
1108 | expr_end = input_line_pointer; | |
1109 | input_line_pointer = save_in; | |
1110 | } | |
1111 | ||
1112 | /* Parse string STR as a 16-bit relocatable operand. Store the | |
1113 | expression in *EP and the relocation, if any, in RELOC. | |
1114 | Return the number of relocation operators used (0 or 1). | |
1115 | ||
1116 | On exit, EXPR_END points to the first character after the expression. */ | |
1117 | ||
1118 | static size_t | |
1119 | my_getSmallExpression (expressionS *ep, bfd_reloc_code_real_type *reloc, | |
1120 | char *str, const struct percent_op_match *percent_op) | |
1121 | { | |
1122 | size_t reloc_index; | |
1123 | unsigned crux_depth, str_depth, regno; | |
1124 | char *crux; | |
1125 | ||
1126 | /* First, check for integer registers. */ | |
1127 | if (reg_lookup (&str, RCLASS_GPR, ®no)) | |
1128 | { | |
1129 | ep->X_op = O_register; | |
1130 | ep->X_add_number = regno; | |
1131 | return 0; | |
1132 | } | |
1133 | ||
1134 | /* Search for the start of the main expression. | |
1135 | End the loop with CRUX pointing to the start | |
1136 | of the main expression and with CRUX_DEPTH containing the number | |
1137 | of open brackets at that point. */ | |
1138 | reloc_index = -1; | |
1139 | str_depth = 0; | |
1140 | do | |
1141 | { | |
1142 | reloc_index++; | |
1143 | crux = str; | |
1144 | crux_depth = str_depth; | |
1145 | ||
1146 | /* Skip over whitespace and brackets, keeping count of the number | |
1147 | of brackets. */ | |
1148 | while (*str == ' ' || *str == '\t' || *str == '(') | |
1149 | if (*str++ == '(') | |
1150 | str_depth++; | |
1151 | } | |
1152 | while (*str == '%' | |
1153 | && reloc_index < 1 | |
1154 | && parse_relocation (&str, reloc, percent_op)); | |
1155 | ||
1156 | my_getExpression (ep, crux); | |
1157 | str = expr_end; | |
1158 | ||
1159 | /* Match every open bracket. */ | |
1160 | while (crux_depth > 0 && (*str == ')' || *str == ' ' || *str == '\t')) | |
1161 | if (*str++ == ')') | |
1162 | crux_depth--; | |
1163 | ||
1164 | if (crux_depth > 0) | |
1165 | as_bad ("unclosed '('"); | |
1166 | ||
1167 | expr_end = str; | |
1168 | ||
1169 | return reloc_index; | |
1170 | } | |
1171 | ||
1172 | /* This routine assembles an instruction into its binary format. As a | |
1173 | side effect, it sets the global variable imm_reloc to the type of | |
1174 | relocation to do if one of the operands is an address expression. */ | |
1175 | ||
1176 | static const char * | |
1177 | riscv_ip (char *str, struct riscv_cl_insn *ip, expressionS *imm_expr, | |
1178 | bfd_reloc_code_real_type *imm_reloc) | |
1179 | { | |
1180 | char *s; | |
1181 | const char *args; | |
1182 | char c = 0; | |
1183 | struct riscv_opcode *insn; | |
1184 | char *argsStart; | |
1185 | unsigned int regno; | |
1186 | char save_c = 0; | |
1187 | int argnum; | |
1188 | const struct percent_op_match *p; | |
1189 | const char *error = "unrecognized opcode"; | |
1190 | ||
1191 | /* Parse the name of the instruction. Terminate the string if whitespace | |
1192 | is found so that hash_find only sees the name part of the string. */ | |
1193 | for (s = str; *s != '\0'; ++s) | |
1194 | if (ISSPACE (*s)) | |
1195 | { | |
1196 | save_c = *s; | |
1197 | *s++ = '\0'; | |
1198 | break; | |
1199 | } | |
1200 | ||
1201 | insn = (struct riscv_opcode *) hash_find (op_hash, str); | |
1202 | ||
1203 | argsStart = s; | |
1204 | for ( ; insn && insn->name && strcmp (insn->name, str) == 0; insn++) | |
1205 | { | |
1206 | if (!riscv_subset_supports (insn->subset)) | |
1207 | continue; | |
1208 | ||
1209 | create_insn (ip, insn); | |
1210 | argnum = 1; | |
1211 | ||
1212 | imm_expr->X_op = O_absent; | |
1213 | *imm_reloc = BFD_RELOC_UNUSED; | |
1214 | p = percent_op_itype; | |
1215 | ||
1216 | for (args = insn->args;; ++args) | |
1217 | { | |
1218 | s += strspn (s, " \t"); | |
1219 | switch (*args) | |
1220 | { | |
1221 | case '\0': /* End of args. */ | |
1222 | if (insn->pinfo != INSN_MACRO) | |
1223 | { | |
1224 | if (!insn->match_func (insn, ip->insn_opcode)) | |
1225 | break; | |
1226 | if (riscv_insn_length (insn->match) == 2 && !riscv_opts.rvc) | |
1227 | break; | |
1228 | } | |
1229 | if (*s != '\0') | |
1230 | break; | |
1231 | /* Successful assembly. */ | |
1232 | error = NULL; | |
1233 | goto out; | |
1234 | ||
1235 | case 'C': /* RVC */ | |
1236 | switch (*++args) | |
1237 | { | |
1238 | case 's': /* RS1 x8-x15 */ | |
1239 | if (!reg_lookup (&s, RCLASS_GPR, ®no) | |
1240 | || !(regno >= 8 && regno <= 15)) | |
1241 | break; | |
1242 | INSERT_OPERAND (CRS1S, *ip, regno % 8); | |
1243 | continue; | |
1244 | case 'w': /* RS1 x8-x15, constrained to equal RD x8-x15. */ | |
1245 | if (!reg_lookup (&s, RCLASS_GPR, ®no) | |
1246 | || EXTRACT_OPERAND (CRS1S, ip->insn_opcode) + 8 != regno) | |
1247 | break; | |
1248 | continue; | |
1249 | case 't': /* RS2 x8-x15 */ | |
1250 | if (!reg_lookup (&s, RCLASS_GPR, ®no) | |
1251 | || !(regno >= 8 && regno <= 15)) | |
1252 | break; | |
1253 | INSERT_OPERAND (CRS2S, *ip, regno % 8); | |
1254 | continue; | |
1255 | case 'x': /* RS2 x8-x15, constrained to equal RD x8-x15. */ | |
1256 | if (!reg_lookup (&s, RCLASS_GPR, ®no) | |
1257 | || EXTRACT_OPERAND (CRS2S, ip->insn_opcode) + 8 != regno) | |
1258 | break; | |
1259 | continue; | |
1260 | case 'U': /* RS1, constrained to equal RD. */ | |
1261 | if (!reg_lookup (&s, RCLASS_GPR, ®no) | |
1262 | || EXTRACT_OPERAND (RD, ip->insn_opcode) != regno) | |
1263 | break; | |
1264 | continue; | |
1265 | case 'V': /* RS2 */ | |
1266 | if (!reg_lookup (&s, RCLASS_GPR, ®no)) | |
1267 | break; | |
1268 | INSERT_OPERAND (CRS2, *ip, regno); | |
1269 | continue; | |
1270 | case 'c': /* RS1, constrained to equal sp. */ | |
1271 | if (!reg_lookup (&s, RCLASS_GPR, ®no) | |
1272 | || regno != X_SP) | |
1273 | break; | |
1274 | continue; | |
1275 | case '>': | |
1276 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1277 | || imm_expr->X_op != O_constant | |
1278 | || imm_expr->X_add_number <= 0 | |
1279 | || imm_expr->X_add_number >= 64) | |
1280 | break; | |
1281 | ip->insn_opcode |= ENCODE_RVC_IMM (imm_expr->X_add_number); | |
1282 | rvc_imm_done: | |
1283 | s = expr_end; | |
1284 | imm_expr->X_op = O_absent; | |
1285 | continue; | |
1286 | case '<': | |
1287 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1288 | || imm_expr->X_op != O_constant | |
1289 | || !VALID_RVC_IMM (imm_expr->X_add_number) | |
1290 | || imm_expr->X_add_number <= 0 | |
1291 | || imm_expr->X_add_number >= 32) | |
1292 | break; | |
1293 | ip->insn_opcode |= ENCODE_RVC_IMM (imm_expr->X_add_number); | |
1294 | goto rvc_imm_done; | |
1295 | case 'i': | |
1296 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1297 | || imm_expr->X_op != O_constant | |
1298 | || imm_expr->X_add_number == 0 | |
1299 | || !VALID_RVC_SIMM3 (imm_expr->X_add_number)) | |
1300 | break; | |
1301 | ip->insn_opcode |= ENCODE_RVC_SIMM3 (imm_expr->X_add_number); | |
1302 | goto rvc_imm_done; | |
1303 | case 'j': | |
1304 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1305 | || imm_expr->X_op != O_constant | |
1306 | || imm_expr->X_add_number == 0 | |
1307 | || !VALID_RVC_IMM (imm_expr->X_add_number)) | |
1308 | break; | |
1309 | ip->insn_opcode |= ENCODE_RVC_IMM (imm_expr->X_add_number); | |
1310 | goto rvc_imm_done; | |
1311 | case 'k': | |
1312 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1313 | || imm_expr->X_op != O_constant | |
1314 | || !VALID_RVC_LW_IMM (imm_expr->X_add_number)) | |
1315 | break; | |
1316 | ip->insn_opcode |= ENCODE_RVC_LW_IMM (imm_expr->X_add_number); | |
1317 | goto rvc_imm_done; | |
1318 | case 'l': | |
1319 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1320 | || imm_expr->X_op != O_constant | |
1321 | || !VALID_RVC_LD_IMM (imm_expr->X_add_number)) | |
1322 | break; | |
1323 | ip->insn_opcode |= ENCODE_RVC_LD_IMM (imm_expr->X_add_number); | |
1324 | goto rvc_imm_done; | |
1325 | case 'm': | |
1326 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1327 | || imm_expr->X_op != O_constant | |
1328 | || !VALID_RVC_LWSP_IMM (imm_expr->X_add_number)) | |
1329 | break; | |
1330 | ip->insn_opcode |= | |
1331 | ENCODE_RVC_LWSP_IMM (imm_expr->X_add_number); | |
1332 | goto rvc_imm_done; | |
1333 | case 'n': | |
1334 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1335 | || imm_expr->X_op != O_constant | |
1336 | || !VALID_RVC_LDSP_IMM (imm_expr->X_add_number)) | |
1337 | break; | |
1338 | ip->insn_opcode |= | |
1339 | ENCODE_RVC_LDSP_IMM (imm_expr->X_add_number); | |
1340 | goto rvc_imm_done; | |
b416fe87 KC |
1341 | case 'o': |
1342 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1343 | || imm_expr->X_op != O_constant | |
1344 | || !VALID_RVC_IMM (imm_expr->X_add_number)) | |
1345 | break; | |
1346 | ip->insn_opcode |= ENCODE_RVC_IMM (imm_expr->X_add_number); | |
1347 | goto rvc_imm_done; | |
e23eba97 NC |
1348 | case 'K': |
1349 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1350 | || imm_expr->X_op != O_constant | |
1351 | || !VALID_RVC_ADDI4SPN_IMM (imm_expr->X_add_number) | |
1352 | || imm_expr->X_add_number == 0) | |
1353 | break; | |
1354 | ip->insn_opcode |= | |
1355 | ENCODE_RVC_ADDI4SPN_IMM (imm_expr->X_add_number); | |
1356 | goto rvc_imm_done; | |
1357 | case 'L': | |
1358 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1359 | || imm_expr->X_op != O_constant | |
1360 | || !VALID_RVC_ADDI16SP_IMM (imm_expr->X_add_number) | |
1361 | || imm_expr->X_add_number == 0) | |
1362 | break; | |
1363 | ip->insn_opcode |= | |
1364 | ENCODE_RVC_ADDI16SP_IMM (imm_expr->X_add_number); | |
1365 | goto rvc_imm_done; | |
1366 | case 'M': | |
1367 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1368 | || imm_expr->X_op != O_constant | |
1369 | || !VALID_RVC_SWSP_IMM (imm_expr->X_add_number)) | |
1370 | break; | |
1371 | ip->insn_opcode |= | |
1372 | ENCODE_RVC_SWSP_IMM (imm_expr->X_add_number); | |
1373 | goto rvc_imm_done; | |
1374 | case 'N': | |
1375 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1376 | || imm_expr->X_op != O_constant | |
1377 | || !VALID_RVC_SDSP_IMM (imm_expr->X_add_number)) | |
1378 | break; | |
1379 | ip->insn_opcode |= | |
1380 | ENCODE_RVC_SDSP_IMM (imm_expr->X_add_number); | |
1381 | goto rvc_imm_done; | |
1382 | case 'u': | |
1383 | p = percent_op_utype; | |
1384 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p)) | |
1385 | break; | |
1386 | rvc_lui: | |
1387 | if (imm_expr->X_op != O_constant | |
1388 | || imm_expr->X_add_number <= 0 | |
1389 | || imm_expr->X_add_number >= RISCV_BIGIMM_REACH | |
1390 | || (imm_expr->X_add_number >= RISCV_RVC_IMM_REACH / 2 | |
1391 | && (imm_expr->X_add_number < | |
1392 | RISCV_BIGIMM_REACH - RISCV_RVC_IMM_REACH / 2))) | |
1393 | break; | |
1394 | ip->insn_opcode |= ENCODE_RVC_IMM (imm_expr->X_add_number); | |
1395 | goto rvc_imm_done; | |
1396 | case 'v': | |
1397 | if (my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1398 | || (imm_expr->X_add_number & (RISCV_IMM_REACH - 1)) | |
1399 | || ((int32_t)imm_expr->X_add_number | |
1400 | != imm_expr->X_add_number)) | |
1401 | break; | |
1402 | imm_expr->X_add_number = | |
1403 | ((uint32_t) imm_expr->X_add_number) >> RISCV_IMM_BITS; | |
1404 | goto rvc_lui; | |
1405 | case 'p': | |
1406 | goto branch; | |
1407 | case 'a': | |
1408 | goto jump; | |
1409 | case 'D': /* Floating-point RS2 x8-x15. */ | |
1410 | if (!reg_lookup (&s, RCLASS_FPR, ®no) | |
1411 | || !(regno >= 8 && regno <= 15)) | |
1412 | break; | |
1413 | INSERT_OPERAND (CRS2S, *ip, regno % 8); | |
1414 | continue; | |
1415 | case 'T': /* Floating-point RS2. */ | |
1416 | if (!reg_lookup (&s, RCLASS_FPR, ®no)) | |
1417 | break; | |
1418 | INSERT_OPERAND (CRS2, *ip, regno); | |
1419 | continue; | |
1420 | default: | |
1421 | as_bad (_("bad RVC field specifier 'C%c'\n"), *args); | |
1422 | } | |
1423 | break; | |
1424 | ||
1425 | case ',': | |
1426 | ++argnum; | |
1427 | if (*s++ == *args) | |
1428 | continue; | |
1429 | s--; | |
1430 | break; | |
1431 | ||
1432 | case '(': | |
1433 | case ')': | |
1434 | case '[': | |
1435 | case ']': | |
1436 | if (*s++ == *args) | |
1437 | continue; | |
1438 | break; | |
1439 | ||
1440 | case '<': /* Shift amount, 0 - 31. */ | |
1441 | my_getExpression (imm_expr, s); | |
1442 | check_absolute_expr (ip, imm_expr); | |
1443 | if ((unsigned long) imm_expr->X_add_number > 31) | |
94f78a77 AW |
1444 | as_bad (_("Improper shift amount (%lu)"), |
1445 | (unsigned long) imm_expr->X_add_number); | |
e23eba97 NC |
1446 | INSERT_OPERAND (SHAMTW, *ip, imm_expr->X_add_number); |
1447 | imm_expr->X_op = O_absent; | |
1448 | s = expr_end; | |
1449 | continue; | |
1450 | ||
1451 | case '>': /* Shift amount, 0 - (XLEN-1). */ | |
1452 | my_getExpression (imm_expr, s); | |
1453 | check_absolute_expr (ip, imm_expr); | |
1454 | if ((unsigned long) imm_expr->X_add_number >= xlen) | |
94f78a77 AW |
1455 | as_bad (_("Improper shift amount (%lu)"), |
1456 | (unsigned long) imm_expr->X_add_number); | |
e23eba97 NC |
1457 | INSERT_OPERAND (SHAMT, *ip, imm_expr->X_add_number); |
1458 | imm_expr->X_op = O_absent; | |
1459 | s = expr_end; | |
1460 | continue; | |
1461 | ||
1462 | case 'Z': /* CSRRxI immediate. */ | |
1463 | my_getExpression (imm_expr, s); | |
1464 | check_absolute_expr (ip, imm_expr); | |
1465 | if ((unsigned long) imm_expr->X_add_number > 31) | |
94f78a77 AW |
1466 | as_bad (_("Improper CSRxI immediate (%lu)"), |
1467 | (unsigned long) imm_expr->X_add_number); | |
e23eba97 NC |
1468 | INSERT_OPERAND (RS1, *ip, imm_expr->X_add_number); |
1469 | imm_expr->X_op = O_absent; | |
1470 | s = expr_end; | |
1471 | continue; | |
1472 | ||
1473 | case 'E': /* Control register. */ | |
1474 | if (reg_lookup (&s, RCLASS_CSR, ®no)) | |
1475 | INSERT_OPERAND (CSR, *ip, regno); | |
1476 | else | |
1477 | { | |
1478 | my_getExpression (imm_expr, s); | |
1479 | check_absolute_expr (ip, imm_expr); | |
1480 | if ((unsigned long) imm_expr->X_add_number > 0xfff) | |
94f78a77 AW |
1481 | as_bad (_("Improper CSR address (%lu)"), |
1482 | (unsigned long) imm_expr->X_add_number); | |
e23eba97 NC |
1483 | INSERT_OPERAND (CSR, *ip, imm_expr->X_add_number); |
1484 | imm_expr->X_op = O_absent; | |
1485 | s = expr_end; | |
1486 | } | |
1487 | continue; | |
1488 | ||
1489 | case 'm': /* Rounding mode. */ | |
1490 | if (arg_lookup (&s, riscv_rm, ARRAY_SIZE (riscv_rm), ®no)) | |
1491 | { | |
1492 | INSERT_OPERAND (RM, *ip, regno); | |
1493 | continue; | |
1494 | } | |
1495 | break; | |
1496 | ||
1497 | case 'P': | |
1498 | case 'Q': /* Fence predecessor/successor. */ | |
1499 | if (arg_lookup (&s, riscv_pred_succ, ARRAY_SIZE (riscv_pred_succ), | |
1500 | ®no)) | |
1501 | { | |
1502 | if (*args == 'P') | |
1503 | INSERT_OPERAND (PRED, *ip, regno); | |
1504 | else | |
1505 | INSERT_OPERAND (SUCC, *ip, regno); | |
1506 | continue; | |
1507 | } | |
1508 | break; | |
1509 | ||
1510 | case 'd': /* Destination register. */ | |
1511 | case 's': /* Source register. */ | |
1512 | case 't': /* Target register. */ | |
1513 | if (reg_lookup (&s, RCLASS_GPR, ®no)) | |
1514 | { | |
1515 | c = *args; | |
1516 | if (*s == ' ') | |
1517 | ++s; | |
1518 | ||
1519 | /* Now that we have assembled one operand, we use the args | |
1520 | string to figure out where it goes in the instruction. */ | |
1521 | switch (c) | |
1522 | { | |
1523 | case 's': | |
1524 | INSERT_OPERAND (RS1, *ip, regno); | |
1525 | break; | |
1526 | case 'd': | |
1527 | INSERT_OPERAND (RD, *ip, regno); | |
1528 | break; | |
1529 | case 't': | |
1530 | INSERT_OPERAND (RS2, *ip, regno); | |
1531 | break; | |
1532 | } | |
1533 | continue; | |
1534 | } | |
1535 | break; | |
1536 | ||
1537 | case 'D': /* Floating point rd. */ | |
1538 | case 'S': /* Floating point rs1. */ | |
1539 | case 'T': /* Floating point rs2. */ | |
1540 | case 'U': /* Floating point rs1 and rs2. */ | |
1541 | case 'R': /* Floating point rs3. */ | |
1542 | if (reg_lookup (&s, RCLASS_FPR, ®no)) | |
1543 | { | |
1544 | c = *args; | |
1545 | if (*s == ' ') | |
1546 | ++s; | |
1547 | switch (c) | |
1548 | { | |
1549 | case 'D': | |
1550 | INSERT_OPERAND (RD, *ip, regno); | |
1551 | break; | |
1552 | case 'S': | |
1553 | INSERT_OPERAND (RS1, *ip, regno); | |
1554 | break; | |
1555 | case 'U': | |
1556 | INSERT_OPERAND (RS1, *ip, regno); | |
1557 | /* fallthru */ | |
1558 | case 'T': | |
1559 | INSERT_OPERAND (RS2, *ip, regno); | |
1560 | break; | |
1561 | case 'R': | |
1562 | INSERT_OPERAND (RS3, *ip, regno); | |
1563 | break; | |
1564 | } | |
1565 | continue; | |
1566 | } | |
1567 | ||
1568 | break; | |
1569 | ||
1570 | case 'I': | |
1571 | my_getExpression (imm_expr, s); | |
1572 | if (imm_expr->X_op != O_big | |
1573 | && imm_expr->X_op != O_constant) | |
1574 | break; | |
1575 | normalize_constant_expr (imm_expr); | |
1576 | s = expr_end; | |
1577 | continue; | |
1578 | ||
1579 | case 'A': | |
1580 | my_getExpression (imm_expr, s); | |
1581 | normalize_constant_expr (imm_expr); | |
1582 | /* The 'A' format specifier must be a symbol. */ | |
1583 | if (imm_expr->X_op != O_symbol) | |
1584 | break; | |
1585 | *imm_reloc = BFD_RELOC_32; | |
1586 | s = expr_end; | |
1587 | continue; | |
1588 | ||
1589 | case 'j': /* Sign-extended immediate. */ | |
1590 | *imm_reloc = BFD_RELOC_RISCV_LO12_I; | |
1591 | p = percent_op_itype; | |
1592 | goto alu_op; | |
1593 | case 'q': /* Store displacement. */ | |
1594 | p = percent_op_stype; | |
1595 | *imm_reloc = BFD_RELOC_RISCV_LO12_S; | |
1596 | goto load_store; | |
1597 | case 'o': /* Load displacement. */ | |
1598 | p = percent_op_itype; | |
1599 | *imm_reloc = BFD_RELOC_RISCV_LO12_I; | |
1600 | goto load_store; | |
1601 | case '0': /* AMO "displacement," which must be zero. */ | |
1602 | p = percent_op_rtype; | |
1603 | *imm_reloc = BFD_RELOC_UNUSED; | |
1604 | load_store: | |
1605 | /* Check whether there is only a single bracketed expression | |
1606 | left. If so, it must be the base register and the | |
1607 | constant must be zero. */ | |
1608 | imm_expr->X_op = O_constant; | |
1609 | imm_expr->X_add_number = 0; | |
1610 | if (*s == '(' && strchr (s + 1, '(') == 0) | |
1611 | continue; | |
1612 | alu_op: | |
1613 | /* If this value won't fit into a 16 bit offset, then go | |
1614 | find a macro that will generate the 32 bit offset | |
1615 | code pattern. */ | |
1616 | if (!my_getSmallExpression (imm_expr, imm_reloc, s, p)) | |
1617 | { | |
1618 | normalize_constant_expr (imm_expr); | |
1619 | if (imm_expr->X_op != O_constant | |
1620 | || (*args == '0' && imm_expr->X_add_number != 0) | |
1621 | || imm_expr->X_add_number >= (signed)RISCV_IMM_REACH/2 | |
1622 | || imm_expr->X_add_number < -(signed)RISCV_IMM_REACH/2) | |
1623 | break; | |
1624 | } | |
1625 | ||
1626 | s = expr_end; | |
1627 | continue; | |
1628 | ||
1629 | case 'p': /* PC-relative offset. */ | |
1630 | branch: | |
1631 | *imm_reloc = BFD_RELOC_12_PCREL; | |
1632 | my_getExpression (imm_expr, s); | |
1633 | s = expr_end; | |
1634 | continue; | |
1635 | ||
1636 | case 'u': /* Upper 20 bits. */ | |
1637 | p = percent_op_utype; | |
1638 | if (!my_getSmallExpression (imm_expr, imm_reloc, s, p) | |
1639 | && imm_expr->X_op == O_constant) | |
1640 | { | |
1641 | if (imm_expr->X_add_number < 0 | |
1642 | || imm_expr->X_add_number >= (signed)RISCV_BIGIMM_REACH) | |
1643 | as_bad (_("lui expression not in range 0..1048575")); | |
1644 | ||
1645 | *imm_reloc = BFD_RELOC_RISCV_HI20; | |
1646 | imm_expr->X_add_number <<= RISCV_IMM_BITS; | |
1647 | } | |
1648 | s = expr_end; | |
1649 | continue; | |
1650 | ||
1651 | case 'a': /* 20-bit PC-relative offset. */ | |
1652 | jump: | |
1653 | my_getExpression (imm_expr, s); | |
1654 | s = expr_end; | |
1655 | *imm_reloc = BFD_RELOC_RISCV_JMP; | |
1656 | continue; | |
1657 | ||
1658 | case 'c': | |
1659 | my_getExpression (imm_expr, s); | |
1660 | s = expr_end; | |
1661 | if (strcmp (s, "@plt") == 0) | |
1662 | { | |
1663 | *imm_reloc = BFD_RELOC_RISCV_CALL_PLT; | |
1664 | s += 4; | |
1665 | } | |
1666 | else | |
1667 | *imm_reloc = BFD_RELOC_RISCV_CALL; | |
1668 | continue; | |
1669 | ||
1670 | default: | |
1671 | as_fatal (_("internal error: bad argument type %c"), *args); | |
1672 | } | |
1673 | break; | |
1674 | } | |
1675 | s = argsStart; | |
1676 | error = _("illegal operands"); | |
1677 | } | |
1678 | ||
1679 | out: | |
1680 | /* Restore the character we might have clobbered above. */ | |
1681 | if (save_c) | |
1682 | *(argsStart - 1) = save_c; | |
1683 | ||
1684 | return error; | |
1685 | } | |
1686 | ||
1687 | void | |
1688 | md_assemble (char *str) | |
1689 | { | |
1690 | struct riscv_cl_insn insn; | |
1691 | expressionS imm_expr; | |
1692 | bfd_reloc_code_real_type imm_reloc = BFD_RELOC_UNUSED; | |
1693 | ||
1694 | const char *error = riscv_ip (str, &insn, &imm_expr, &imm_reloc); | |
1695 | ||
1696 | if (error) | |
1697 | { | |
1698 | as_bad ("%s `%s'", error, str); | |
1699 | return; | |
1700 | } | |
1701 | ||
1702 | if (insn.insn_mo->pinfo == INSN_MACRO) | |
1703 | macro (&insn, &imm_expr, &imm_reloc); | |
1704 | else | |
1705 | append_insn (&insn, &imm_expr, imm_reloc); | |
1706 | } | |
1707 | ||
1708 | const char * | |
1709 | md_atof (int type, char *litP, int *sizeP) | |
1710 | { | |
1711 | return ieee_md_atof (type, litP, sizeP, TARGET_BYTES_BIG_ENDIAN); | |
1712 | } | |
1713 | ||
1714 | void | |
1715 | md_number_to_chars (char *buf, valueT val, int n) | |
1716 | { | |
1717 | number_to_chars_littleendian (buf, val, n); | |
1718 | } | |
1719 | ||
1720 | const char *md_shortopts = "O::g::G:"; | |
1721 | ||
1722 | enum options | |
1723 | { | |
2922d21d | 1724 | OPTION_MARCH = OPTION_MD_BASE, |
e23eba97 NC |
1725 | OPTION_PIC, |
1726 | OPTION_NO_PIC, | |
2922d21d | 1727 | OPTION_MABI, |
e23eba97 NC |
1728 | OPTION_END_OF_ENUM |
1729 | }; | |
1730 | ||
1731 | struct option md_longopts[] = | |
1732 | { | |
e23eba97 NC |
1733 | {"march", required_argument, NULL, OPTION_MARCH}, |
1734 | {"fPIC", no_argument, NULL, OPTION_PIC}, | |
1735 | {"fpic", no_argument, NULL, OPTION_PIC}, | |
1736 | {"fno-pic", no_argument, NULL, OPTION_NO_PIC}, | |
2922d21d | 1737 | {"mabi", required_argument, NULL, OPTION_MABI}, |
e23eba97 NC |
1738 | |
1739 | {NULL, no_argument, NULL, 0} | |
1740 | }; | |
1741 | size_t md_longopts_size = sizeof (md_longopts); | |
1742 | ||
2922d21d AW |
1743 | enum float_abi { |
1744 | FLOAT_ABI_DEFAULT = -1, | |
1745 | FLOAT_ABI_SOFT, | |
1746 | FLOAT_ABI_SINGLE, | |
1747 | FLOAT_ABI_DOUBLE, | |
1748 | FLOAT_ABI_QUAD | |
e23eba97 | 1749 | }; |
2922d21d AW |
1750 | static enum float_abi float_abi = FLOAT_ABI_DEFAULT; |
1751 | ||
1752 | static void | |
1753 | riscv_set_abi (unsigned new_xlen, enum float_abi new_float_abi) | |
1754 | { | |
1755 | abi_xlen = new_xlen; | |
1756 | float_abi = new_float_abi; | |
1757 | } | |
e23eba97 NC |
1758 | |
1759 | int | |
1760 | md_parse_option (int c, const char *arg) | |
1761 | { | |
1762 | switch (c) | |
1763 | { | |
e23eba97 NC |
1764 | case OPTION_MARCH: |
1765 | riscv_set_arch (arg); | |
1766 | break; | |
1767 | ||
1768 | case OPTION_NO_PIC: | |
1769 | riscv_opts.pic = FALSE; | |
1770 | break; | |
1771 | ||
1772 | case OPTION_PIC: | |
1773 | riscv_opts.pic = TRUE; | |
1774 | break; | |
1775 | ||
2922d21d AW |
1776 | case OPTION_MABI: |
1777 | if (strcmp (arg, "ilp32") == 0) | |
1778 | riscv_set_abi (32, FLOAT_ABI_SOFT); | |
1779 | else if (strcmp (arg, "ilp32f") == 0) | |
1780 | riscv_set_abi (32, FLOAT_ABI_SINGLE); | |
1781 | else if (strcmp (arg, "ilp32d") == 0) | |
1782 | riscv_set_abi (32, FLOAT_ABI_DOUBLE); | |
1783 | else if (strcmp (arg, "ilp32q") == 0) | |
1784 | riscv_set_abi (32, FLOAT_ABI_QUAD); | |
1785 | else if (strcmp (arg, "lp64") == 0) | |
1786 | riscv_set_abi (64, FLOAT_ABI_SOFT); | |
1787 | else if (strcmp (arg, "lp64f") == 0) | |
1788 | riscv_set_abi (64, FLOAT_ABI_SINGLE); | |
1789 | else if (strcmp (arg, "lp64d") == 0) | |
1790 | riscv_set_abi (64, FLOAT_ABI_DOUBLE); | |
1791 | else if (strcmp (arg, "lp64q") == 0) | |
1792 | riscv_set_abi (64, FLOAT_ABI_QUAD); | |
1793 | else | |
1794 | return 0; | |
1795 | break; | |
1796 | ||
e23eba97 NC |
1797 | default: |
1798 | return 0; | |
1799 | } | |
1800 | ||
1801 | return 1; | |
1802 | } | |
1803 | ||
1804 | void | |
1805 | riscv_after_parse_args (void) | |
1806 | { | |
e23eba97 NC |
1807 | if (xlen == 0) |
1808 | { | |
1809 | if (strcmp (default_arch, "riscv32") == 0) | |
1810 | xlen = 32; | |
1811 | else if (strcmp (default_arch, "riscv64") == 0) | |
1812 | xlen = 64; | |
1813 | else | |
1814 | as_bad ("unknown default architecture `%s'", default_arch); | |
1815 | } | |
2922d21d AW |
1816 | |
1817 | if (riscv_subsets == NULL) | |
1818 | riscv_set_arch (xlen == 64 ? "rv64g" : "rv32g"); | |
1819 | ||
1820 | /* Add the RVC extension, regardless of -march, to support .option rvc. */ | |
fecb9c46 | 1821 | riscv_set_rvc (FALSE); |
2922d21d AW |
1822 | if (riscv_subset_supports ("c")) |
1823 | riscv_set_rvc (TRUE); | |
1824 | else | |
1825 | riscv_add_subset ("c"); | |
1826 | ||
1827 | /* Infer ABI from ISA if not specified on command line. */ | |
1828 | if (abi_xlen == 0) | |
1829 | abi_xlen = xlen; | |
1830 | else if (abi_xlen > xlen) | |
1831 | as_bad ("can't have %d-bit ABI on %d-bit ISA", abi_xlen, xlen); | |
1832 | else if (abi_xlen < xlen) | |
1833 | as_bad ("%d-bit ABI not yet supported on %d-bit ISA", abi_xlen, xlen); | |
1834 | ||
1835 | if (float_abi == FLOAT_ABI_DEFAULT) | |
1836 | { | |
1837 | struct riscv_subset *subset; | |
1838 | ||
1839 | /* Assume soft-float unless D extension is present. */ | |
1840 | float_abi = FLOAT_ABI_SOFT; | |
1841 | ||
1842 | for (subset = riscv_subsets; subset != NULL; subset = subset->next) | |
cc917fd9 KC |
1843 | { |
1844 | if (strcasecmp (subset->name, "D") == 0) | |
1845 | float_abi = FLOAT_ABI_DOUBLE; | |
1846 | if (strcasecmp (subset->name, "Q") == 0) | |
1847 | float_abi = FLOAT_ABI_QUAD; | |
1848 | } | |
2922d21d AW |
1849 | } |
1850 | ||
1851 | /* Insert float_abi into the EF_RISCV_FLOAT_ABI field of elf_flags. */ | |
1852 | elf_flags |= float_abi * (EF_RISCV_FLOAT_ABI & ~(EF_RISCV_FLOAT_ABI << 1)); | |
e23eba97 NC |
1853 | } |
1854 | ||
1855 | long | |
1856 | md_pcrel_from (fixS *fixP) | |
1857 | { | |
1858 | return fixP->fx_where + fixP->fx_frag->fr_address; | |
1859 | } | |
1860 | ||
1861 | /* Apply a fixup to the object file. */ | |
1862 | ||
1863 | void | |
1864 | md_apply_fix (fixS *fixP, valueT *valP, segT seg ATTRIBUTE_UNUSED) | |
1865 | { | |
45f76423 | 1866 | unsigned int subtype; |
e23eba97 | 1867 | bfd_byte *buf = (bfd_byte *) (fixP->fx_frag->fr_literal + fixP->fx_where); |
45f76423 | 1868 | bfd_boolean relaxable = FALSE; |
c1b465c9 | 1869 | offsetT loc; |
a6cbf936 | 1870 | segT sub_segment; |
e23eba97 NC |
1871 | |
1872 | /* Remember value for tc_gen_reloc. */ | |
1873 | fixP->fx_addnumber = *valP; | |
1874 | ||
1875 | switch (fixP->fx_r_type) | |
1876 | { | |
e23eba97 NC |
1877 | case BFD_RELOC_RISCV_HI20: |
1878 | case BFD_RELOC_RISCV_LO12_I: | |
1879 | case BFD_RELOC_RISCV_LO12_S: | |
45f76423 AW |
1880 | bfd_putl32 (riscv_apply_const_reloc (fixP->fx_r_type, *valP) |
1881 | | bfd_getl32 (buf), buf); | |
a5ec5e3f AW |
1882 | if (fixP->fx_addsy == NULL) |
1883 | fixP->fx_done = TRUE; | |
45f76423 AW |
1884 | relaxable = TRUE; |
1885 | break; | |
1886 | ||
1887 | case BFD_RELOC_RISCV_GOT_HI20: | |
1888 | case BFD_RELOC_RISCV_PCREL_HI20: | |
e23eba97 NC |
1889 | case BFD_RELOC_RISCV_ADD8: |
1890 | case BFD_RELOC_RISCV_ADD16: | |
1891 | case BFD_RELOC_RISCV_ADD32: | |
1892 | case BFD_RELOC_RISCV_ADD64: | |
45f76423 | 1893 | case BFD_RELOC_RISCV_SUB6: |
e23eba97 NC |
1894 | case BFD_RELOC_RISCV_SUB8: |
1895 | case BFD_RELOC_RISCV_SUB16: | |
1896 | case BFD_RELOC_RISCV_SUB32: | |
1897 | case BFD_RELOC_RISCV_SUB64: | |
45f76423 AW |
1898 | case BFD_RELOC_RISCV_RELAX: |
1899 | break; | |
1900 | ||
1901 | case BFD_RELOC_RISCV_TPREL_HI20: | |
1902 | case BFD_RELOC_RISCV_TPREL_LO12_I: | |
1903 | case BFD_RELOC_RISCV_TPREL_LO12_S: | |
1904 | case BFD_RELOC_RISCV_TPREL_ADD: | |
1905 | relaxable = TRUE; | |
1906 | /* Fall through. */ | |
1907 | ||
1908 | case BFD_RELOC_RISCV_TLS_GOT_HI20: | |
1909 | case BFD_RELOC_RISCV_TLS_GD_HI20: | |
1910 | case BFD_RELOC_RISCV_TLS_DTPREL32: | |
1911 | case BFD_RELOC_RISCV_TLS_DTPREL64: | |
e294484e AW |
1912 | if (fixP->fx_addsy != NULL) |
1913 | S_SET_THREAD_LOCAL (fixP->fx_addsy); | |
1914 | else | |
1915 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
1916 | _("TLS relocation against a constant")); | |
e23eba97 NC |
1917 | break; |
1918 | ||
e23eba97 | 1919 | case BFD_RELOC_32: |
a6cbf936 KLC |
1920 | /* Use pc-relative relocation for FDE initial location. |
1921 | The symbol address in .eh_frame may be adjusted in | |
1922 | _bfd_elf_discard_section_eh_frame, and the content of | |
1923 | .eh_frame will be adjusted in _bfd_elf_write_section_eh_frame. | |
1924 | Therefore, we cannot insert a relocation whose addend symbol is | |
1925 | in .eh_frame. Othrewise, the value may be adjusted twice.*/ | |
1926 | if (fixP->fx_addsy && fixP->fx_subsy | |
1927 | && (sub_segment = S_GET_SEGMENT (fixP->fx_subsy)) | |
1928 | && strcmp (sub_segment->name, ".eh_frame") == 0 | |
1929 | && S_GET_VALUE (fixP->fx_subsy) | |
1930 | == fixP->fx_frag->fr_address + fixP->fx_where) | |
1931 | { | |
1932 | fixP->fx_r_type = BFD_RELOC_RISCV_32_PCREL; | |
1933 | fixP->fx_subsy = NULL; | |
1934 | break; | |
1935 | } | |
1936 | /* Fall through. */ | |
1937 | case BFD_RELOC_64: | |
e23eba97 NC |
1938 | case BFD_RELOC_16: |
1939 | case BFD_RELOC_8: | |
45f76423 | 1940 | case BFD_RELOC_RISCV_CFA: |
e23eba97 NC |
1941 | if (fixP->fx_addsy && fixP->fx_subsy) |
1942 | { | |
1943 | fixP->fx_next = xmemdup (fixP, sizeof (*fixP), sizeof (*fixP)); | |
1944 | fixP->fx_next->fx_addsy = fixP->fx_subsy; | |
1945 | fixP->fx_next->fx_subsy = NULL; | |
1946 | fixP->fx_next->fx_offset = 0; | |
1947 | fixP->fx_subsy = NULL; | |
1948 | ||
1949 | switch (fixP->fx_r_type) | |
1950 | { | |
1951 | case BFD_RELOC_64: | |
1952 | fixP->fx_r_type = BFD_RELOC_RISCV_ADD64; | |
1953 | fixP->fx_next->fx_r_type = BFD_RELOC_RISCV_SUB64; | |
1954 | break; | |
1955 | ||
1956 | case BFD_RELOC_32: | |
1957 | fixP->fx_r_type = BFD_RELOC_RISCV_ADD32; | |
1958 | fixP->fx_next->fx_r_type = BFD_RELOC_RISCV_SUB32; | |
1959 | break; | |
1960 | ||
1961 | case BFD_RELOC_16: | |
1962 | fixP->fx_r_type = BFD_RELOC_RISCV_ADD16; | |
1963 | fixP->fx_next->fx_r_type = BFD_RELOC_RISCV_SUB16; | |
1964 | break; | |
1965 | ||
1966 | case BFD_RELOC_8: | |
1967 | fixP->fx_r_type = BFD_RELOC_RISCV_ADD8; | |
1968 | fixP->fx_next->fx_r_type = BFD_RELOC_RISCV_SUB8; | |
073808ed | 1969 | break; |
e23eba97 | 1970 | |
45f76423 AW |
1971 | case BFD_RELOC_RISCV_CFA: |
1972 | /* Load the byte to get the subtype. */ | |
c1b465c9 KLC |
1973 | subtype = bfd_get_8 (NULL, &((fragS *) (fixP->fx_frag->fr_opcode))->fr_literal[fixP->fx_where]); |
1974 | loc = fixP->fx_frag->fr_fix - (subtype & 7); | |
45f76423 AW |
1975 | switch (subtype) |
1976 | { | |
1977 | case DW_CFA_advance_loc1: | |
c1b465c9 KLC |
1978 | fixP->fx_where = loc + 1; |
1979 | fixP->fx_next->fx_where = loc + 1; | |
45f76423 AW |
1980 | fixP->fx_r_type = BFD_RELOC_RISCV_SET8; |
1981 | fixP->fx_next->fx_r_type = BFD_RELOC_RISCV_SUB8; | |
1982 | break; | |
1983 | ||
1984 | case DW_CFA_advance_loc2: | |
1985 | fixP->fx_size = 2; | |
45f76423 | 1986 | fixP->fx_next->fx_size = 2; |
c1b465c9 KLC |
1987 | fixP->fx_where = loc + 1; |
1988 | fixP->fx_next->fx_where = loc + 1; | |
45f76423 AW |
1989 | fixP->fx_r_type = BFD_RELOC_RISCV_SET16; |
1990 | fixP->fx_next->fx_r_type = BFD_RELOC_RISCV_SUB16; | |
1991 | break; | |
1992 | ||
1993 | case DW_CFA_advance_loc4: | |
1994 | fixP->fx_size = 4; | |
45f76423 | 1995 | fixP->fx_next->fx_size = 4; |
c1b465c9 KLC |
1996 | fixP->fx_where = loc; |
1997 | fixP->fx_next->fx_where = loc; | |
45f76423 AW |
1998 | fixP->fx_r_type = BFD_RELOC_RISCV_SET32; |
1999 | fixP->fx_next->fx_r_type = BFD_RELOC_RISCV_SUB32; | |
2000 | break; | |
2001 | ||
2002 | default: | |
2003 | if (subtype < 0x80 && (subtype & 0x40)) | |
2004 | { | |
2005 | /* DW_CFA_advance_loc */ | |
2aece2ba KLC |
2006 | fixP->fx_frag = (fragS *) fixP->fx_frag->fr_opcode; |
2007 | fixP->fx_next->fx_frag = fixP->fx_frag; | |
45f76423 AW |
2008 | fixP->fx_r_type = BFD_RELOC_RISCV_SET6; |
2009 | fixP->fx_next->fx_r_type = BFD_RELOC_RISCV_SUB6; | |
2010 | } | |
2011 | else | |
2012 | as_fatal (_("internal error: bad CFA value #%d"), subtype); | |
2013 | break; | |
2014 | } | |
2015 | break; | |
2016 | ||
e23eba97 NC |
2017 | default: |
2018 | /* This case is unreachable. */ | |
2019 | abort (); | |
2020 | } | |
2021 | } | |
2022 | /* Fall through. */ | |
2023 | ||
2024 | case BFD_RELOC_RVA: | |
2025 | /* If we are deleting this reloc entry, we must fill in the | |
2026 | value now. This can happen if we have a .word which is not | |
2027 | resolved when it appears but is later defined. */ | |
2028 | if (fixP->fx_addsy == NULL) | |
2029 | { | |
2030 | gas_assert (fixP->fx_size <= sizeof (valueT)); | |
2031 | md_number_to_chars ((char *) buf, *valP, fixP->fx_size); | |
2032 | fixP->fx_done = 1; | |
2033 | } | |
2034 | break; | |
2035 | ||
2036 | case BFD_RELOC_RISCV_JMP: | |
2037 | if (fixP->fx_addsy) | |
2038 | { | |
2039 | /* Fill in a tentative value to improve objdump readability. */ | |
2040 | bfd_vma target = S_GET_VALUE (fixP->fx_addsy) + *valP; | |
2041 | bfd_vma delta = target - md_pcrel_from (fixP); | |
2042 | bfd_putl32 (bfd_getl32 (buf) | ENCODE_UJTYPE_IMM (delta), buf); | |
2043 | } | |
2044 | break; | |
2045 | ||
2046 | case BFD_RELOC_12_PCREL: | |
2047 | if (fixP->fx_addsy) | |
2048 | { | |
2049 | /* Fill in a tentative value to improve objdump readability. */ | |
2050 | bfd_vma target = S_GET_VALUE (fixP->fx_addsy) + *valP; | |
2051 | bfd_vma delta = target - md_pcrel_from (fixP); | |
2052 | bfd_putl32 (bfd_getl32 (buf) | ENCODE_SBTYPE_IMM (delta), buf); | |
2053 | } | |
2054 | break; | |
2055 | ||
2056 | case BFD_RELOC_RISCV_RVC_BRANCH: | |
2057 | if (fixP->fx_addsy) | |
2058 | { | |
2059 | /* Fill in a tentative value to improve objdump readability. */ | |
2060 | bfd_vma target = S_GET_VALUE (fixP->fx_addsy) + *valP; | |
2061 | bfd_vma delta = target - md_pcrel_from (fixP); | |
2062 | bfd_putl16 (bfd_getl16 (buf) | ENCODE_RVC_B_IMM (delta), buf); | |
2063 | } | |
2064 | break; | |
2065 | ||
2066 | case BFD_RELOC_RISCV_RVC_JUMP: | |
2067 | if (fixP->fx_addsy) | |
2068 | { | |
2069 | /* Fill in a tentative value to improve objdump readability. */ | |
2070 | bfd_vma target = S_GET_VALUE (fixP->fx_addsy) + *valP; | |
2071 | bfd_vma delta = target - md_pcrel_from (fixP); | |
2072 | bfd_putl16 (bfd_getl16 (buf) | ENCODE_RVC_J_IMM (delta), buf); | |
2073 | } | |
2074 | break; | |
2075 | ||
e23eba97 NC |
2076 | case BFD_RELOC_RISCV_CALL: |
2077 | case BFD_RELOC_RISCV_CALL_PLT: | |
45f76423 AW |
2078 | relaxable = TRUE; |
2079 | break; | |
2080 | ||
2081 | case BFD_RELOC_RISCV_PCREL_LO12_S: | |
2082 | case BFD_RELOC_RISCV_PCREL_LO12_I: | |
e23eba97 NC |
2083 | case BFD_RELOC_RISCV_ALIGN: |
2084 | break; | |
2085 | ||
2086 | default: | |
2087 | /* We ignore generic BFD relocations we don't know about. */ | |
2088 | if (bfd_reloc_type_lookup (stdoutput, fixP->fx_r_type) != NULL) | |
2089 | as_fatal (_("internal error: bad relocation #%d"), fixP->fx_r_type); | |
2090 | } | |
45f76423 | 2091 | |
e294484e AW |
2092 | if (fixP->fx_subsy != NULL) |
2093 | as_bad_where (fixP->fx_file, fixP->fx_line, | |
2094 | _("unsupported symbol subtraction")); | |
2095 | ||
45f76423 AW |
2096 | /* Add an R_RISCV_RELAX reloc if the reloc is relaxable. */ |
2097 | if (relaxable && fixP->fx_tcbit && fixP->fx_addsy != NULL) | |
2098 | { | |
2099 | fixP->fx_next = xmemdup (fixP, sizeof (*fixP), sizeof (*fixP)); | |
2100 | fixP->fx_next->fx_addsy = fixP->fx_next->fx_subsy = NULL; | |
2101 | fixP->fx_next->fx_r_type = BFD_RELOC_RISCV_RELAX; | |
2102 | } | |
2103 | } | |
2104 | ||
2105 | /* Because the value of .cfi_remember_state may changed after relaxation, | |
2106 | we insert a fix to relocate it again in link-time. */ | |
2107 | ||
2108 | void | |
2109 | riscv_pre_output_hook (void) | |
2110 | { | |
2111 | const frchainS *frch; | |
2112 | const asection *s; | |
2113 | ||
2114 | for (s = stdoutput->sections; s; s = s->next) | |
2115 | for (frch = seg_info (s)->frchainP; frch; frch = frch->frch_next) | |
2116 | { | |
7cb7b948 | 2117 | fragS *frag; |
45f76423 AW |
2118 | |
2119 | for (frag = frch->frch_root; frag; frag = frag->fr_next) | |
2120 | { | |
2121 | if (frag->fr_type == rs_cfa) | |
2122 | { | |
45f76423 AW |
2123 | expressionS exp; |
2124 | ||
2125 | symbolS *add_symbol = frag->fr_symbol->sy_value.X_add_symbol; | |
2126 | symbolS *op_symbol = frag->fr_symbol->sy_value.X_op_symbol; | |
2127 | ||
2128 | exp.X_op = O_subtract; | |
2129 | exp.X_add_symbol = add_symbol; | |
2130 | exp.X_add_number = 0; | |
2131 | exp.X_op_symbol = op_symbol; | |
2132 | ||
c1b465c9 | 2133 | fix_new_exp (frag, (int) frag->fr_offset, 1, &exp, 0, |
45f76423 AW |
2134 | BFD_RELOC_RISCV_CFA); |
2135 | } | |
2136 | } | |
2137 | } | |
e23eba97 NC |
2138 | } |
2139 | ||
45f76423 | 2140 | |
e23eba97 NC |
2141 | /* This structure is used to hold a stack of .option values. */ |
2142 | ||
2143 | struct riscv_option_stack | |
2144 | { | |
2145 | struct riscv_option_stack *next; | |
2146 | struct riscv_set_options options; | |
2147 | }; | |
2148 | ||
2149 | static struct riscv_option_stack *riscv_opts_stack; | |
2150 | ||
2151 | /* Handle the .option pseudo-op. */ | |
2152 | ||
2153 | static void | |
2154 | s_riscv_option (int x ATTRIBUTE_UNUSED) | |
2155 | { | |
2156 | char *name = input_line_pointer, ch; | |
2157 | ||
2158 | while (!is_end_of_line[(unsigned char) *input_line_pointer]) | |
2159 | ++input_line_pointer; | |
2160 | ch = *input_line_pointer; | |
2161 | *input_line_pointer = '\0'; | |
2162 | ||
2163 | if (strcmp (name, "rvc") == 0) | |
2164 | riscv_set_rvc (TRUE); | |
2165 | else if (strcmp (name, "norvc") == 0) | |
2166 | riscv_set_rvc (FALSE); | |
2167 | else if (strcmp (name, "pic") == 0) | |
2168 | riscv_opts.pic = TRUE; | |
2169 | else if (strcmp (name, "nopic") == 0) | |
2170 | riscv_opts.pic = FALSE; | |
45f76423 AW |
2171 | else if (strcmp (name, "relax") == 0) |
2172 | riscv_opts.relax = TRUE; | |
2173 | else if (strcmp (name, "norelax") == 0) | |
2174 | riscv_opts.relax = FALSE; | |
e23eba97 NC |
2175 | else if (strcmp (name, "push") == 0) |
2176 | { | |
2177 | struct riscv_option_stack *s; | |
2178 | ||
2179 | s = (struct riscv_option_stack *) xmalloc (sizeof *s); | |
2180 | s->next = riscv_opts_stack; | |
2181 | s->options = riscv_opts; | |
2182 | riscv_opts_stack = s; | |
2183 | } | |
2184 | else if (strcmp (name, "pop") == 0) | |
2185 | { | |
2186 | struct riscv_option_stack *s; | |
2187 | ||
2188 | s = riscv_opts_stack; | |
2189 | if (s == NULL) | |
2190 | as_bad (_(".option pop with no .option push")); | |
2191 | else | |
2192 | { | |
2193 | riscv_opts = s->options; | |
2194 | riscv_opts_stack = s->next; | |
2195 | free (s); | |
2196 | } | |
2197 | } | |
2198 | else | |
2199 | { | |
2200 | as_warn (_("Unrecognized .option directive: %s\n"), name); | |
2201 | } | |
2202 | *input_line_pointer = ch; | |
2203 | demand_empty_rest_of_line (); | |
2204 | } | |
2205 | ||
2206 | /* Handle the .dtprelword and .dtpreldword pseudo-ops. They generate | |
2207 | a 32-bit or 64-bit DTP-relative relocation (BYTES says which) for | |
2208 | use in DWARF debug information. */ | |
2209 | ||
2210 | static void | |
2211 | s_dtprel (int bytes) | |
2212 | { | |
2213 | expressionS ex; | |
2214 | char *p; | |
2215 | ||
2216 | expression (&ex); | |
2217 | ||
2218 | if (ex.X_op != O_symbol) | |
2219 | { | |
2220 | as_bad (_("Unsupported use of %s"), (bytes == 8 | |
2221 | ? ".dtpreldword" | |
2222 | : ".dtprelword")); | |
2223 | ignore_rest_of_line (); | |
2224 | } | |
2225 | ||
2226 | p = frag_more (bytes); | |
2227 | md_number_to_chars (p, 0, bytes); | |
2228 | fix_new_exp (frag_now, p - frag_now->fr_literal, bytes, &ex, FALSE, | |
2229 | (bytes == 8 | |
2230 | ? BFD_RELOC_RISCV_TLS_DTPREL64 | |
2231 | : BFD_RELOC_RISCV_TLS_DTPREL32)); | |
2232 | ||
2233 | demand_empty_rest_of_line (); | |
2234 | } | |
2235 | ||
2236 | /* Handle the .bss pseudo-op. */ | |
2237 | ||
2238 | static void | |
2239 | s_bss (int ignore ATTRIBUTE_UNUSED) | |
2240 | { | |
2241 | subseg_set (bss_section, 0); | |
2242 | demand_empty_rest_of_line (); | |
2243 | } | |
2244 | ||
e23eba97 | 2245 | static void |
d115ab8e | 2246 | riscv_make_nops (char *buf, bfd_vma bytes) |
e23eba97 | 2247 | { |
d115ab8e | 2248 | bfd_vma i = 0; |
e23eba97 | 2249 | |
e5b737de AW |
2250 | /* RISC-V instructions cannot begin or end on odd addresses, so this case |
2251 | means we are not within a valid instruction sequence. It is thus safe | |
2252 | to use a zero byte, even though that is not a valid instruction. */ | |
2253 | if (bytes % 2 == 1) | |
2254 | buf[i++] = 0; | |
2255 | ||
2256 | /* Use at most one 2-byte NOP. */ | |
2257 | if ((bytes - i) % 4 == 2) | |
e23eba97 | 2258 | { |
e5b737de | 2259 | md_number_to_chars (buf + i, RVC_NOP, 2); |
d115ab8e | 2260 | i += 2; |
e23eba97 NC |
2261 | } |
2262 | ||
e5b737de | 2263 | /* Fill the remainder with 4-byte NOPs. */ |
d115ab8e AW |
2264 | for ( ; i < bytes; i += 4) |
2265 | md_number_to_chars (buf + i, RISCV_NOP, 4); | |
2266 | } | |
e23eba97 | 2267 | |
d115ab8e AW |
2268 | /* Called from md_do_align. Used to create an alignment frag in a |
2269 | code section by emitting a worst-case NOP sequence that the linker | |
2270 | will later relax to the correct number of NOPs. We can't compute | |
2271 | the correct alignment now because of other linker relaxations. */ | |
2272 | ||
2273 | bfd_boolean | |
2274 | riscv_frag_align_code (int n) | |
2275 | { | |
e5b737de | 2276 | bfd_vma bytes = (bfd_vma) 1 << n; |
ed0816bd PD |
2277 | bfd_vma worst_case_bytes = bytes - 2; |
2278 | char *nops = frag_more (worst_case_bytes); | |
2279 | expressionS ex; | |
d115ab8e AW |
2280 | |
2281 | /* When not relaxing, riscv_handle_align handles code alignment. */ | |
2282 | if (!riscv_opts.relax) | |
2283 | return FALSE; | |
e23eba97 | 2284 | |
ed0816bd PD |
2285 | ex.X_op = O_constant; |
2286 | ex.X_add_number = worst_case_bytes; | |
d115ab8e | 2287 | |
ed0816bd | 2288 | riscv_make_nops (nops, worst_case_bytes); |
e23eba97 | 2289 | |
ed0816bd PD |
2290 | fix_new_exp (frag_now, nops - frag_now->fr_literal, 0, |
2291 | &ex, FALSE, BFD_RELOC_RISCV_ALIGN); | |
e23eba97 | 2292 | |
d115ab8e AW |
2293 | return TRUE; |
2294 | } | |
e23eba97 | 2295 | |
d115ab8e AW |
2296 | /* Implement HANDLE_ALIGN. */ |
2297 | ||
2298 | void | |
2299 | riscv_handle_align (fragS *fragP) | |
2300 | { | |
2301 | switch (fragP->fr_type) | |
2302 | { | |
2303 | case rs_align_code: | |
2304 | /* When relaxing, riscv_frag_align_code handles code alignment. */ | |
2305 | if (!riscv_opts.relax) | |
2306 | { | |
2307 | bfd_signed_vma count = fragP->fr_next->fr_address | |
2308 | - fragP->fr_address - fragP->fr_fix; | |
2309 | ||
2310 | if (count <= 0) | |
2311 | break; | |
2312 | ||
2313 | count &= MAX_MEM_FOR_RS_ALIGN_CODE; | |
2314 | riscv_make_nops (fragP->fr_literal + fragP->fr_fix, count); | |
2315 | fragP->fr_var = count; | |
2316 | } | |
2317 | break; | |
2318 | ||
2319 | default: | |
2320 | break; | |
2321 | } | |
e23eba97 NC |
2322 | } |
2323 | ||
2324 | int | |
2325 | md_estimate_size_before_relax (fragS *fragp, asection *segtype) | |
2326 | { | |
2327 | return (fragp->fr_var = relaxed_branch_length (fragp, segtype, FALSE)); | |
2328 | } | |
2329 | ||
2330 | /* Translate internal representation of relocation info to BFD target | |
2331 | format. */ | |
2332 | ||
2333 | arelent * | |
2334 | tc_gen_reloc (asection *section ATTRIBUTE_UNUSED, fixS *fixp) | |
2335 | { | |
2336 | arelent *reloc = (arelent *) xmalloc (sizeof (arelent)); | |
2337 | ||
2338 | reloc->sym_ptr_ptr = (asymbol **) xmalloc (sizeof (asymbol *)); | |
2339 | *reloc->sym_ptr_ptr = symbol_get_bfdsym (fixp->fx_addsy); | |
2340 | reloc->address = fixp->fx_frag->fr_address + fixp->fx_where; | |
2341 | reloc->addend = fixp->fx_addnumber; | |
2342 | ||
2343 | reloc->howto = bfd_reloc_type_lookup (stdoutput, fixp->fx_r_type); | |
2344 | if (reloc->howto == NULL) | |
2345 | { | |
2346 | if ((fixp->fx_r_type == BFD_RELOC_16 || fixp->fx_r_type == BFD_RELOC_8) | |
2347 | && fixp->fx_addsy != NULL && fixp->fx_subsy != NULL) | |
2348 | { | |
2349 | /* We don't have R_RISCV_8/16, but for this special case, | |
2350 | we can use R_RISCV_ADD8/16 with R_RISCV_SUB8/16. */ | |
2351 | return reloc; | |
2352 | } | |
2353 | ||
2354 | as_bad_where (fixp->fx_file, fixp->fx_line, | |
2355 | _("cannot represent %s relocation in object file"), | |
2356 | bfd_get_reloc_code_name (fixp->fx_r_type)); | |
2357 | return NULL; | |
2358 | } | |
2359 | ||
2360 | return reloc; | |
2361 | } | |
2362 | ||
2363 | int | |
2364 | riscv_relax_frag (asection *sec, fragS *fragp, long stretch ATTRIBUTE_UNUSED) | |
2365 | { | |
2366 | if (RELAX_BRANCH_P (fragp->fr_subtype)) | |
2367 | { | |
2368 | offsetT old_var = fragp->fr_var; | |
2369 | fragp->fr_var = relaxed_branch_length (fragp, sec, TRUE); | |
2370 | return fragp->fr_var - old_var; | |
2371 | } | |
2372 | ||
2373 | return 0; | |
2374 | } | |
2375 | ||
2376 | /* Expand far branches to multi-instruction sequences. */ | |
2377 | ||
2378 | static void | |
2379 | md_convert_frag_branch (fragS *fragp) | |
2380 | { | |
2381 | bfd_byte *buf; | |
2382 | expressionS exp; | |
2383 | fixS *fixp; | |
2384 | insn_t insn; | |
2385 | int rs1, reloc; | |
2386 | ||
2387 | buf = (bfd_byte *)fragp->fr_literal + fragp->fr_fix; | |
2388 | ||
2389 | exp.X_op = O_symbol; | |
2390 | exp.X_add_symbol = fragp->fr_symbol; | |
2391 | exp.X_add_number = fragp->fr_offset; | |
2392 | ||
2393 | gas_assert (fragp->fr_var == RELAX_BRANCH_LENGTH (fragp->fr_subtype)); | |
2394 | ||
2395 | if (RELAX_BRANCH_RVC (fragp->fr_subtype)) | |
2396 | { | |
2397 | switch (RELAX_BRANCH_LENGTH (fragp->fr_subtype)) | |
2398 | { | |
2399 | case 8: | |
2400 | case 4: | |
2401 | /* Expand the RVC branch into a RISC-V one. */ | |
2402 | insn = bfd_getl16 (buf); | |
2403 | rs1 = 8 + ((insn >> OP_SH_CRS1S) & OP_MASK_CRS1S); | |
2404 | if ((insn & MASK_C_J) == MATCH_C_J) | |
2405 | insn = MATCH_JAL; | |
2406 | else if ((insn & MASK_C_JAL) == MATCH_C_JAL) | |
2407 | insn = MATCH_JAL | (X_RA << OP_SH_RD); | |
2408 | else if ((insn & MASK_C_BEQZ) == MATCH_C_BEQZ) | |
2409 | insn = MATCH_BEQ | (rs1 << OP_SH_RS1); | |
2410 | else if ((insn & MASK_C_BNEZ) == MATCH_C_BNEZ) | |
2411 | insn = MATCH_BNE | (rs1 << OP_SH_RS1); | |
2412 | else | |
2413 | abort (); | |
2414 | bfd_putl32 (insn, buf); | |
2415 | break; | |
2416 | ||
2417 | case 6: | |
2418 | /* Invert the branch condition. Branch over the jump. */ | |
2419 | insn = bfd_getl16 (buf); | |
2420 | insn ^= MATCH_C_BEQZ ^ MATCH_C_BNEZ; | |
2421 | insn |= ENCODE_RVC_B_IMM (6); | |
2422 | bfd_putl16 (insn, buf); | |
2423 | buf += 2; | |
2424 | goto jump; | |
2425 | ||
2426 | case 2: | |
2427 | /* Just keep the RVC branch. */ | |
2428 | reloc = RELAX_BRANCH_UNCOND (fragp->fr_subtype) | |
2429 | ? BFD_RELOC_RISCV_RVC_JUMP : BFD_RELOC_RISCV_RVC_BRANCH; | |
2430 | fixp = fix_new_exp (fragp, buf - (bfd_byte *)fragp->fr_literal, | |
2431 | 2, &exp, FALSE, reloc); | |
2432 | buf += 2; | |
2433 | goto done; | |
2434 | ||
2435 | default: | |
1d65abb5 | 2436 | abort (); |
e23eba97 NC |
2437 | } |
2438 | } | |
2439 | ||
2440 | switch (RELAX_BRANCH_LENGTH (fragp->fr_subtype)) | |
2441 | { | |
2442 | case 8: | |
2443 | gas_assert (!RELAX_BRANCH_UNCOND (fragp->fr_subtype)); | |
2444 | ||
2445 | /* Invert the branch condition. Branch over the jump. */ | |
2446 | insn = bfd_getl32 (buf); | |
2447 | insn ^= MATCH_BEQ ^ MATCH_BNE; | |
2448 | insn |= ENCODE_SBTYPE_IMM (8); | |
2449 | md_number_to_chars ((char *) buf, insn, 4); | |
2450 | buf += 4; | |
2451 | ||
2452 | jump: | |
2453 | /* Jump to the target. */ | |
2454 | fixp = fix_new_exp (fragp, buf - (bfd_byte *)fragp->fr_literal, | |
2455 | 4, &exp, FALSE, BFD_RELOC_RISCV_JMP); | |
2456 | md_number_to_chars ((char *) buf, MATCH_JAL, 4); | |
2457 | buf += 4; | |
2458 | break; | |
2459 | ||
2460 | case 4: | |
2461 | reloc = RELAX_BRANCH_UNCOND (fragp->fr_subtype) | |
2462 | ? BFD_RELOC_RISCV_JMP : BFD_RELOC_12_PCREL; | |
2463 | fixp = fix_new_exp (fragp, buf - (bfd_byte *)fragp->fr_literal, | |
2464 | 4, &exp, FALSE, reloc); | |
2465 | buf += 4; | |
2466 | break; | |
2467 | ||
2468 | default: | |
2469 | abort (); | |
2470 | } | |
2471 | ||
2472 | done: | |
2473 | fixp->fx_file = fragp->fr_file; | |
2474 | fixp->fx_line = fragp->fr_line; | |
2475 | ||
2476 | gas_assert (buf == (bfd_byte *)fragp->fr_literal | |
2477 | + fragp->fr_fix + fragp->fr_var); | |
2478 | ||
2479 | fragp->fr_fix += fragp->fr_var; | |
2480 | } | |
2481 | ||
2482 | /* Relax a machine dependent frag. This returns the amount by which | |
2483 | the current size of the frag should change. */ | |
2484 | ||
2485 | void | |
2486 | md_convert_frag (bfd *abfd ATTRIBUTE_UNUSED, segT asec ATTRIBUTE_UNUSED, | |
2487 | fragS *fragp) | |
2488 | { | |
2489 | gas_assert (RELAX_BRANCH_P (fragp->fr_subtype)); | |
2490 | md_convert_frag_branch (fragp); | |
2491 | } | |
2492 | ||
2493 | void | |
2494 | md_show_usage (FILE *stream) | |
2495 | { | |
2496 | fprintf (stream, _("\ | |
2497 | RISC-V options:\n\ | |
e23eba97 NC |
2498 | -fpic generate position-independent code\n\ |
2499 | -fno-pic don't generate position-independent code (default)\n\ | |
19683c04 PD |
2500 | -march=ISA set the RISC-V architecture\n\ |
2501 | -mabi=ABI set the RISC-V ABI\n\ | |
e23eba97 NC |
2502 | ")); |
2503 | } | |
2504 | ||
2505 | /* Standard calling conventions leave the CFA at SP on entry. */ | |
2506 | void | |
2507 | riscv_cfi_frame_initial_instructions (void) | |
2508 | { | |
2509 | cfi_add_CFA_def_cfa_register (X_SP); | |
2510 | } | |
2511 | ||
2512 | int | |
2513 | tc_riscv_regname_to_dw2regnum (char *regname) | |
2514 | { | |
2515 | int reg; | |
2516 | ||
2517 | if ((reg = reg_lookup_internal (regname, RCLASS_GPR)) >= 0) | |
2518 | return reg; | |
2519 | ||
2520 | if ((reg = reg_lookup_internal (regname, RCLASS_FPR)) >= 0) | |
2521 | return reg + 32; | |
2522 | ||
2523 | as_bad (_("unknown register `%s'"), regname); | |
2524 | return -1; | |
2525 | } | |
2526 | ||
2527 | void | |
2528 | riscv_elf_final_processing (void) | |
2529 | { | |
e23eba97 | 2530 | elf_elfheader (stdoutput)->e_flags |= elf_flags; |
e23eba97 NC |
2531 | } |
2532 | ||
2533 | /* Parse the .sleb128 and .uleb128 pseudos. Only allow constant expressions, | |
2534 | since these directives break relaxation when used with symbol deltas. */ | |
2535 | ||
2536 | static void | |
2537 | s_riscv_leb128 (int sign) | |
2538 | { | |
2539 | expressionS exp; | |
2540 | char *save_in = input_line_pointer; | |
2541 | ||
2542 | expression (&exp); | |
2543 | if (exp.X_op != O_constant) | |
2544 | as_bad (_("non-constant .%cleb128 is not supported"), sign ? 's' : 'u'); | |
2545 | demand_empty_rest_of_line (); | |
2546 | ||
2547 | input_line_pointer = save_in; | |
2548 | return s_leb128 (sign); | |
2549 | } | |
2550 | ||
2551 | /* Pseudo-op table. */ | |
2552 | ||
2553 | static const pseudo_typeS riscv_pseudo_table[] = | |
2554 | { | |
2555 | /* RISC-V-specific pseudo-ops. */ | |
2556 | {"option", s_riscv_option, 0}, | |
2557 | {"half", cons, 2}, | |
2558 | {"word", cons, 4}, | |
2559 | {"dword", cons, 8}, | |
2560 | {"dtprelword", s_dtprel, 4}, | |
2561 | {"dtpreldword", s_dtprel, 8}, | |
2562 | {"bss", s_bss, 0}, | |
e23eba97 NC |
2563 | {"uleb128", s_riscv_leb128, 0}, |
2564 | {"sleb128", s_riscv_leb128, 1}, | |
2565 | ||
2566 | { NULL, NULL, 0 }, | |
2567 | }; | |
2568 | ||
2569 | void | |
2570 | riscv_pop_insert (void) | |
2571 | { | |
2572 | extern void pop_insert (const pseudo_typeS *); | |
2573 | ||
2574 | pop_insert (riscv_pseudo_table); | |
2575 | } |