Commit | Line | Data |
---|---|---|
e0001a05 | 1 | /* tc-xtensa.c -- Assemble Xtensa instructions. |
6f2750fe | 2 | Copyright (C) 2003-2016 Free Software Foundation, Inc. |
e0001a05 NC |
3 | |
4 | This file is part of GAS, the GNU Assembler. | |
5 | ||
6 | GAS is free software; you can redistribute it and/or modify | |
7 | it under the terms of the GNU General Public License as published by | |
ec2655a6 | 8 | the Free Software Foundation; either version 3, or (at your option) |
e0001a05 NC |
9 | any later version. |
10 | ||
11 | GAS is distributed in the hope that it will be useful, | |
12 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | GNU General Public License for more details. | |
15 | ||
16 | You should have received a copy of the GNU General Public License | |
17 | along with GAS; see the file COPYING. If not, write to | |
4b4da160 NC |
18 | the Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston, |
19 | MA 02110-1301, USA. */ | |
e0001a05 | 20 | |
e0001a05 | 21 | #include "as.h" |
df7b86aa | 22 | #include <limits.h> |
e0001a05 NC |
23 | #include "sb.h" |
24 | #include "safe-ctype.h" | |
25 | #include "tc-xtensa.h" | |
e0001a05 NC |
26 | #include "subsegs.h" |
27 | #include "xtensa-relax.h" | |
cda2eb9e | 28 | #include "dwarf2dbg.h" |
b224e962 | 29 | #include "xtensa-istack.h" |
e0001a05 NC |
30 | #include "struc-symbol.h" |
31 | #include "xtensa-config.h" | |
32 | ||
2caa7ca0 BW |
33 | /* Provide default values for new configuration settings. */ |
34 | #ifndef XSHAL_ABI | |
35 | #define XSHAL_ABI 0 | |
36 | #endif | |
37 | ||
e0001a05 NC |
38 | #ifndef uint32 |
39 | #define uint32 unsigned int | |
40 | #endif | |
41 | #ifndef int32 | |
42 | #define int32 signed int | |
43 | #endif | |
44 | ||
45 | /* Notes: | |
46 | ||
e0001a05 NC |
47 | Naming conventions (used somewhat inconsistently): |
48 | The xtensa_ functions are exported | |
49 | The xg_ functions are internal | |
50 | ||
51 | We also have a couple of different extensibility mechanisms. | |
52 | 1) The idiom replacement: | |
53 | This is used when a line is first parsed to | |
54 | replace an instruction pattern with another instruction | |
55 | It is currently limited to replacements of instructions | |
56 | with constant operands. | |
57 | 2) The xtensa-relax.c mechanism that has stronger instruction | |
58 | replacement patterns. When an instruction's immediate field | |
59 | does not fit the next instruction sequence is attempted. | |
60 | In addition, "narrow" opcodes are supported this way. */ | |
61 | ||
62 | ||
63 | /* Define characters with special meanings to GAS. */ | |
64 | const char comment_chars[] = "#"; | |
65 | const char line_comment_chars[] = "#"; | |
66 | const char line_separator_chars[] = ";"; | |
67 | const char EXP_CHARS[] = "eE"; | |
68 | const char FLT_CHARS[] = "rRsSfFdDxXpP"; | |
69 | ||
70 | ||
43cd72b9 BW |
71 | /* Flags to indicate whether the hardware supports the density and |
72 | absolute literals options. */ | |
e0001a05 | 73 | |
e0001a05 | 74 | bfd_boolean density_supported = XCHAL_HAVE_DENSITY; |
43cd72b9 BW |
75 | bfd_boolean absolute_literals_supported = XSHAL_USE_ABSOLUTE_LITERALS; |
76 | ||
43cd72b9 BW |
77 | static vliw_insn cur_vinsn; |
78 | ||
77cba8a3 | 79 | unsigned xtensa_num_pipe_stages; |
d77b99c9 | 80 | unsigned xtensa_fetch_width = XCHAL_INST_FETCH_WIDTH; |
43cd72b9 BW |
81 | |
82 | static enum debug_info_type xt_saved_debug_type = DEBUG_NONE; | |
83 | ||
84 | /* Some functions are only valid in the front end. This variable | |
c138bc38 | 85 | allows us to assert that we haven't crossed over into the |
43cd72b9 BW |
86 | back end. */ |
87 | static bfd_boolean past_xtensa_end = FALSE; | |
e0001a05 NC |
88 | |
89 | /* Flags for properties of the last instruction in a segment. */ | |
90 | #define FLAG_IS_A0_WRITER 0x1 | |
91 | #define FLAG_IS_BAD_LOOPEND 0x2 | |
92 | ||
93 | ||
94 | /* We define a special segment names ".literal" to place literals | |
95 | into. The .fini and .init sections are special because they | |
96 | contain code that is moved together by the linker. We give them | |
97 | their own special .fini.literal and .init.literal sections. */ | |
98 | ||
99 | #define LITERAL_SECTION_NAME xtensa_section_rename (".literal") | |
43cd72b9 | 100 | #define LIT4_SECTION_NAME xtensa_section_rename (".lit4") |
e0001a05 | 101 | #define INIT_SECTION_NAME xtensa_section_rename (".init") |
74869ac7 | 102 | #define FINI_SECTION_NAME xtensa_section_rename (".fini") |
e0001a05 NC |
103 | |
104 | ||
43cd72b9 | 105 | /* This type is used for the directive_stack to keep track of the |
74869ac7 BW |
106 | state of the literal collection pools. If lit_prefix is set, it is |
107 | used to determine the literal section names; otherwise, the literal | |
108 | sections are determined based on the current text section. The | |
109 | lit_seg and lit4_seg fields cache these literal sections, with the | |
110 | current_text_seg field used a tag to indicate whether the cached | |
111 | values are valid. */ | |
e0001a05 NC |
112 | |
113 | typedef struct lit_state_struct | |
114 | { | |
74869ac7 BW |
115 | char *lit_prefix; |
116 | segT current_text_seg; | |
e0001a05 | 117 | segT lit_seg; |
43cd72b9 | 118 | segT lit4_seg; |
e0001a05 NC |
119 | } lit_state; |
120 | ||
121 | static lit_state default_lit_sections; | |
122 | ||
123 | ||
74869ac7 BW |
124 | /* We keep a list of literal segments. The seg_list type is the node |
125 | for this list. The literal_head pointer is the head of the list, | |
126 | with the literal_head_h dummy node at the start. */ | |
e0001a05 NC |
127 | |
128 | typedef struct seg_list_struct | |
129 | { | |
130 | struct seg_list_struct *next; | |
131 | segT seg; | |
132 | } seg_list; | |
133 | ||
134 | static seg_list literal_head_h; | |
135 | static seg_list *literal_head = &literal_head_h; | |
e0001a05 NC |
136 | |
137 | ||
82e7541d BW |
138 | /* Lists of symbols. We keep a list of symbols that label the current |
139 | instruction, so that we can adjust the symbols when inserting alignment | |
140 | for various instructions. We also keep a list of all the symbols on | |
141 | literals, so that we can fix up those symbols when the literals are | |
142 | later moved into the text sections. */ | |
143 | ||
144 | typedef struct sym_list_struct | |
145 | { | |
146 | struct sym_list_struct *next; | |
147 | symbolS *sym; | |
148 | } sym_list; | |
149 | ||
150 | static sym_list *insn_labels = NULL; | |
151 | static sym_list *free_insn_labels = NULL; | |
152 | static sym_list *saved_insn_labels = NULL; | |
153 | ||
154 | static sym_list *literal_syms; | |
155 | ||
156 | ||
43cd72b9 BW |
157 | /* Flags to determine whether to prefer const16 or l32r |
158 | if both options are available. */ | |
159 | int prefer_const16 = 0; | |
160 | int prefer_l32r = 0; | |
161 | ||
e0001a05 NC |
162 | /* Global flag to indicate when we are emitting literals. */ |
163 | int generating_literals = 0; | |
164 | ||
43cd72b9 BW |
165 | /* The following PROPERTY table definitions are copied from |
166 | <elf/xtensa.h> and must be kept in sync with the code there. */ | |
167 | ||
168 | /* Flags in the property tables to specify whether blocks of memory | |
169 | are literals, instructions, data, or unreachable. For | |
170 | instructions, blocks that begin loop targets and branch targets are | |
171 | designated. Blocks that do not allow density, instruction | |
172 | reordering or transformation are also specified. Finally, for | |
173 | branch targets, branch target alignment priority is included. | |
174 | Alignment of the next block is specified in the current block | |
175 | and the size of the current block does not include any fill required | |
176 | to align to the next block. */ | |
177 | ||
178 | #define XTENSA_PROP_LITERAL 0x00000001 | |
179 | #define XTENSA_PROP_INSN 0x00000002 | |
180 | #define XTENSA_PROP_DATA 0x00000004 | |
181 | #define XTENSA_PROP_UNREACHABLE 0x00000008 | |
182 | /* Instruction only properties at beginning of code. */ | |
183 | #define XTENSA_PROP_INSN_LOOP_TARGET 0x00000010 | |
184 | #define XTENSA_PROP_INSN_BRANCH_TARGET 0x00000020 | |
185 | /* Instruction only properties about code. */ | |
186 | #define XTENSA_PROP_INSN_NO_DENSITY 0x00000040 | |
187 | #define XTENSA_PROP_INSN_NO_REORDER 0x00000080 | |
99ded152 BW |
188 | /* Historically, NO_TRANSFORM was a property of instructions, |
189 | but it should apply to literals under certain circumstances. */ | |
190 | #define XTENSA_PROP_NO_TRANSFORM 0x00000100 | |
43cd72b9 BW |
191 | |
192 | /* Branch target alignment information. This transmits information | |
193 | to the linker optimization about the priority of aligning a | |
194 | particular block for branch target alignment: None, low priority, | |
195 | high priority, or required. These only need to be checked in | |
196 | instruction blocks marked as XTENSA_PROP_INSN_BRANCH_TARGET. | |
197 | Common usage is | |
198 | ||
199 | switch (GET_XTENSA_PROP_BT_ALIGN (flags)) | |
200 | case XTENSA_PROP_BT_ALIGN_NONE: | |
201 | case XTENSA_PROP_BT_ALIGN_LOW: | |
202 | case XTENSA_PROP_BT_ALIGN_HIGH: | |
203 | case XTENSA_PROP_BT_ALIGN_REQUIRE: | |
204 | */ | |
205 | #define XTENSA_PROP_BT_ALIGN_MASK 0x00000600 | |
206 | ||
207 | /* No branch target alignment. */ | |
208 | #define XTENSA_PROP_BT_ALIGN_NONE 0x0 | |
209 | /* Low priority branch target alignment. */ | |
210 | #define XTENSA_PROP_BT_ALIGN_LOW 0x1 | |
211 | /* High priority branch target alignment. */ | |
212 | #define XTENSA_PROP_BT_ALIGN_HIGH 0x2 | |
213 | /* Required branch target alignment. */ | |
214 | #define XTENSA_PROP_BT_ALIGN_REQUIRE 0x3 | |
215 | ||
216 | #define GET_XTENSA_PROP_BT_ALIGN(flag) \ | |
217 | (((unsigned) ((flag) & (XTENSA_PROP_BT_ALIGN_MASK))) >> 9) | |
218 | #define SET_XTENSA_PROP_BT_ALIGN(flag, align) \ | |
219 | (((flag) & (~XTENSA_PROP_BT_ALIGN_MASK)) | \ | |
220 | (((align) << 9) & XTENSA_PROP_BT_ALIGN_MASK)) | |
221 | ||
222 | ||
223 | /* Alignment is specified in the block BEFORE the one that needs | |
224 | alignment. Up to 5 bits. Use GET_XTENSA_PROP_ALIGNMENT(flags) to | |
225 | get the required alignment specified as a power of 2. Use | |
226 | SET_XTENSA_PROP_ALIGNMENT(flags, pow2) to set the required | |
227 | alignment. Be careful of side effects since the SET will evaluate | |
228 | flags twice. Also, note that the SIZE of a block in the property | |
229 | table does not include the alignment size, so the alignment fill | |
230 | must be calculated to determine if two blocks are contiguous. | |
231 | TEXT_ALIGN is not currently implemented but is a placeholder for a | |
232 | possible future implementation. */ | |
233 | ||
234 | #define XTENSA_PROP_ALIGN 0x00000800 | |
235 | ||
236 | #define XTENSA_PROP_ALIGNMENT_MASK 0x0001f000 | |
237 | ||
238 | #define GET_XTENSA_PROP_ALIGNMENT(flag) \ | |
239 | (((unsigned) ((flag) & (XTENSA_PROP_ALIGNMENT_MASK))) >> 12) | |
240 | #define SET_XTENSA_PROP_ALIGNMENT(flag, align) \ | |
241 | (((flag) & (~XTENSA_PROP_ALIGNMENT_MASK)) | \ | |
242 | (((align) << 12) & XTENSA_PROP_ALIGNMENT_MASK)) | |
243 | ||
244 | #define XTENSA_PROP_INSN_ABSLIT 0x00020000 | |
245 | ||
246 | ||
247 | /* Structure for saving instruction and alignment per-fragment data | |
248 | that will be written to the object file. This structure is | |
249 | equivalent to the actual data that will be written out to the file | |
250 | but is easier to use. We provide a conversion to file flags | |
251 | in frag_flags_to_number. */ | |
252 | ||
253 | typedef struct frag_flags_struct frag_flags; | |
254 | ||
255 | struct frag_flags_struct | |
256 | { | |
257 | /* is_literal should only be used after xtensa_move_literals. | |
258 | If you need to check if you are generating a literal fragment, | |
259 | then use the generating_literals global. */ | |
260 | ||
261 | unsigned is_literal : 1; | |
262 | unsigned is_insn : 1; | |
263 | unsigned is_data : 1; | |
264 | unsigned is_unreachable : 1; | |
265 | ||
99ded152 BW |
266 | /* is_specific_opcode implies no_transform. */ |
267 | unsigned is_no_transform : 1; | |
268 | ||
43cd72b9 BW |
269 | struct |
270 | { | |
271 | unsigned is_loop_target : 1; | |
272 | unsigned is_branch_target : 1; /* Branch targets have a priority. */ | |
273 | unsigned bt_align_priority : 2; | |
274 | ||
275 | unsigned is_no_density : 1; | |
276 | /* no_longcalls flag does not need to be placed in the object file. */ | |
43cd72b9 BW |
277 | |
278 | unsigned is_no_reorder : 1; | |
279 | ||
280 | /* Uses absolute literal addressing for l32r. */ | |
281 | unsigned is_abslit : 1; | |
282 | } insn; | |
283 | unsigned is_align : 1; | |
284 | unsigned alignment : 5; | |
285 | }; | |
286 | ||
287 | ||
288 | /* Structure for saving information about a block of property data | |
289 | for frags that have the same flags. */ | |
290 | struct xtensa_block_info_struct | |
291 | { | |
292 | segT sec; | |
293 | bfd_vma offset; | |
294 | size_t size; | |
295 | frag_flags flags; | |
296 | struct xtensa_block_info_struct *next; | |
297 | }; | |
298 | ||
e0001a05 NC |
299 | |
300 | /* Structure for saving the current state before emitting literals. */ | |
301 | typedef struct emit_state_struct | |
302 | { | |
303 | const char *name; | |
304 | segT now_seg; | |
305 | subsegT now_subseg; | |
306 | int generating_literals; | |
307 | } emit_state; | |
308 | ||
309 | ||
43cd72b9 BW |
310 | /* Opcode placement information */ |
311 | ||
312 | typedef unsigned long long bitfield; | |
313 | #define bit_is_set(bit, bf) ((bf) & (0x01ll << (bit))) | |
314 | #define set_bit(bit, bf) ((bf) |= (0x01ll << (bit))) | |
315 | #define clear_bit(bit, bf) ((bf) &= ~(0x01ll << (bit))) | |
316 | ||
317 | #define MAX_FORMATS 32 | |
318 | ||
319 | typedef struct op_placement_info_struct | |
320 | { | |
321 | int num_formats; | |
322 | /* A number describing how restrictive the issue is for this | |
323 | opcode. For example, an opcode that fits lots of different | |
c138bc38 | 324 | formats has a high freedom, as does an opcode that fits |
43cd72b9 | 325 | only one format but many slots in that format. The most |
c138bc38 | 326 | restrictive is the opcode that fits only one slot in one |
43cd72b9 BW |
327 | format. */ |
328 | int issuef; | |
43cd72b9 | 329 | xtensa_format narrowest; |
43cd72b9 | 330 | char narrowest_size; |
b2d179be | 331 | char narrowest_slot; |
43cd72b9 BW |
332 | |
333 | /* formats is a bitfield with the Nth bit set | |
334 | if the opcode fits in the Nth xtensa_format. */ | |
335 | bitfield formats; | |
336 | ||
337 | /* slots[N]'s Mth bit is set if the op fits in the | |
338 | Mth slot of the Nth xtensa_format. */ | |
339 | bitfield slots[MAX_FORMATS]; | |
340 | ||
341 | /* A count of the number of slots in a given format | |
342 | an op can fit (i.e., the bitcount of the slot field above). */ | |
343 | char slots_in_format[MAX_FORMATS]; | |
344 | ||
345 | } op_placement_info, *op_placement_info_table; | |
346 | ||
347 | op_placement_info_table op_placement_table; | |
348 | ||
349 | ||
350 | /* Extra expression types. */ | |
351 | ||
352 | #define O_pltrel O_md1 /* like O_symbol but use a PLT reloc */ | |
353 | #define O_hi16 O_md2 /* use high 16 bits of symbolic value */ | |
354 | #define O_lo16 O_md3 /* use low 16 bits of symbolic value */ | |
1bbb5f21 | 355 | #define O_pcrel O_md4 /* value is a PC-relative offset */ |
28dbbc02 BW |
356 | #define O_tlsfunc O_md5 /* TLS_FUNC/TLSDESC_FN relocation */ |
357 | #define O_tlsarg O_md6 /* TLS_ARG/TLSDESC_ARG relocation */ | |
358 | #define O_tlscall O_md7 /* TLS_CALL relocation */ | |
359 | #define O_tpoff O_md8 /* TPOFF relocation */ | |
360 | #define O_dtpoff O_md9 /* DTPOFF relocation */ | |
43cd72b9 | 361 | |
bbdd25a8 BW |
362 | struct suffix_reloc_map |
363 | { | |
b9bb4a93 | 364 | const char *suffix; |
bbdd25a8 BW |
365 | int length; |
366 | bfd_reloc_code_real_type reloc; | |
cc34adb2 | 367 | operatorT operator; |
bbdd25a8 BW |
368 | }; |
369 | ||
370 | #define SUFFIX_MAP(str, reloc, op) { str, sizeof (str) - 1, reloc, op } | |
371 | ||
372 | static struct suffix_reloc_map suffix_relocs[] = | |
373 | { | |
374 | SUFFIX_MAP ("l", BFD_RELOC_LO16, O_lo16), | |
375 | SUFFIX_MAP ("h", BFD_RELOC_HI16, O_hi16), | |
376 | SUFFIX_MAP ("plt", BFD_RELOC_XTENSA_PLT, O_pltrel), | |
1bbb5f21 | 377 | SUFFIX_MAP ("pcrel", BFD_RELOC_32_PCREL, O_pcrel), |
28dbbc02 BW |
378 | SUFFIX_MAP ("tlsfunc", BFD_RELOC_XTENSA_TLS_FUNC, O_tlsfunc), |
379 | SUFFIX_MAP ("tlsarg", BFD_RELOC_XTENSA_TLS_ARG, O_tlsarg), | |
380 | SUFFIX_MAP ("tlscall", BFD_RELOC_XTENSA_TLS_CALL, O_tlscall), | |
381 | SUFFIX_MAP ("tpoff", BFD_RELOC_XTENSA_TLS_TPOFF, O_tpoff), | |
382 | SUFFIX_MAP ("dtpoff", BFD_RELOC_XTENSA_TLS_DTPOFF, O_dtpoff), | |
bbdd25a8 BW |
383 | { (char *) 0, 0, BFD_RELOC_UNUSED, 0 } |
384 | }; | |
385 | ||
43cd72b9 | 386 | |
e0001a05 NC |
387 | /* Directives. */ |
388 | ||
389 | typedef enum | |
390 | { | |
391 | directive_none = 0, | |
392 | directive_literal, | |
393 | directive_density, | |
43cd72b9 | 394 | directive_transform, |
e0001a05 NC |
395 | directive_freeregs, |
396 | directive_longcalls, | |
43cd72b9 BW |
397 | directive_literal_prefix, |
398 | directive_schedule, | |
399 | directive_absolute_literals, | |
400 | directive_last_directive | |
e0001a05 NC |
401 | } directiveE; |
402 | ||
403 | typedef struct | |
404 | { | |
405 | const char *name; | |
406 | bfd_boolean can_be_negated; | |
407 | } directive_infoS; | |
408 | ||
409 | const directive_infoS directive_info[] = | |
410 | { | |
43cd72b9 BW |
411 | { "none", FALSE }, |
412 | { "literal", FALSE }, | |
413 | { "density", TRUE }, | |
414 | { "transform", TRUE }, | |
415 | { "freeregs", FALSE }, | |
416 | { "longcalls", TRUE }, | |
417 | { "literal_prefix", FALSE }, | |
418 | { "schedule", TRUE }, | |
419 | { "absolute-literals", TRUE } | |
e0001a05 NC |
420 | }; |
421 | ||
422 | bfd_boolean directive_state[] = | |
423 | { | |
424 | FALSE, /* none */ | |
425 | FALSE, /* literal */ | |
43cd72b9 | 426 | #if !XCHAL_HAVE_DENSITY |
e0001a05 NC |
427 | FALSE, /* density */ |
428 | #else | |
429 | TRUE, /* density */ | |
430 | #endif | |
43cd72b9 | 431 | TRUE, /* transform */ |
e0001a05 NC |
432 | FALSE, /* freeregs */ |
433 | FALSE, /* longcalls */ | |
43cd72b9 | 434 | FALSE, /* literal_prefix */ |
2caa7ca0 | 435 | FALSE, /* schedule */ |
43cd72b9 BW |
436 | #if XSHAL_USE_ABSOLUTE_LITERALS |
437 | TRUE /* absolute_literals */ | |
438 | #else | |
439 | FALSE /* absolute_literals */ | |
440 | #endif | |
e0001a05 NC |
441 | }; |
442 | ||
b46824bd MF |
443 | /* A circular list of all potential and actual literal pool locations |
444 | in a segment. */ | |
445 | struct litpool_frag | |
446 | { | |
447 | struct litpool_frag *next; | |
448 | struct litpool_frag *prev; | |
449 | fragS *fragP; | |
450 | addressT addr; | |
451 | short priority; /* 1, 2, or 3 -- 1 is highest */ | |
452 | short original_priority; | |
453 | }; | |
454 | ||
455 | /* Map a segment to its litpool_frag list. */ | |
456 | struct litpool_seg | |
457 | { | |
458 | struct litpool_seg *next; | |
459 | asection *seg; | |
460 | struct litpool_frag frag_list; | |
461 | int frag_count; /* since last litpool location */ | |
462 | }; | |
463 | ||
464 | static struct litpool_seg litpool_seg_list; | |
465 | ||
e0001a05 NC |
466 | |
467 | /* Directive functions. */ | |
468 | ||
7fa3d080 BW |
469 | static void xtensa_begin_directive (int); |
470 | static void xtensa_end_directive (int); | |
74869ac7 | 471 | static void xtensa_literal_prefix (void); |
7fa3d080 BW |
472 | static void xtensa_literal_position (int); |
473 | static void xtensa_literal_pseudo (int); | |
474 | static void xtensa_frequency_pseudo (int); | |
475 | static void xtensa_elf_cons (int); | |
fb227da0 | 476 | static void xtensa_leb128 (int); |
e0001a05 | 477 | |
7fa3d080 | 478 | /* Parsing and Idiom Translation. */ |
e0001a05 | 479 | |
7fa3d080 | 480 | static bfd_reloc_code_real_type xtensa_elf_suffix (char **, expressionS *); |
e0001a05 | 481 | |
e0001a05 NC |
482 | /* Various Other Internal Functions. */ |
483 | ||
84b08ed9 BW |
484 | extern bfd_boolean xg_is_single_relaxable_insn (TInsn *, TInsn *, bfd_boolean); |
485 | static bfd_boolean xg_build_to_insn (TInsn *, TInsn *, BuildInstr *); | |
7fa3d080 BW |
486 | static void xtensa_mark_literal_pool_location (void); |
487 | static addressT get_expanded_loop_offset (xtensa_opcode); | |
488 | static fragS *get_literal_pool_location (segT); | |
489 | static void set_literal_pool_location (segT, fragS *); | |
490 | static void xtensa_set_frag_assembly_state (fragS *); | |
491 | static void finish_vinsn (vliw_insn *); | |
492 | static bfd_boolean emit_single_op (TInsn *); | |
34e41783 | 493 | static int total_frag_text_expansion (fragS *); |
a82c7d90 DW |
494 | static bfd_boolean use_trampolines = TRUE; |
495 | static void xtensa_check_frag_count (void); | |
496 | static void xtensa_create_trampoline_frag (bfd_boolean); | |
497 | static void xtensa_maybe_create_trampoline_frag (void); | |
498 | struct trampoline_frag; | |
499 | static int init_trampoline_frag (struct trampoline_frag *); | |
b46824bd MF |
500 | static void xtensa_maybe_create_literal_pool_frag (bfd_boolean, bfd_boolean); |
501 | static bfd_boolean auto_litpools = FALSE; | |
502 | static int auto_litpool_limit = 10000; | |
e0001a05 NC |
503 | |
504 | /* Alignment Functions. */ | |
505 | ||
d77b99c9 BW |
506 | static int get_text_align_power (unsigned); |
507 | static int get_text_align_max_fill_size (int, bfd_boolean, bfd_boolean); | |
664df4e4 | 508 | static int branch_align_power (segT); |
e0001a05 NC |
509 | |
510 | /* Helpers for xtensa_relax_frag(). */ | |
511 | ||
7fa3d080 | 512 | static long relax_frag_add_nop (fragS *); |
e0001a05 | 513 | |
b08b5071 | 514 | /* Accessors for additional per-subsegment information. */ |
e0001a05 | 515 | |
7fa3d080 BW |
516 | static unsigned get_last_insn_flags (segT, subsegT); |
517 | static void set_last_insn_flags (segT, subsegT, unsigned, bfd_boolean); | |
b08b5071 BW |
518 | static float get_subseg_total_freq (segT, subsegT); |
519 | static float get_subseg_target_freq (segT, subsegT); | |
520 | static void set_subseg_freq (segT, subsegT, float, float); | |
e0001a05 NC |
521 | |
522 | /* Segment list functions. */ | |
523 | ||
7fa3d080 BW |
524 | static void xtensa_move_literals (void); |
525 | static void xtensa_reorder_segments (void); | |
526 | static void xtensa_switch_to_literal_fragment (emit_state *); | |
527 | static void xtensa_switch_to_non_abs_literal_fragment (emit_state *); | |
528 | static void xtensa_switch_section_emit_state (emit_state *, segT, subsegT); | |
529 | static void xtensa_restore_emit_state (emit_state *); | |
74869ac7 | 530 | static segT cache_literal_section (bfd_boolean); |
e0001a05 | 531 | |
e0001a05 | 532 | /* Import from elf32-xtensa.c in BFD library. */ |
43cd72b9 | 533 | |
51c8ebc1 | 534 | extern asection *xtensa_make_property_section (asection *, const char *); |
e0001a05 | 535 | |
43cd72b9 BW |
536 | /* op_placement_info functions. */ |
537 | ||
7fa3d080 BW |
538 | static void init_op_placement_info_table (void); |
539 | extern bfd_boolean opcode_fits_format_slot (xtensa_opcode, xtensa_format, int); | |
540 | static int xg_get_single_size (xtensa_opcode); | |
541 | static xtensa_format xg_get_single_format (xtensa_opcode); | |
b2d179be | 542 | static int xg_get_single_slot (xtensa_opcode); |
43cd72b9 | 543 | |
e0001a05 | 544 | /* TInsn and IStack functions. */ |
43cd72b9 | 545 | |
7fa3d080 BW |
546 | static bfd_boolean tinsn_has_symbolic_operands (const TInsn *); |
547 | static bfd_boolean tinsn_has_invalid_symbolic_operands (const TInsn *); | |
548 | static bfd_boolean tinsn_has_complex_operands (const TInsn *); | |
549 | static bfd_boolean tinsn_to_insnbuf (TInsn *, xtensa_insnbuf); | |
550 | static bfd_boolean tinsn_check_arguments (const TInsn *); | |
551 | static void tinsn_from_chars (TInsn *, char *, int); | |
552 | static void tinsn_immed_from_frag (TInsn *, fragS *, int); | |
553 | static int get_num_stack_text_bytes (IStack *); | |
554 | static int get_num_stack_literal_bytes (IStack *); | |
a82c7d90 | 555 | static bfd_boolean tinsn_to_slotbuf (xtensa_format, int, TInsn *, xtensa_insnbuf); |
e0001a05 | 556 | |
43cd72b9 BW |
557 | /* vliw_insn functions. */ |
558 | ||
7fa3d080 | 559 | static void xg_init_vinsn (vliw_insn *); |
d8392fd9 | 560 | static void xg_copy_vinsn (vliw_insn *, vliw_insn *); |
7fa3d080 BW |
561 | static void xg_clear_vinsn (vliw_insn *); |
562 | static bfd_boolean vinsn_has_specific_opcodes (vliw_insn *); | |
563 | static void xg_free_vinsn (vliw_insn *); | |
43cd72b9 | 564 | static bfd_boolean vinsn_to_insnbuf |
7fa3d080 BW |
565 | (vliw_insn *, char *, fragS *, bfd_boolean); |
566 | static void vinsn_from_chars (vliw_insn *, char *); | |
43cd72b9 | 567 | |
e0001a05 | 568 | /* Expression Utilities. */ |
43cd72b9 | 569 | |
7fa3d080 BW |
570 | bfd_boolean expr_is_const (const expressionS *); |
571 | offsetT get_expr_const (const expressionS *); | |
572 | void set_expr_const (expressionS *, offsetT); | |
573 | bfd_boolean expr_is_register (const expressionS *); | |
574 | offsetT get_expr_register (const expressionS *); | |
575 | void set_expr_symbol_offset (expressionS *, symbolS *, offsetT); | |
7fa3d080 BW |
576 | bfd_boolean expr_is_equal (expressionS *, expressionS *); |
577 | static void copy_expr (expressionS *, const expressionS *); | |
e0001a05 | 578 | |
9456465c BW |
579 | /* Section renaming. */ |
580 | ||
7fa3d080 | 581 | static void build_section_rename (const char *); |
e0001a05 | 582 | |
e0001a05 NC |
583 | |
584 | /* ISA imported from bfd. */ | |
585 | extern xtensa_isa xtensa_default_isa; | |
586 | ||
587 | extern int target_big_endian; | |
588 | ||
589 | static xtensa_opcode xtensa_addi_opcode; | |
590 | static xtensa_opcode xtensa_addmi_opcode; | |
591 | static xtensa_opcode xtensa_call0_opcode; | |
592 | static xtensa_opcode xtensa_call4_opcode; | |
593 | static xtensa_opcode xtensa_call8_opcode; | |
594 | static xtensa_opcode xtensa_call12_opcode; | |
595 | static xtensa_opcode xtensa_callx0_opcode; | |
596 | static xtensa_opcode xtensa_callx4_opcode; | |
597 | static xtensa_opcode xtensa_callx8_opcode; | |
598 | static xtensa_opcode xtensa_callx12_opcode; | |
43cd72b9 | 599 | static xtensa_opcode xtensa_const16_opcode; |
e0001a05 | 600 | static xtensa_opcode xtensa_entry_opcode; |
d12f9798 | 601 | static xtensa_opcode xtensa_extui_opcode; |
43cd72b9 BW |
602 | static xtensa_opcode xtensa_movi_opcode; |
603 | static xtensa_opcode xtensa_movi_n_opcode; | |
e0001a05 | 604 | static xtensa_opcode xtensa_isync_opcode; |
19e8f41a | 605 | static xtensa_opcode xtensa_j_opcode; |
e0001a05 | 606 | static xtensa_opcode xtensa_jx_opcode; |
43cd72b9 | 607 | static xtensa_opcode xtensa_l32r_opcode; |
e0001a05 NC |
608 | static xtensa_opcode xtensa_loop_opcode; |
609 | static xtensa_opcode xtensa_loopnez_opcode; | |
610 | static xtensa_opcode xtensa_loopgtz_opcode; | |
43cd72b9 | 611 | static xtensa_opcode xtensa_nop_opcode; |
e0001a05 NC |
612 | static xtensa_opcode xtensa_nop_n_opcode; |
613 | static xtensa_opcode xtensa_or_opcode; | |
614 | static xtensa_opcode xtensa_ret_opcode; | |
615 | static xtensa_opcode xtensa_ret_n_opcode; | |
616 | static xtensa_opcode xtensa_retw_opcode; | |
617 | static xtensa_opcode xtensa_retw_n_opcode; | |
43cd72b9 | 618 | static xtensa_opcode xtensa_rsr_lcount_opcode; |
e0001a05 | 619 | static xtensa_opcode xtensa_waiti_opcode; |
62af60e2 | 620 | static int config_max_slots = 0; |
e0001a05 NC |
621 | |
622 | \f | |
623 | /* Command-line Options. */ | |
624 | ||
625 | bfd_boolean use_literal_section = TRUE; | |
19fc3723 | 626 | enum flix_level produce_flix = FLIX_ALL; |
e0001a05 | 627 | static bfd_boolean align_targets = TRUE; |
43cd72b9 | 628 | static bfd_boolean warn_unaligned_branch_targets = FALSE; |
e0001a05 | 629 | static bfd_boolean has_a0_b_retw = FALSE; |
43cd72b9 BW |
630 | static bfd_boolean workaround_a0_b_retw = FALSE; |
631 | static bfd_boolean workaround_b_j_loop_end = FALSE; | |
632 | static bfd_boolean workaround_short_loop = FALSE; | |
e0001a05 | 633 | static bfd_boolean maybe_has_short_loop = FALSE; |
43cd72b9 | 634 | static bfd_boolean workaround_close_loop_end = FALSE; |
e0001a05 | 635 | static bfd_boolean maybe_has_close_loop_end = FALSE; |
03aaa593 | 636 | static bfd_boolean enforce_three_byte_loop_align = FALSE; |
e0001a05 | 637 | |
43cd72b9 BW |
638 | /* When workaround_short_loops is TRUE, all loops with early exits must |
639 | have at least 3 instructions. workaround_all_short_loops is a modifier | |
640 | to the workaround_short_loop flag. In addition to the | |
641 | workaround_short_loop actions, all straightline loopgtz and loopnez | |
642 | must have at least 3 instructions. */ | |
e0001a05 | 643 | |
43cd72b9 | 644 | static bfd_boolean workaround_all_short_loops = FALSE; |
e0001a05 | 645 | |
7fa3d080 BW |
646 | |
647 | static void | |
648 | xtensa_setup_hw_workarounds (int earliest, int latest) | |
649 | { | |
650 | if (earliest > latest) | |
651 | as_fatal (_("illegal range of target hardware versions")); | |
652 | ||
653 | /* Enable all workarounds for pre-T1050.0 hardware. */ | |
654 | if (earliest < 105000 || latest < 105000) | |
655 | { | |
656 | workaround_a0_b_retw |= TRUE; | |
657 | workaround_b_j_loop_end |= TRUE; | |
658 | workaround_short_loop |= TRUE; | |
659 | workaround_close_loop_end |= TRUE; | |
660 | workaround_all_short_loops |= TRUE; | |
03aaa593 | 661 | enforce_three_byte_loop_align = TRUE; |
7fa3d080 BW |
662 | } |
663 | } | |
664 | ||
665 | ||
e0001a05 NC |
666 | enum |
667 | { | |
668 | option_density = OPTION_MD_BASE, | |
669 | option_no_density, | |
670 | ||
19fc3723 SA |
671 | option_flix, |
672 | option_no_generate_flix, | |
673 | option_no_flix, | |
674 | ||
e0001a05 NC |
675 | option_relax, |
676 | option_no_relax, | |
677 | ||
43cd72b9 BW |
678 | option_link_relax, |
679 | option_no_link_relax, | |
680 | ||
e0001a05 NC |
681 | option_generics, |
682 | option_no_generics, | |
683 | ||
43cd72b9 BW |
684 | option_transform, |
685 | option_no_transform, | |
686 | ||
e0001a05 NC |
687 | option_text_section_literals, |
688 | option_no_text_section_literals, | |
689 | ||
43cd72b9 BW |
690 | option_absolute_literals, |
691 | option_no_absolute_literals, | |
692 | ||
e0001a05 NC |
693 | option_align_targets, |
694 | option_no_align_targets, | |
695 | ||
43cd72b9 | 696 | option_warn_unaligned_targets, |
e0001a05 NC |
697 | |
698 | option_longcalls, | |
699 | option_no_longcalls, | |
700 | ||
701 | option_workaround_a0_b_retw, | |
702 | option_no_workaround_a0_b_retw, | |
703 | ||
704 | option_workaround_b_j_loop_end, | |
705 | option_no_workaround_b_j_loop_end, | |
706 | ||
707 | option_workaround_short_loop, | |
708 | option_no_workaround_short_loop, | |
709 | ||
710 | option_workaround_all_short_loops, | |
711 | option_no_workaround_all_short_loops, | |
712 | ||
713 | option_workaround_close_loop_end, | |
714 | option_no_workaround_close_loop_end, | |
715 | ||
716 | option_no_workarounds, | |
717 | ||
e0001a05 | 718 | option_rename_section_name, |
e0001a05 | 719 | |
43cd72b9 BW |
720 | option_prefer_l32r, |
721 | option_prefer_const16, | |
722 | ||
a82c7d90 DW |
723 | option_target_hardware, |
724 | ||
725 | option_trampolines, | |
726 | option_no_trampolines, | |
b46824bd MF |
727 | |
728 | option_auto_litpools, | |
729 | option_no_auto_litpools, | |
730 | option_auto_litpool_limit, | |
e0001a05 NC |
731 | }; |
732 | ||
733 | const char *md_shortopts = ""; | |
734 | ||
735 | struct option md_longopts[] = | |
736 | { | |
43cd72b9 BW |
737 | { "density", no_argument, NULL, option_density }, |
738 | { "no-density", no_argument, NULL, option_no_density }, | |
739 | ||
19fc3723 SA |
740 | { "flix", no_argument, NULL, option_flix }, |
741 | { "no-generate-flix", no_argument, NULL, option_no_generate_flix }, | |
742 | { "no-allow-flix", no_argument, NULL, option_no_flix }, | |
743 | ||
43cd72b9 BW |
744 | /* Both "relax" and "generics" are deprecated and treated as equivalent |
745 | to the "transform" option. */ | |
746 | { "relax", no_argument, NULL, option_relax }, | |
747 | { "no-relax", no_argument, NULL, option_no_relax }, | |
748 | { "generics", no_argument, NULL, option_generics }, | |
749 | { "no-generics", no_argument, NULL, option_no_generics }, | |
750 | ||
751 | { "transform", no_argument, NULL, option_transform }, | |
752 | { "no-transform", no_argument, NULL, option_no_transform }, | |
753 | { "text-section-literals", no_argument, NULL, option_text_section_literals }, | |
754 | { "no-text-section-literals", no_argument, NULL, | |
755 | option_no_text_section_literals }, | |
756 | { "absolute-literals", no_argument, NULL, option_absolute_literals }, | |
757 | { "no-absolute-literals", no_argument, NULL, option_no_absolute_literals }, | |
e0001a05 NC |
758 | /* This option was changed from -align-target to -target-align |
759 | because it conflicted with the "-al" option. */ | |
43cd72b9 | 760 | { "target-align", no_argument, NULL, option_align_targets }, |
7fa3d080 BW |
761 | { "no-target-align", no_argument, NULL, option_no_align_targets }, |
762 | { "warn-unaligned-targets", no_argument, NULL, | |
763 | option_warn_unaligned_targets }, | |
43cd72b9 BW |
764 | { "longcalls", no_argument, NULL, option_longcalls }, |
765 | { "no-longcalls", no_argument, NULL, option_no_longcalls }, | |
766 | ||
767 | { "no-workaround-a0-b-retw", no_argument, NULL, | |
768 | option_no_workaround_a0_b_retw }, | |
769 | { "workaround-a0-b-retw", no_argument, NULL, option_workaround_a0_b_retw }, | |
e0001a05 | 770 | |
43cd72b9 BW |
771 | { "no-workaround-b-j-loop-end", no_argument, NULL, |
772 | option_no_workaround_b_j_loop_end }, | |
773 | { "workaround-b-j-loop-end", no_argument, NULL, | |
774 | option_workaround_b_j_loop_end }, | |
e0001a05 | 775 | |
43cd72b9 BW |
776 | { "no-workaround-short-loops", no_argument, NULL, |
777 | option_no_workaround_short_loop }, | |
7fa3d080 BW |
778 | { "workaround-short-loops", no_argument, NULL, |
779 | option_workaround_short_loop }, | |
e0001a05 | 780 | |
43cd72b9 BW |
781 | { "no-workaround-all-short-loops", no_argument, NULL, |
782 | option_no_workaround_all_short_loops }, | |
783 | { "workaround-all-short-loop", no_argument, NULL, | |
784 | option_workaround_all_short_loops }, | |
785 | ||
786 | { "prefer-l32r", no_argument, NULL, option_prefer_l32r }, | |
787 | { "prefer-const16", no_argument, NULL, option_prefer_const16 }, | |
788 | ||
789 | { "no-workarounds", no_argument, NULL, option_no_workarounds }, | |
790 | ||
791 | { "no-workaround-close-loop-end", no_argument, NULL, | |
792 | option_no_workaround_close_loop_end }, | |
793 | { "workaround-close-loop-end", no_argument, NULL, | |
794 | option_workaround_close_loop_end }, | |
e0001a05 | 795 | |
7fa3d080 | 796 | { "rename-section", required_argument, NULL, option_rename_section_name }, |
e0001a05 | 797 | |
43cd72b9 BW |
798 | { "link-relax", no_argument, NULL, option_link_relax }, |
799 | { "no-link-relax", no_argument, NULL, option_no_link_relax }, | |
800 | ||
801 | { "target-hardware", required_argument, NULL, option_target_hardware }, | |
802 | ||
a82c7d90 DW |
803 | { "trampolines", no_argument, NULL, option_trampolines }, |
804 | { "no-trampolines", no_argument, NULL, option_no_trampolines }, | |
805 | ||
b46824bd MF |
806 | { "auto-litpools", no_argument, NULL, option_auto_litpools }, |
807 | { "no-auto-litpools", no_argument, NULL, option_no_auto_litpools }, | |
808 | { "auto-litpool-limit", required_argument, NULL, option_auto_litpool_limit }, | |
809 | ||
43cd72b9 | 810 | { NULL, no_argument, NULL, 0 } |
e0001a05 NC |
811 | }; |
812 | ||
813 | size_t md_longopts_size = sizeof md_longopts; | |
814 | ||
815 | ||
816 | int | |
17b9d67d | 817 | md_parse_option (int c, const char *arg) |
e0001a05 NC |
818 | { |
819 | switch (c) | |
820 | { | |
821 | case option_density: | |
43cd72b9 | 822 | as_warn (_("--density option is ignored")); |
e0001a05 NC |
823 | return 1; |
824 | case option_no_density: | |
43cd72b9 | 825 | as_warn (_("--no-density option is ignored")); |
e0001a05 | 826 | return 1; |
43cd72b9 BW |
827 | case option_link_relax: |
828 | linkrelax = 1; | |
e0001a05 | 829 | return 1; |
43cd72b9 BW |
830 | case option_no_link_relax: |
831 | linkrelax = 0; | |
e0001a05 | 832 | return 1; |
19fc3723 SA |
833 | case option_flix: |
834 | produce_flix = FLIX_ALL; | |
835 | return 1; | |
836 | case option_no_generate_flix: | |
837 | produce_flix = FLIX_NO_GENERATE; | |
838 | return 1; | |
839 | case option_no_flix: | |
840 | produce_flix = FLIX_NONE; | |
841 | return 1; | |
43cd72b9 BW |
842 | case option_generics: |
843 | as_warn (_("--generics is deprecated; use --transform instead")); | |
844 | return md_parse_option (option_transform, arg); | |
845 | case option_no_generics: | |
846 | as_warn (_("--no-generics is deprecated; use --no-transform instead")); | |
847 | return md_parse_option (option_no_transform, arg); | |
848 | case option_relax: | |
849 | as_warn (_("--relax is deprecated; use --transform instead")); | |
850 | return md_parse_option (option_transform, arg); | |
851 | case option_no_relax: | |
852 | as_warn (_("--no-relax is deprecated; use --no-transform instead")); | |
853 | return md_parse_option (option_no_transform, arg); | |
e0001a05 NC |
854 | case option_longcalls: |
855 | directive_state[directive_longcalls] = TRUE; | |
856 | return 1; | |
857 | case option_no_longcalls: | |
858 | directive_state[directive_longcalls] = FALSE; | |
859 | return 1; | |
860 | case option_text_section_literals: | |
861 | use_literal_section = FALSE; | |
862 | return 1; | |
863 | case option_no_text_section_literals: | |
864 | use_literal_section = TRUE; | |
865 | return 1; | |
43cd72b9 BW |
866 | case option_absolute_literals: |
867 | if (!absolute_literals_supported) | |
868 | { | |
869 | as_fatal (_("--absolute-literals option not supported in this Xtensa configuration")); | |
870 | return 0; | |
871 | } | |
872 | directive_state[directive_absolute_literals] = TRUE; | |
873 | return 1; | |
874 | case option_no_absolute_literals: | |
875 | directive_state[directive_absolute_literals] = FALSE; | |
876 | return 1; | |
877 | ||
e0001a05 NC |
878 | case option_workaround_a0_b_retw: |
879 | workaround_a0_b_retw = TRUE; | |
e0001a05 NC |
880 | return 1; |
881 | case option_no_workaround_a0_b_retw: | |
882 | workaround_a0_b_retw = FALSE; | |
e0001a05 NC |
883 | return 1; |
884 | case option_workaround_b_j_loop_end: | |
885 | workaround_b_j_loop_end = TRUE; | |
e0001a05 NC |
886 | return 1; |
887 | case option_no_workaround_b_j_loop_end: | |
888 | workaround_b_j_loop_end = FALSE; | |
e0001a05 NC |
889 | return 1; |
890 | ||
891 | case option_workaround_short_loop: | |
892 | workaround_short_loop = TRUE; | |
e0001a05 NC |
893 | return 1; |
894 | case option_no_workaround_short_loop: | |
895 | workaround_short_loop = FALSE; | |
e0001a05 NC |
896 | return 1; |
897 | ||
898 | case option_workaround_all_short_loops: | |
899 | workaround_all_short_loops = TRUE; | |
e0001a05 NC |
900 | return 1; |
901 | case option_no_workaround_all_short_loops: | |
902 | workaround_all_short_loops = FALSE; | |
e0001a05 NC |
903 | return 1; |
904 | ||
905 | case option_workaround_close_loop_end: | |
906 | workaround_close_loop_end = TRUE; | |
e0001a05 NC |
907 | return 1; |
908 | case option_no_workaround_close_loop_end: | |
909 | workaround_close_loop_end = FALSE; | |
e0001a05 NC |
910 | return 1; |
911 | ||
912 | case option_no_workarounds: | |
913 | workaround_a0_b_retw = FALSE; | |
e0001a05 | 914 | workaround_b_j_loop_end = FALSE; |
e0001a05 | 915 | workaround_short_loop = FALSE; |
e0001a05 | 916 | workaround_all_short_loops = FALSE; |
e0001a05 | 917 | workaround_close_loop_end = FALSE; |
e0001a05 | 918 | return 1; |
43cd72b9 | 919 | |
e0001a05 NC |
920 | case option_align_targets: |
921 | align_targets = TRUE; | |
922 | return 1; | |
923 | case option_no_align_targets: | |
924 | align_targets = FALSE; | |
925 | return 1; | |
926 | ||
43cd72b9 BW |
927 | case option_warn_unaligned_targets: |
928 | warn_unaligned_branch_targets = TRUE; | |
e0001a05 NC |
929 | return 1; |
930 | ||
e0001a05 NC |
931 | case option_rename_section_name: |
932 | build_section_rename (arg); | |
933 | return 1; | |
e0001a05 NC |
934 | |
935 | case 'Q': | |
936 | /* -Qy, -Qn: SVR4 arguments controlling whether a .comment section | |
937 | should be emitted or not. FIXME: Not implemented. */ | |
938 | return 1; | |
c138bc38 | 939 | |
43cd72b9 BW |
940 | case option_prefer_l32r: |
941 | if (prefer_const16) | |
942 | as_fatal (_("prefer-l32r conflicts with prefer-const16")); | |
943 | prefer_l32r = 1; | |
944 | return 1; | |
945 | ||
946 | case option_prefer_const16: | |
947 | if (prefer_l32r) | |
948 | as_fatal (_("prefer-const16 conflicts with prefer-l32r")); | |
949 | prefer_const16 = 1; | |
950 | return 1; | |
951 | ||
c138bc38 | 952 | case option_target_hardware: |
43cd72b9 BW |
953 | { |
954 | int earliest, latest = 0; | |
17b9d67d | 955 | char *end; |
43cd72b9 BW |
956 | if (*arg == 0 || *arg == '-') |
957 | as_fatal (_("invalid target hardware version")); | |
958 | ||
17b9d67d | 959 | earliest = strtol (arg, &end, 0); |
43cd72b9 | 960 | |
17b9d67d | 961 | if (*end == 0) |
43cd72b9 | 962 | latest = earliest; |
17b9d67d | 963 | else if (*end == '-') |
43cd72b9 | 964 | { |
17b9d67d | 965 | if (*++end == 0) |
43cd72b9 | 966 | as_fatal (_("invalid target hardware version")); |
17b9d67d | 967 | latest = strtol (end, &end, 0); |
43cd72b9 | 968 | } |
17b9d67d | 969 | if (*end != 0) |
43cd72b9 BW |
970 | as_fatal (_("invalid target hardware version")); |
971 | ||
972 | xtensa_setup_hw_workarounds (earliest, latest); | |
973 | return 1; | |
974 | } | |
975 | ||
976 | case option_transform: | |
977 | /* This option has no affect other than to use the defaults, | |
978 | which are already set. */ | |
979 | return 1; | |
980 | ||
981 | case option_no_transform: | |
982 | /* This option turns off all transformations of any kind. | |
983 | However, because we want to preserve the state of other | |
984 | directives, we only change its own field. Thus, before | |
985 | you perform any transformation, always check if transform | |
986 | is available. If you use the functions we provide for this | |
987 | purpose, you will be ok. */ | |
988 | directive_state[directive_transform] = FALSE; | |
989 | return 1; | |
990 | ||
a82c7d90 DW |
991 | case option_trampolines: |
992 | use_trampolines = TRUE; | |
993 | return 1; | |
994 | ||
995 | case option_no_trampolines: | |
996 | use_trampolines = FALSE; | |
997 | return 1; | |
998 | ||
b46824bd MF |
999 | case option_auto_litpools: |
1000 | auto_litpools = TRUE; | |
1001 | use_literal_section = FALSE; | |
1002 | return 1; | |
1003 | ||
1004 | case option_no_auto_litpools: | |
1005 | auto_litpools = FALSE; | |
1006 | auto_litpool_limit = -1; | |
1007 | return 1; | |
1008 | ||
1009 | case option_auto_litpool_limit: | |
1010 | { | |
1011 | int value = 0; | |
17b9d67d | 1012 | char *end; |
b46824bd MF |
1013 | if (auto_litpool_limit < 0) |
1014 | as_fatal (_("no-auto-litpools is incompatible with auto-litpool-limit")); | |
1015 | if (*arg == 0 || *arg == '-') | |
1016 | as_fatal (_("invalid auto-litpool-limit argument")); | |
17b9d67d TS |
1017 | value = strtol (arg, &end, 10); |
1018 | if (*end != 0) | |
b46824bd MF |
1019 | as_fatal (_("invalid auto-litpool-limit argument")); |
1020 | if (value < 100 || value > 10000) | |
1021 | as_fatal (_("invalid auto-litpool-limit argument (range is 100-10000)")); | |
1022 | auto_litpool_limit = value; | |
1023 | auto_litpools = TRUE; | |
1024 | use_literal_section = FALSE; | |
1025 | return 1; | |
1026 | } | |
1027 | ||
e0001a05 NC |
1028 | default: |
1029 | return 0; | |
1030 | } | |
1031 | } | |
1032 | ||
1033 | ||
1034 | void | |
7fa3d080 | 1035 | md_show_usage (FILE *stream) |
e0001a05 | 1036 | { |
43cd72b9 BW |
1037 | fputs ("\n\ |
1038 | Xtensa options:\n\ | |
9456465c BW |
1039 | --[no-]text-section-literals\n\ |
1040 | [Do not] put literals in the text section\n\ | |
1041 | --[no-]absolute-literals\n\ | |
1042 | [Do not] default to use non-PC-relative literals\n\ | |
1043 | --[no-]target-align [Do not] try to align branch targets\n\ | |
1044 | --[no-]longcalls [Do not] emit 32-bit call sequences\n\ | |
1045 | --[no-]transform [Do not] transform instructions\n\ | |
19fc3723 SA |
1046 | --flix both allow hand-written and generate flix bundles\n\ |
1047 | --no-generate-flix allow hand-written but do not generate\n\ | |
1048 | flix bundles\n\ | |
1049 | --no-allow-flix neither allow hand-written nor generate\n\ | |
1050 | flix bundles\n\ | |
a82c7d90 DW |
1051 | --rename-section old=new Rename section 'old' to 'new'\n\ |
1052 | --[no-]trampolines [Do not] generate trampolines (jumps to jumps)\n\ | |
b46824bd MF |
1053 | when jumps do not reach their targets\n\ |
1054 | --[no-]auto-litpools [Do not] automatically create literal pools\n\ | |
1055 | --auto-litpool-limit=<value>\n\ | |
1056 | (range 100-10000) Maximum number of blocks of\n\ | |
1057 | instructions to emit between literal pool\n\ | |
1058 | locations; implies --auto-litpools flag\n", stream); | |
e0001a05 NC |
1059 | } |
1060 | ||
7fa3d080 BW |
1061 | \f |
1062 | /* Functions related to the list of current label symbols. */ | |
43cd72b9 BW |
1063 | |
1064 | static void | |
7fa3d080 | 1065 | xtensa_add_insn_label (symbolS *sym) |
43cd72b9 | 1066 | { |
7fa3d080 | 1067 | sym_list *l; |
43cd72b9 | 1068 | |
7fa3d080 | 1069 | if (!free_insn_labels) |
325801bd | 1070 | l = XNEW (sym_list); |
7fa3d080 | 1071 | else |
43cd72b9 | 1072 | { |
7fa3d080 BW |
1073 | l = free_insn_labels; |
1074 | free_insn_labels = l->next; | |
1075 | } | |
1076 | ||
1077 | l->sym = sym; | |
1078 | l->next = insn_labels; | |
1079 | insn_labels = l; | |
1080 | } | |
1081 | ||
1082 | ||
1083 | static void | |
1084 | xtensa_clear_insn_labels (void) | |
1085 | { | |
1086 | sym_list **pl; | |
1087 | ||
1088 | for (pl = &free_insn_labels; *pl != NULL; pl = &(*pl)->next) | |
1089 | ; | |
1090 | *pl = insn_labels; | |
1091 | insn_labels = NULL; | |
1092 | } | |
1093 | ||
1094 | ||
7fa3d080 | 1095 | static void |
c3ea6048 | 1096 | xtensa_move_labels (fragS *new_frag, valueT new_offset) |
7fa3d080 BW |
1097 | { |
1098 | sym_list *lit; | |
1099 | ||
1100 | for (lit = insn_labels; lit; lit = lit->next) | |
1101 | { | |
1102 | symbolS *lit_sym = lit->sym; | |
c3ea6048 BW |
1103 | S_SET_VALUE (lit_sym, new_offset); |
1104 | symbol_set_frag (lit_sym, new_frag); | |
43cd72b9 BW |
1105 | } |
1106 | } | |
1107 | ||
e0001a05 NC |
1108 | \f |
1109 | /* Directive data and functions. */ | |
1110 | ||
1111 | typedef struct state_stackS_struct | |
1112 | { | |
1113 | directiveE directive; | |
1114 | bfd_boolean negated; | |
1115 | bfd_boolean old_state; | |
1116 | const char *file; | |
1117 | unsigned int line; | |
1118 | const void *datum; | |
1119 | struct state_stackS_struct *prev; | |
1120 | } state_stackS; | |
1121 | ||
1122 | state_stackS *directive_state_stack; | |
1123 | ||
1124 | const pseudo_typeS md_pseudo_table[] = | |
1125 | { | |
43cd72b9 BW |
1126 | { "align", s_align_bytes, 0 }, /* Defaulting is invalid (0). */ |
1127 | { "literal_position", xtensa_literal_position, 0 }, | |
1128 | { "frame", s_ignore, 0 }, /* Formerly used for STABS debugging. */ | |
1129 | { "long", xtensa_elf_cons, 4 }, | |
1130 | { "word", xtensa_elf_cons, 4 }, | |
1bbb5f21 | 1131 | { "4byte", xtensa_elf_cons, 4 }, |
43cd72b9 | 1132 | { "short", xtensa_elf_cons, 2 }, |
1bbb5f21 | 1133 | { "2byte", xtensa_elf_cons, 2 }, |
fb227da0 BW |
1134 | { "sleb128", xtensa_leb128, 1}, |
1135 | { "uleb128", xtensa_leb128, 0}, | |
43cd72b9 BW |
1136 | { "begin", xtensa_begin_directive, 0 }, |
1137 | { "end", xtensa_end_directive, 0 }, | |
43cd72b9 BW |
1138 | { "literal", xtensa_literal_pseudo, 0 }, |
1139 | { "frequency", xtensa_frequency_pseudo, 0 }, | |
1140 | { NULL, 0, 0 }, | |
e0001a05 NC |
1141 | }; |
1142 | ||
1143 | ||
7fa3d080 BW |
1144 | static bfd_boolean |
1145 | use_transform (void) | |
e0001a05 | 1146 | { |
43cd72b9 BW |
1147 | /* After md_end, you should be checking frag by frag, rather |
1148 | than state directives. */ | |
9c2799c2 | 1149 | gas_assert (!past_xtensa_end); |
43cd72b9 | 1150 | return directive_state[directive_transform]; |
e0001a05 NC |
1151 | } |
1152 | ||
1153 | ||
7fa3d080 BW |
1154 | static bfd_boolean |
1155 | do_align_targets (void) | |
e0001a05 | 1156 | { |
7b1cc377 BW |
1157 | /* Do not use this function after md_end; just look at align_targets |
1158 | instead. There is no target-align directive, so alignment is either | |
1159 | enabled for all frags or not done at all. */ | |
9c2799c2 | 1160 | gas_assert (!past_xtensa_end); |
43cd72b9 | 1161 | return align_targets && use_transform (); |
e0001a05 NC |
1162 | } |
1163 | ||
1164 | ||
1165 | static void | |
7fa3d080 | 1166 | directive_push (directiveE directive, bfd_boolean negated, const void *datum) |
e0001a05 | 1167 | { |
3b4dbbbf | 1168 | const char *file; |
e0001a05 | 1169 | unsigned int line; |
325801bd | 1170 | state_stackS *stack = XNEW (state_stackS); |
e0001a05 | 1171 | |
3b4dbbbf | 1172 | file = as_where (&line); |
e0001a05 NC |
1173 | |
1174 | stack->directive = directive; | |
1175 | stack->negated = negated; | |
1176 | stack->old_state = directive_state[directive]; | |
1177 | stack->file = file; | |
1178 | stack->line = line; | |
1179 | stack->datum = datum; | |
1180 | stack->prev = directive_state_stack; | |
1181 | directive_state_stack = stack; | |
1182 | ||
1183 | directive_state[directive] = !negated; | |
1184 | } | |
1185 | ||
7fa3d080 | 1186 | |
e0001a05 | 1187 | static void |
7fa3d080 BW |
1188 | directive_pop (directiveE *directive, |
1189 | bfd_boolean *negated, | |
1190 | const char **file, | |
1191 | unsigned int *line, | |
1192 | const void **datum) | |
e0001a05 NC |
1193 | { |
1194 | state_stackS *top = directive_state_stack; | |
1195 | ||
1196 | if (!directive_state_stack) | |
1197 | { | |
1198 | as_bad (_("unmatched end directive")); | |
1199 | *directive = directive_none; | |
1200 | return; | |
1201 | } | |
1202 | ||
1203 | directive_state[directive_state_stack->directive] = top->old_state; | |
1204 | *directive = top->directive; | |
1205 | *negated = top->negated; | |
1206 | *file = top->file; | |
1207 | *line = top->line; | |
1208 | *datum = top->datum; | |
1209 | directive_state_stack = top->prev; | |
1210 | free (top); | |
1211 | } | |
1212 | ||
1213 | ||
1214 | static void | |
7fa3d080 | 1215 | directive_balance (void) |
e0001a05 NC |
1216 | { |
1217 | while (directive_state_stack) | |
1218 | { | |
1219 | directiveE directive; | |
1220 | bfd_boolean negated; | |
1221 | const char *file; | |
1222 | unsigned int line; | |
1223 | const void *datum; | |
1224 | ||
1225 | directive_pop (&directive, &negated, &file, &line, &datum); | |
1226 | as_warn_where ((char *) file, line, | |
1227 | _(".begin directive with no matching .end directive")); | |
1228 | } | |
1229 | } | |
1230 | ||
1231 | ||
1232 | static bfd_boolean | |
7fa3d080 | 1233 | inside_directive (directiveE dir) |
e0001a05 NC |
1234 | { |
1235 | state_stackS *top = directive_state_stack; | |
1236 | ||
1237 | while (top && top->directive != dir) | |
1238 | top = top->prev; | |
1239 | ||
1240 | return (top != NULL); | |
1241 | } | |
1242 | ||
1243 | ||
1244 | static void | |
7fa3d080 | 1245 | get_directive (directiveE *directive, bfd_boolean *negated) |
e0001a05 NC |
1246 | { |
1247 | int len; | |
1248 | unsigned i; | |
b9bb4a93 | 1249 | const char *directive_string; |
e0001a05 NC |
1250 | |
1251 | if (strncmp (input_line_pointer, "no-", 3) != 0) | |
1252 | *negated = FALSE; | |
1253 | else | |
1254 | { | |
1255 | *negated = TRUE; | |
1256 | input_line_pointer += 3; | |
1257 | } | |
1258 | ||
1259 | len = strspn (input_line_pointer, | |
43cd72b9 BW |
1260 | "abcdefghijklmnopqrstuvwxyz_-/0123456789."); |
1261 | ||
1262 | /* This code is a hack to make .begin [no-][generics|relax] exactly | |
1263 | equivalent to .begin [no-]transform. We should remove it when | |
1264 | we stop accepting those options. */ | |
c138bc38 | 1265 | |
43cd72b9 BW |
1266 | if (strncmp (input_line_pointer, "generics", strlen ("generics")) == 0) |
1267 | { | |
1268 | as_warn (_("[no-]generics is deprecated; use [no-]transform instead")); | |
1269 | directive_string = "transform"; | |
1270 | } | |
1271 | else if (strncmp (input_line_pointer, "relax", strlen ("relax")) == 0) | |
1272 | { | |
1273 | as_warn (_("[no-]relax is deprecated; use [no-]transform instead")); | |
1274 | directive_string = "transform"; | |
c138bc38 | 1275 | } |
43cd72b9 BW |
1276 | else |
1277 | directive_string = input_line_pointer; | |
e0001a05 NC |
1278 | |
1279 | for (i = 0; i < sizeof (directive_info) / sizeof (*directive_info); ++i) | |
1280 | { | |
43cd72b9 | 1281 | if (strncmp (directive_string, directive_info[i].name, len) == 0) |
e0001a05 NC |
1282 | { |
1283 | input_line_pointer += len; | |
1284 | *directive = (directiveE) i; | |
1285 | if (*negated && !directive_info[i].can_be_negated) | |
43cd72b9 | 1286 | as_bad (_("directive %s cannot be negated"), |
e0001a05 NC |
1287 | directive_info[i].name); |
1288 | return; | |
1289 | } | |
1290 | } | |
1291 | ||
1292 | as_bad (_("unknown directive")); | |
1293 | *directive = (directiveE) XTENSA_UNDEFINED; | |
1294 | } | |
1295 | ||
1296 | ||
1297 | static void | |
7fa3d080 | 1298 | xtensa_begin_directive (int ignore ATTRIBUTE_UNUSED) |
e0001a05 NC |
1299 | { |
1300 | directiveE directive; | |
1301 | bfd_boolean negated; | |
1302 | emit_state *state; | |
e0001a05 NC |
1303 | lit_state *ls; |
1304 | ||
1305 | get_directive (&directive, &negated); | |
1306 | if (directive == (directiveE) XTENSA_UNDEFINED) | |
1307 | { | |
1308 | discard_rest_of_line (); | |
1309 | return; | |
1310 | } | |
1311 | ||
43cd72b9 BW |
1312 | if (cur_vinsn.inside_bundle) |
1313 | as_bad (_("directives are not valid inside bundles")); | |
1314 | ||
e0001a05 NC |
1315 | switch (directive) |
1316 | { | |
1317 | case directive_literal: | |
82e7541d BW |
1318 | if (!inside_directive (directive_literal)) |
1319 | { | |
1320 | /* Previous labels go with whatever follows this directive, not with | |
1321 | the literal, so save them now. */ | |
1322 | saved_insn_labels = insn_labels; | |
1323 | insn_labels = NULL; | |
1324 | } | |
43cd72b9 | 1325 | as_warn (_(".begin literal is deprecated; use .literal instead")); |
325801bd | 1326 | state = XNEW (emit_state); |
e0001a05 NC |
1327 | xtensa_switch_to_literal_fragment (state); |
1328 | directive_push (directive_literal, negated, state); | |
1329 | break; | |
1330 | ||
1331 | case directive_literal_prefix: | |
c138bc38 | 1332 | /* Have to flush pending output because a movi relaxed to an l32r |
43cd72b9 BW |
1333 | might produce a literal. */ |
1334 | md_flush_pending_output (); | |
e0001a05 NC |
1335 | /* Check to see if the current fragment is a literal |
1336 | fragment. If it is, then this operation is not allowed. */ | |
43cd72b9 | 1337 | if (generating_literals) |
e0001a05 NC |
1338 | { |
1339 | as_bad (_("cannot set literal_prefix inside literal fragment")); | |
1340 | return; | |
1341 | } | |
1342 | ||
1343 | /* Allocate the literal state for this section and push | |
1344 | onto the directive stack. */ | |
325801bd | 1345 | ls = XNEW (lit_state); |
9c2799c2 | 1346 | gas_assert (ls); |
e0001a05 NC |
1347 | |
1348 | *ls = default_lit_sections; | |
e0001a05 NC |
1349 | directive_push (directive_literal_prefix, negated, ls); |
1350 | ||
e0001a05 | 1351 | /* Process the new prefix. */ |
74869ac7 | 1352 | xtensa_literal_prefix (); |
e0001a05 NC |
1353 | break; |
1354 | ||
1355 | case directive_freeregs: | |
1356 | /* This information is currently unused, but we'll accept the statement | |
1357 | and just discard the rest of the line. This won't check the syntax, | |
1358 | but it will accept every correct freeregs directive. */ | |
1359 | input_line_pointer += strcspn (input_line_pointer, "\n"); | |
1360 | directive_push (directive_freeregs, negated, 0); | |
1361 | break; | |
1362 | ||
43cd72b9 BW |
1363 | case directive_schedule: |
1364 | md_flush_pending_output (); | |
1365 | frag_var (rs_fill, 0, 0, frag_now->fr_subtype, | |
1366 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
1367 | directive_push (directive_schedule, negated, 0); | |
1368 | xtensa_set_frag_assembly_state (frag_now); | |
1369 | break; | |
1370 | ||
e0001a05 | 1371 | case directive_density: |
43cd72b9 BW |
1372 | as_warn (_(".begin [no-]density is ignored")); |
1373 | break; | |
1374 | ||
1375 | case directive_absolute_literals: | |
1376 | md_flush_pending_output (); | |
1377 | if (!absolute_literals_supported && !negated) | |
e0001a05 | 1378 | { |
43cd72b9 | 1379 | as_warn (_("Xtensa absolute literals option not supported; ignored")); |
e0001a05 NC |
1380 | break; |
1381 | } | |
43cd72b9 BW |
1382 | xtensa_set_frag_assembly_state (frag_now); |
1383 | directive_push (directive, negated, 0); | |
1384 | break; | |
e0001a05 NC |
1385 | |
1386 | default: | |
43cd72b9 BW |
1387 | md_flush_pending_output (); |
1388 | xtensa_set_frag_assembly_state (frag_now); | |
e0001a05 NC |
1389 | directive_push (directive, negated, 0); |
1390 | break; | |
1391 | } | |
1392 | ||
1393 | demand_empty_rest_of_line (); | |
1394 | } | |
1395 | ||
1396 | ||
1397 | static void | |
7fa3d080 | 1398 | xtensa_end_directive (int ignore ATTRIBUTE_UNUSED) |
e0001a05 NC |
1399 | { |
1400 | directiveE begin_directive, end_directive; | |
1401 | bfd_boolean begin_negated, end_negated; | |
1402 | const char *file; | |
1403 | unsigned int line; | |
1404 | emit_state *state; | |
43cd72b9 | 1405 | emit_state **state_ptr; |
e0001a05 NC |
1406 | lit_state *s; |
1407 | ||
43cd72b9 BW |
1408 | if (cur_vinsn.inside_bundle) |
1409 | as_bad (_("directives are not valid inside bundles")); | |
82e7541d | 1410 | |
e0001a05 | 1411 | get_directive (&end_directive, &end_negated); |
43cd72b9 BW |
1412 | |
1413 | md_flush_pending_output (); | |
1414 | ||
87975d2a | 1415 | switch ((int) end_directive) |
e0001a05 | 1416 | { |
87975d2a | 1417 | case XTENSA_UNDEFINED: |
e0001a05 NC |
1418 | discard_rest_of_line (); |
1419 | return; | |
e0001a05 | 1420 | |
87975d2a | 1421 | case (int) directive_density: |
43cd72b9 | 1422 | as_warn (_(".end [no-]density is ignored")); |
e0001a05 | 1423 | demand_empty_rest_of_line (); |
43cd72b9 BW |
1424 | break; |
1425 | ||
87975d2a | 1426 | case (int) directive_absolute_literals: |
43cd72b9 BW |
1427 | if (!absolute_literals_supported && !end_negated) |
1428 | { | |
1429 | as_warn (_("Xtensa absolute literals option not supported; ignored")); | |
1430 | demand_empty_rest_of_line (); | |
1431 | return; | |
1432 | } | |
1433 | break; | |
1434 | ||
1435 | default: | |
1436 | break; | |
e0001a05 NC |
1437 | } |
1438 | ||
43cd72b9 | 1439 | state_ptr = &state; /* use state_ptr to avoid type-punning warning */ |
e0001a05 | 1440 | directive_pop (&begin_directive, &begin_negated, &file, &line, |
43cd72b9 | 1441 | (const void **) state_ptr); |
e0001a05 NC |
1442 | |
1443 | if (begin_directive != directive_none) | |
1444 | { | |
1445 | if (begin_directive != end_directive || begin_negated != end_negated) | |
1446 | { | |
1447 | as_bad (_("does not match begin %s%s at %s:%d"), | |
1448 | begin_negated ? "no-" : "", | |
1449 | directive_info[begin_directive].name, file, line); | |
1450 | } | |
1451 | else | |
1452 | { | |
1453 | switch (end_directive) | |
1454 | { | |
1455 | case directive_literal: | |
1456 | frag_var (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
1457 | xtensa_restore_emit_state (state); | |
43cd72b9 | 1458 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 | 1459 | free (state); |
82e7541d BW |
1460 | if (!inside_directive (directive_literal)) |
1461 | { | |
1462 | /* Restore the list of current labels. */ | |
1463 | xtensa_clear_insn_labels (); | |
1464 | insn_labels = saved_insn_labels; | |
1465 | } | |
e0001a05 NC |
1466 | break; |
1467 | ||
e0001a05 NC |
1468 | case directive_literal_prefix: |
1469 | /* Restore the default collection sections from saved state. */ | |
1470 | s = (lit_state *) state; | |
9c2799c2 | 1471 | gas_assert (s); |
e8247da7 | 1472 | default_lit_sections = *s; |
e0001a05 | 1473 | |
74869ac7 BW |
1474 | /* Free the state storage. */ |
1475 | free (s->lit_prefix); | |
e0001a05 NC |
1476 | free (s); |
1477 | break; | |
1478 | ||
43cd72b9 BW |
1479 | case directive_schedule: |
1480 | case directive_freeregs: | |
1481 | break; | |
1482 | ||
e0001a05 | 1483 | default: |
43cd72b9 | 1484 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
1485 | break; |
1486 | } | |
1487 | } | |
1488 | } | |
1489 | ||
1490 | demand_empty_rest_of_line (); | |
1491 | } | |
1492 | ||
1493 | ||
1494 | /* Place an aligned literal fragment at the current location. */ | |
1495 | ||
1496 | static void | |
7fa3d080 | 1497 | xtensa_literal_position (int ignore ATTRIBUTE_UNUSED) |
e0001a05 | 1498 | { |
43cd72b9 BW |
1499 | md_flush_pending_output (); |
1500 | ||
e0001a05 NC |
1501 | if (inside_directive (directive_literal)) |
1502 | as_warn (_(".literal_position inside literal directive; ignoring")); | |
43cd72b9 | 1503 | xtensa_mark_literal_pool_location (); |
e0001a05 NC |
1504 | |
1505 | demand_empty_rest_of_line (); | |
82e7541d | 1506 | xtensa_clear_insn_labels (); |
e0001a05 NC |
1507 | } |
1508 | ||
1509 | ||
43cd72b9 | 1510 | /* Support .literal label, expr, ... */ |
e0001a05 NC |
1511 | |
1512 | static void | |
7fa3d080 | 1513 | xtensa_literal_pseudo (int ignored ATTRIBUTE_UNUSED) |
e0001a05 NC |
1514 | { |
1515 | emit_state state; | |
1745fcba | 1516 | char *p, *base_name; |
e0001a05 | 1517 | char c; |
e0001a05 NC |
1518 | segT dest_seg; |
1519 | ||
82e7541d BW |
1520 | if (inside_directive (directive_literal)) |
1521 | { | |
1522 | as_bad (_(".literal not allowed inside .begin literal region")); | |
1523 | ignore_rest_of_line (); | |
1524 | return; | |
1525 | } | |
1526 | ||
43cd72b9 BW |
1527 | md_flush_pending_output (); |
1528 | ||
82e7541d BW |
1529 | /* Previous labels go with whatever follows this directive, not with |
1530 | the literal, so save them now. */ | |
1531 | saved_insn_labels = insn_labels; | |
1532 | insn_labels = NULL; | |
1533 | ||
e0001a05 NC |
1534 | /* If we are using text-section literals, then this is the right value... */ |
1535 | dest_seg = now_seg; | |
1536 | ||
1537 | base_name = input_line_pointer; | |
1538 | ||
1539 | xtensa_switch_to_literal_fragment (&state); | |
1540 | ||
43cd72b9 | 1541 | /* ...but if we aren't using text-section-literals, then we |
e0001a05 | 1542 | need to put them in the section we just switched to. */ |
43cd72b9 | 1543 | if (use_literal_section || directive_state[directive_absolute_literals]) |
e0001a05 NC |
1544 | dest_seg = now_seg; |
1545 | ||
87975d2a AM |
1546 | /* FIXME, despite the previous comments, dest_seg is unused... */ |
1547 | (void) dest_seg; | |
1548 | ||
43cd72b9 BW |
1549 | /* All literals are aligned to four-byte boundaries. */ |
1550 | frag_align (2, 0, 0); | |
1551 | record_alignment (now_seg, 2); | |
e0001a05 | 1552 | |
d02603dc | 1553 | c = get_symbol_name (&base_name); |
e0001a05 NC |
1554 | /* Just after name is now '\0'. */ |
1555 | p = input_line_pointer; | |
1556 | *p = c; | |
d02603dc | 1557 | SKIP_WHITESPACE_AFTER_NAME (); |
e0001a05 NC |
1558 | |
1559 | if (*input_line_pointer != ',' && *input_line_pointer != ':') | |
1560 | { | |
1561 | as_bad (_("expected comma or colon after symbol name; " | |
1562 | "rest of line ignored")); | |
1563 | ignore_rest_of_line (); | |
1564 | xtensa_restore_emit_state (&state); | |
1565 | return; | |
1566 | } | |
e0001a05 | 1567 | |
d02603dc | 1568 | *p = 0; |
e0001a05 | 1569 | colon (base_name); |
e0001a05 | 1570 | *p = c; |
d02603dc | 1571 | |
43cd72b9 | 1572 | input_line_pointer++; /* skip ',' or ':' */ |
e0001a05 | 1573 | |
43cd72b9 | 1574 | xtensa_elf_cons (4); |
e0001a05 NC |
1575 | |
1576 | xtensa_restore_emit_state (&state); | |
82e7541d BW |
1577 | |
1578 | /* Restore the list of current labels. */ | |
1579 | xtensa_clear_insn_labels (); | |
1580 | insn_labels = saved_insn_labels; | |
e0001a05 NC |
1581 | } |
1582 | ||
1583 | ||
1584 | static void | |
74869ac7 | 1585 | xtensa_literal_prefix (void) |
e0001a05 | 1586 | { |
74869ac7 BW |
1587 | char *name; |
1588 | int len; | |
1589 | ||
1590 | /* Parse the new prefix from the input_line_pointer. */ | |
1591 | SKIP_WHITESPACE (); | |
1592 | len = strspn (input_line_pointer, | |
1593 | "ABCDEFGHIJKLMNOPQRSTUVWXYZ" | |
1594 | "abcdefghijklmnopqrstuvwxyz_/0123456789.$"); | |
e0001a05 NC |
1595 | |
1596 | /* Get a null-terminated copy of the name. */ | |
29a2809e | 1597 | name = xmemdup0 (input_line_pointer, len); |
e0001a05 | 1598 | |
74869ac7 BW |
1599 | /* Skip the name in the input line. */ |
1600 | input_line_pointer += len; | |
43cd72b9 | 1601 | |
74869ac7 | 1602 | default_lit_sections.lit_prefix = name; |
43cd72b9 | 1603 | |
74869ac7 | 1604 | /* Clear cached literal sections, since the prefix has changed. */ |
43cd72b9 BW |
1605 | default_lit_sections.lit_seg = NULL; |
1606 | default_lit_sections.lit4_seg = NULL; | |
43cd72b9 BW |
1607 | } |
1608 | ||
1609 | ||
1610 | /* Support ".frequency branch_target_frequency fall_through_frequency". */ | |
1611 | ||
1612 | static void | |
7fa3d080 | 1613 | xtensa_frequency_pseudo (int ignored ATTRIBUTE_UNUSED) |
43cd72b9 BW |
1614 | { |
1615 | float fall_through_f, target_f; | |
43cd72b9 BW |
1616 | |
1617 | fall_through_f = (float) strtod (input_line_pointer, &input_line_pointer); | |
1618 | if (fall_through_f < 0) | |
1619 | { | |
1620 | as_bad (_("fall through frequency must be greater than 0")); | |
1621 | ignore_rest_of_line (); | |
1622 | return; | |
1623 | } | |
1624 | ||
1625 | target_f = (float) strtod (input_line_pointer, &input_line_pointer); | |
1626 | if (target_f < 0) | |
1627 | { | |
1628 | as_bad (_("branch target frequency must be greater than 0")); | |
1629 | ignore_rest_of_line (); | |
1630 | return; | |
1631 | } | |
1632 | ||
b08b5071 | 1633 | set_subseg_freq (now_seg, now_subseg, target_f + fall_through_f, target_f); |
43cd72b9 BW |
1634 | |
1635 | demand_empty_rest_of_line (); | |
1636 | } | |
1637 | ||
1638 | ||
1639 | /* Like normal .long/.short/.word, except support @plt, etc. | |
1640 | Clobbers input_line_pointer, checks end-of-line. */ | |
1641 | ||
1642 | static void | |
7fa3d080 | 1643 | xtensa_elf_cons (int nbytes) |
43cd72b9 BW |
1644 | { |
1645 | expressionS exp; | |
1646 | bfd_reloc_code_real_type reloc; | |
1647 | ||
1648 | md_flush_pending_output (); | |
1649 | ||
1650 | if (cur_vinsn.inside_bundle) | |
1651 | as_bad (_("directives are not valid inside bundles")); | |
1652 | ||
1653 | if (is_it_end_of_statement ()) | |
1654 | { | |
1655 | demand_empty_rest_of_line (); | |
1656 | return; | |
1657 | } | |
1658 | ||
1659 | do | |
1660 | { | |
1661 | expression (&exp); | |
1662 | if (exp.X_op == O_symbol | |
1663 | && *input_line_pointer == '@' | |
1664 | && ((reloc = xtensa_elf_suffix (&input_line_pointer, &exp)) | |
1665 | != BFD_RELOC_NONE)) | |
1666 | { | |
1667 | reloc_howto_type *reloc_howto = | |
1668 | bfd_reloc_type_lookup (stdoutput, reloc); | |
1669 | ||
1670 | if (reloc == BFD_RELOC_UNUSED || !reloc_howto) | |
1671 | as_bad (_("unsupported relocation")); | |
1672 | else if ((reloc >= BFD_RELOC_XTENSA_SLOT0_OP | |
1673 | && reloc <= BFD_RELOC_XTENSA_SLOT14_OP) | |
1674 | || (reloc >= BFD_RELOC_XTENSA_SLOT0_ALT | |
1675 | && reloc <= BFD_RELOC_XTENSA_SLOT14_ALT)) | |
1676 | as_bad (_("opcode-specific %s relocation used outside " | |
1677 | "an instruction"), reloc_howto->name); | |
1678 | else if (nbytes != (int) bfd_get_reloc_size (reloc_howto)) | |
1679 | as_bad (_("%s relocations do not fit in %d bytes"), | |
1680 | reloc_howto->name, nbytes); | |
28dbbc02 BW |
1681 | else if (reloc == BFD_RELOC_XTENSA_TLS_FUNC |
1682 | || reloc == BFD_RELOC_XTENSA_TLS_ARG | |
1683 | || reloc == BFD_RELOC_XTENSA_TLS_CALL) | |
1684 | as_bad (_("invalid use of %s relocation"), reloc_howto->name); | |
43cd72b9 BW |
1685 | else |
1686 | { | |
1687 | char *p = frag_more ((int) nbytes); | |
1688 | xtensa_set_frag_assembly_state (frag_now); | |
1689 | fix_new_exp (frag_now, p - frag_now->fr_literal, | |
1bbb5f21 | 1690 | nbytes, &exp, reloc_howto->pc_relative, reloc); |
43cd72b9 BW |
1691 | } |
1692 | } | |
1693 | else | |
1f7efbae BW |
1694 | { |
1695 | xtensa_set_frag_assembly_state (frag_now); | |
1696 | emit_expr (&exp, (unsigned int) nbytes); | |
1697 | } | |
43cd72b9 BW |
1698 | } |
1699 | while (*input_line_pointer++ == ','); | |
1700 | ||
1701 | input_line_pointer--; /* Put terminator back into stream. */ | |
1702 | demand_empty_rest_of_line (); | |
1703 | } | |
1704 | ||
fb227da0 BW |
1705 | static bfd_boolean is_leb128_expr; |
1706 | ||
1707 | static void | |
1708 | xtensa_leb128 (int sign) | |
1709 | { | |
1710 | is_leb128_expr = TRUE; | |
1711 | s_leb128 (sign); | |
1712 | is_leb128_expr = FALSE; | |
1713 | } | |
1714 | ||
7fa3d080 BW |
1715 | \f |
1716 | /* Parsing and Idiom Translation. */ | |
43cd72b9 BW |
1717 | |
1718 | /* Parse @plt, etc. and return the desired relocation. */ | |
1719 | static bfd_reloc_code_real_type | |
7fa3d080 | 1720 | xtensa_elf_suffix (char **str_p, expressionS *exp_p) |
43cd72b9 | 1721 | { |
43cd72b9 BW |
1722 | char ident[20]; |
1723 | char *str = *str_p; | |
1724 | char *str2; | |
1725 | int ch; | |
1726 | int len; | |
bbdd25a8 | 1727 | struct suffix_reloc_map *ptr; |
43cd72b9 BW |
1728 | |
1729 | if (*str++ != '@') | |
1730 | return BFD_RELOC_NONE; | |
1731 | ||
1732 | for (ch = *str, str2 = ident; | |
1733 | (str2 < ident + sizeof (ident) - 1 | |
1734 | && (ISALNUM (ch) || ch == '@')); | |
1735 | ch = *++str) | |
1736 | { | |
1737 | *str2++ = (ISLOWER (ch)) ? ch : TOLOWER (ch); | |
1738 | } | |
1739 | ||
1740 | *str2 = '\0'; | |
1741 | len = str2 - ident; | |
1742 | ||
1743 | ch = ident[0]; | |
bbdd25a8 BW |
1744 | for (ptr = &suffix_relocs[0]; ptr->length > 0; ptr++) |
1745 | if (ch == ptr->suffix[0] | |
43cd72b9 | 1746 | && len == ptr->length |
bbdd25a8 | 1747 | && memcmp (ident, ptr->suffix, ptr->length) == 0) |
43cd72b9 BW |
1748 | { |
1749 | /* Now check for "identifier@suffix+constant". */ | |
1750 | if (*str == '-' || *str == '+') | |
1751 | { | |
1752 | char *orig_line = input_line_pointer; | |
1753 | expressionS new_exp; | |
1754 | ||
1755 | input_line_pointer = str; | |
1756 | expression (&new_exp); | |
1757 | if (new_exp.X_op == O_constant) | |
1758 | { | |
1759 | exp_p->X_add_number += new_exp.X_add_number; | |
1760 | str = input_line_pointer; | |
1761 | } | |
1762 | ||
1763 | if (&input_line_pointer != str_p) | |
1764 | input_line_pointer = orig_line; | |
1765 | } | |
1766 | ||
1767 | *str_p = str; | |
1768 | return ptr->reloc; | |
1769 | } | |
1770 | ||
1771 | return BFD_RELOC_UNUSED; | |
e0001a05 NC |
1772 | } |
1773 | ||
e0001a05 | 1774 | |
bbdd25a8 | 1775 | /* Find the matching operator type. */ |
cc34adb2 | 1776 | static operatorT |
bbdd25a8 BW |
1777 | map_suffix_reloc_to_operator (bfd_reloc_code_real_type reloc) |
1778 | { | |
1779 | struct suffix_reloc_map *sfx; | |
cc34adb2 | 1780 | operatorT operator = O_illegal; |
3739860c | 1781 | |
bbdd25a8 BW |
1782 | for (sfx = &suffix_relocs[0]; sfx->suffix; sfx++) |
1783 | { | |
1784 | if (sfx->reloc == reloc) | |
1785 | { | |
1786 | operator = sfx->operator; | |
1787 | break; | |
1788 | } | |
1789 | } | |
cc34adb2 | 1790 | gas_assert (operator != O_illegal); |
bbdd25a8 BW |
1791 | return operator; |
1792 | } | |
1793 | ||
1794 | ||
1795 | /* Find the matching reloc type. */ | |
1796 | static bfd_reloc_code_real_type | |
28dbbc02 | 1797 | map_operator_to_reloc (unsigned char operator, bfd_boolean is_literal) |
bbdd25a8 BW |
1798 | { |
1799 | struct suffix_reloc_map *sfx; | |
1800 | bfd_reloc_code_real_type reloc = BFD_RELOC_UNUSED; | |
1801 | ||
1802 | for (sfx = &suffix_relocs[0]; sfx->suffix; sfx++) | |
1803 | { | |
1804 | if (sfx->operator == operator) | |
1805 | { | |
1806 | reloc = sfx->reloc; | |
1807 | break; | |
1808 | } | |
1809 | } | |
1810 | ||
28dbbc02 BW |
1811 | if (is_literal) |
1812 | { | |
1813 | if (reloc == BFD_RELOC_XTENSA_TLS_FUNC) | |
1814 | return BFD_RELOC_XTENSA_TLSDESC_FN; | |
1815 | else if (reloc == BFD_RELOC_XTENSA_TLS_ARG) | |
1816 | return BFD_RELOC_XTENSA_TLSDESC_ARG; | |
1817 | } | |
1818 | ||
bbdd25a8 BW |
1819 | if (reloc == BFD_RELOC_UNUSED) |
1820 | return BFD_RELOC_32; | |
1821 | ||
1822 | return reloc; | |
1823 | } | |
1824 | ||
1825 | ||
e0001a05 | 1826 | static const char * |
7fa3d080 | 1827 | expression_end (const char *name) |
e0001a05 NC |
1828 | { |
1829 | while (1) | |
1830 | { | |
1831 | switch (*name) | |
1832 | { | |
43cd72b9 | 1833 | case '}': |
e0001a05 NC |
1834 | case ';': |
1835 | case '\0': | |
1836 | case ',': | |
43cd72b9 | 1837 | case ':': |
e0001a05 NC |
1838 | return name; |
1839 | case ' ': | |
1840 | case '\t': | |
1841 | ++name; | |
1842 | continue; | |
1843 | default: | |
1844 | return 0; | |
1845 | } | |
1846 | } | |
1847 | } | |
1848 | ||
1849 | ||
1850 | #define ERROR_REG_NUM ((unsigned) -1) | |
1851 | ||
1852 | static unsigned | |
7fa3d080 | 1853 | tc_get_register (const char *prefix) |
e0001a05 NC |
1854 | { |
1855 | unsigned reg; | |
1856 | const char *next_expr; | |
1857 | const char *old_line_pointer; | |
1858 | ||
1859 | SKIP_WHITESPACE (); | |
1860 | old_line_pointer = input_line_pointer; | |
1861 | ||
1862 | if (*input_line_pointer == '$') | |
1863 | ++input_line_pointer; | |
1864 | ||
1865 | /* Accept "sp" as a synonym for "a1". */ | |
1866 | if (input_line_pointer[0] == 's' && input_line_pointer[1] == 'p' | |
1867 | && expression_end (input_line_pointer + 2)) | |
1868 | { | |
1869 | input_line_pointer += 2; | |
1870 | return 1; /* AR[1] */ | |
1871 | } | |
1872 | ||
1873 | while (*input_line_pointer++ == *prefix++) | |
1874 | ; | |
1875 | --input_line_pointer; | |
1876 | --prefix; | |
1877 | ||
1878 | if (*prefix) | |
1879 | { | |
1880 | as_bad (_("bad register name: %s"), old_line_pointer); | |
1881 | return ERROR_REG_NUM; | |
1882 | } | |
1883 | ||
1884 | if (!ISDIGIT ((unsigned char) *input_line_pointer)) | |
1885 | { | |
1886 | as_bad (_("bad register number: %s"), input_line_pointer); | |
1887 | return ERROR_REG_NUM; | |
1888 | } | |
1889 | ||
1890 | reg = 0; | |
1891 | ||
1892 | while (ISDIGIT ((int) *input_line_pointer)) | |
1893 | reg = reg * 10 + *input_line_pointer++ - '0'; | |
1894 | ||
1895 | if (!(next_expr = expression_end (input_line_pointer))) | |
1896 | { | |
1897 | as_bad (_("bad register name: %s"), old_line_pointer); | |
1898 | return ERROR_REG_NUM; | |
1899 | } | |
1900 | ||
1901 | input_line_pointer = (char *) next_expr; | |
1902 | ||
1903 | return reg; | |
1904 | } | |
1905 | ||
1906 | ||
e0001a05 | 1907 | static void |
7fa3d080 | 1908 | expression_maybe_register (xtensa_opcode opc, int opnd, expressionS *tok) |
e0001a05 | 1909 | { |
43cd72b9 | 1910 | xtensa_isa isa = xtensa_default_isa; |
e0001a05 | 1911 | |
43cd72b9 BW |
1912 | /* Check if this is an immediate operand. */ |
1913 | if (xtensa_operand_is_register (isa, opc, opnd) == 0) | |
e0001a05 | 1914 | { |
43cd72b9 | 1915 | bfd_reloc_code_real_type reloc; |
e0001a05 | 1916 | segT t = expression (tok); |
91d6fa6a | 1917 | |
43cd72b9 BW |
1918 | if (t == absolute_section |
1919 | && xtensa_operand_is_PCrelative (isa, opc, opnd) == 1) | |
e0001a05 | 1920 | { |
9c2799c2 | 1921 | gas_assert (tok->X_op == O_constant); |
e0001a05 NC |
1922 | tok->X_op = O_symbol; |
1923 | tok->X_add_symbol = &abs_symbol; | |
1924 | } | |
43cd72b9 BW |
1925 | |
1926 | if ((tok->X_op == O_constant || tok->X_op == O_symbol) | |
bbdd25a8 BW |
1927 | && ((reloc = xtensa_elf_suffix (&input_line_pointer, tok)) |
1928 | != BFD_RELOC_NONE)) | |
e0001a05 | 1929 | { |
1bbb5f21 | 1930 | switch (reloc) |
43cd72b9 | 1931 | { |
1bbb5f21 BW |
1932 | case BFD_RELOC_LO16: |
1933 | if (tok->X_op == O_constant) | |
bbdd25a8 | 1934 | { |
43cd72b9 | 1935 | tok->X_add_number &= 0xffff; |
bbdd25a8 | 1936 | return; |
1bbb5f21 BW |
1937 | } |
1938 | break; | |
1939 | case BFD_RELOC_HI16: | |
1940 | if (tok->X_op == O_constant) | |
1941 | { | |
43cd72b9 | 1942 | tok->X_add_number = ((unsigned) tok->X_add_number) >> 16; |
bbdd25a8 | 1943 | return; |
bbdd25a8 | 1944 | } |
1bbb5f21 BW |
1945 | break; |
1946 | case BFD_RELOC_UNUSED: | |
1947 | as_bad (_("unsupported relocation")); | |
1948 | return; | |
1949 | case BFD_RELOC_32_PCREL: | |
1950 | as_bad (_("pcrel relocation not allowed in an instruction")); | |
1951 | return; | |
1952 | default: | |
1953 | break; | |
43cd72b9 | 1954 | } |
bbdd25a8 | 1955 | tok->X_op = map_suffix_reloc_to_operator (reloc); |
e0001a05 | 1956 | } |
e0001a05 NC |
1957 | } |
1958 | else | |
1959 | { | |
43cd72b9 BW |
1960 | xtensa_regfile opnd_rf = xtensa_operand_regfile (isa, opc, opnd); |
1961 | unsigned reg = tc_get_register (xtensa_regfile_shortname (isa, opnd_rf)); | |
e0001a05 NC |
1962 | |
1963 | if (reg != ERROR_REG_NUM) /* Already errored */ | |
1964 | { | |
1965 | uint32 buf = reg; | |
43cd72b9 | 1966 | if (xtensa_operand_encode (isa, opc, opnd, &buf)) |
e0001a05 NC |
1967 | as_bad (_("register number out of range")); |
1968 | } | |
1969 | ||
1970 | tok->X_op = O_register; | |
1971 | tok->X_add_symbol = 0; | |
1972 | tok->X_add_number = reg; | |
1973 | } | |
1974 | } | |
1975 | ||
1976 | ||
1977 | /* Split up the arguments for an opcode or pseudo-op. */ | |
1978 | ||
1979 | static int | |
7fa3d080 | 1980 | tokenize_arguments (char **args, char *str) |
e0001a05 NC |
1981 | { |
1982 | char *old_input_line_pointer; | |
1983 | bfd_boolean saw_comma = FALSE; | |
1984 | bfd_boolean saw_arg = FALSE; | |
43cd72b9 | 1985 | bfd_boolean saw_colon = FALSE; |
e0001a05 NC |
1986 | int num_args = 0; |
1987 | char *arg_end, *arg; | |
1988 | int arg_len; | |
43cd72b9 BW |
1989 | |
1990 | /* Save and restore input_line_pointer around this function. */ | |
e0001a05 NC |
1991 | old_input_line_pointer = input_line_pointer; |
1992 | input_line_pointer = str; | |
1993 | ||
1994 | while (*input_line_pointer) | |
1995 | { | |
1996 | SKIP_WHITESPACE (); | |
1997 | switch (*input_line_pointer) | |
1998 | { | |
1999 | case '\0': | |
43cd72b9 | 2000 | case '}': |
e0001a05 NC |
2001 | goto fini; |
2002 | ||
43cd72b9 BW |
2003 | case ':': |
2004 | input_line_pointer++; | |
2005 | if (saw_comma || saw_colon || !saw_arg) | |
2006 | goto err; | |
2007 | saw_colon = TRUE; | |
2008 | break; | |
2009 | ||
e0001a05 NC |
2010 | case ',': |
2011 | input_line_pointer++; | |
43cd72b9 | 2012 | if (saw_comma || saw_colon || !saw_arg) |
e0001a05 NC |
2013 | goto err; |
2014 | saw_comma = TRUE; | |
2015 | break; | |
2016 | ||
2017 | default: | |
43cd72b9 | 2018 | if (!saw_comma && !saw_colon && saw_arg) |
e0001a05 NC |
2019 | goto err; |
2020 | ||
2021 | arg_end = input_line_pointer + 1; | |
2022 | while (!expression_end (arg_end)) | |
2023 | arg_end += 1; | |
43cd72b9 | 2024 | |
e0001a05 | 2025 | arg_len = arg_end - input_line_pointer; |
325801bd | 2026 | arg = XNEWVEC (char, (saw_colon ? 1 : 0) + arg_len + 1); |
e0001a05 NC |
2027 | args[num_args] = arg; |
2028 | ||
43cd72b9 BW |
2029 | if (saw_colon) |
2030 | *arg++ = ':'; | |
e0001a05 NC |
2031 | strncpy (arg, input_line_pointer, arg_len); |
2032 | arg[arg_len] = '\0'; | |
43cd72b9 | 2033 | |
e0001a05 NC |
2034 | input_line_pointer = arg_end; |
2035 | num_args += 1; | |
c138bc38 | 2036 | saw_comma = FALSE; |
43cd72b9 | 2037 | saw_colon = FALSE; |
c138bc38 | 2038 | saw_arg = TRUE; |
e0001a05 NC |
2039 | break; |
2040 | } | |
2041 | } | |
2042 | ||
2043 | fini: | |
43cd72b9 | 2044 | if (saw_comma || saw_colon) |
e0001a05 NC |
2045 | goto err; |
2046 | input_line_pointer = old_input_line_pointer; | |
2047 | return num_args; | |
2048 | ||
2049 | err: | |
43cd72b9 BW |
2050 | if (saw_comma) |
2051 | as_bad (_("extra comma")); | |
2052 | else if (saw_colon) | |
2053 | as_bad (_("extra colon")); | |
2054 | else if (!saw_arg) | |
c138bc38 | 2055 | as_bad (_("missing argument")); |
43cd72b9 BW |
2056 | else |
2057 | as_bad (_("missing comma or colon")); | |
e0001a05 NC |
2058 | input_line_pointer = old_input_line_pointer; |
2059 | return -1; | |
2060 | } | |
2061 | ||
2062 | ||
43cd72b9 | 2063 | /* Parse the arguments to an opcode. Return TRUE on error. */ |
e0001a05 NC |
2064 | |
2065 | static bfd_boolean | |
7fa3d080 | 2066 | parse_arguments (TInsn *insn, int num_args, char **arg_strings) |
e0001a05 | 2067 | { |
43cd72b9 | 2068 | expressionS *tok, *last_tok; |
e0001a05 NC |
2069 | xtensa_opcode opcode = insn->opcode; |
2070 | bfd_boolean had_error = TRUE; | |
43cd72b9 BW |
2071 | xtensa_isa isa = xtensa_default_isa; |
2072 | int n, num_regs = 0; | |
e0001a05 | 2073 | int opcode_operand_count; |
43cd72b9 BW |
2074 | int opnd_cnt, last_opnd_cnt; |
2075 | unsigned int next_reg = 0; | |
e0001a05 NC |
2076 | char *old_input_line_pointer; |
2077 | ||
2078 | if (insn->insn_type == ITYPE_LITERAL) | |
2079 | opcode_operand_count = 1; | |
2080 | else | |
43cd72b9 | 2081 | opcode_operand_count = xtensa_opcode_num_operands (isa, opcode); |
e0001a05 | 2082 | |
43cd72b9 | 2083 | tok = insn->tok; |
e0001a05 NC |
2084 | memset (tok, 0, sizeof (*tok) * MAX_INSN_ARGS); |
2085 | ||
2086 | /* Save and restore input_line_pointer around this function. */ | |
43cd72b9 BW |
2087 | old_input_line_pointer = input_line_pointer; |
2088 | ||
2089 | last_tok = 0; | |
2090 | last_opnd_cnt = -1; | |
2091 | opnd_cnt = 0; | |
2092 | ||
2093 | /* Skip invisible operands. */ | |
2094 | while (xtensa_operand_is_visible (isa, opcode, opnd_cnt) == 0) | |
2095 | { | |
2096 | opnd_cnt += 1; | |
2097 | tok++; | |
2098 | } | |
e0001a05 NC |
2099 | |
2100 | for (n = 0; n < num_args; n++) | |
43cd72b9 | 2101 | { |
e0001a05 | 2102 | input_line_pointer = arg_strings[n]; |
43cd72b9 BW |
2103 | if (*input_line_pointer == ':') |
2104 | { | |
2105 | xtensa_regfile opnd_rf; | |
2106 | input_line_pointer++; | |
2107 | if (num_regs == 0) | |
2108 | goto err; | |
9c2799c2 | 2109 | gas_assert (opnd_cnt > 0); |
43cd72b9 BW |
2110 | num_regs--; |
2111 | opnd_rf = xtensa_operand_regfile (isa, opcode, last_opnd_cnt); | |
2112 | if (next_reg | |
2113 | != tc_get_register (xtensa_regfile_shortname (isa, opnd_rf))) | |
2114 | as_warn (_("incorrect register number, ignoring")); | |
2115 | next_reg++; | |
2116 | } | |
2117 | else | |
2118 | { | |
2119 | if (opnd_cnt >= opcode_operand_count) | |
2120 | { | |
2121 | as_warn (_("too many arguments")); | |
2122 | goto err; | |
2123 | } | |
9c2799c2 | 2124 | gas_assert (opnd_cnt < MAX_INSN_ARGS); |
43cd72b9 BW |
2125 | |
2126 | expression_maybe_register (opcode, opnd_cnt, tok); | |
2127 | next_reg = tok->X_add_number + 1; | |
2128 | ||
2129 | if (tok->X_op == O_illegal || tok->X_op == O_absent) | |
2130 | goto err; | |
2131 | if (xtensa_operand_is_register (isa, opcode, opnd_cnt) == 1) | |
2132 | { | |
2133 | num_regs = xtensa_operand_num_regs (isa, opcode, opnd_cnt) - 1; | |
2134 | /* minus 1 because we are seeing one right now */ | |
2135 | } | |
2136 | else | |
2137 | num_regs = 0; | |
e0001a05 | 2138 | |
43cd72b9 BW |
2139 | last_tok = tok; |
2140 | last_opnd_cnt = opnd_cnt; | |
1ec520b7 | 2141 | demand_empty_rest_of_line (); |
e0001a05 | 2142 | |
43cd72b9 BW |
2143 | do |
2144 | { | |
2145 | opnd_cnt += 1; | |
2146 | tok++; | |
2147 | } | |
2148 | while (xtensa_operand_is_visible (isa, opcode, opnd_cnt) == 0); | |
2149 | } | |
2150 | } | |
e0001a05 | 2151 | |
43cd72b9 BW |
2152 | if (num_regs > 0 && ((int) next_reg != last_tok->X_add_number + 1)) |
2153 | goto err; | |
e0001a05 NC |
2154 | |
2155 | insn->ntok = tok - insn->tok; | |
c138bc38 | 2156 | had_error = FALSE; |
e0001a05 NC |
2157 | |
2158 | err: | |
43cd72b9 | 2159 | input_line_pointer = old_input_line_pointer; |
e0001a05 NC |
2160 | return had_error; |
2161 | } | |
2162 | ||
2163 | ||
43cd72b9 | 2164 | static int |
7fa3d080 | 2165 | get_invisible_operands (TInsn *insn) |
43cd72b9 BW |
2166 | { |
2167 | xtensa_isa isa = xtensa_default_isa; | |
2168 | static xtensa_insnbuf slotbuf = NULL; | |
2169 | xtensa_format fmt; | |
2170 | xtensa_opcode opc = insn->opcode; | |
2171 | int slot, opnd, fmt_found; | |
2172 | unsigned val; | |
2173 | ||
2174 | if (!slotbuf) | |
2175 | slotbuf = xtensa_insnbuf_alloc (isa); | |
2176 | ||
2177 | /* Find format/slot where this can be encoded. */ | |
2178 | fmt_found = 0; | |
2179 | slot = 0; | |
2180 | for (fmt = 0; fmt < xtensa_isa_num_formats (isa); fmt++) | |
2181 | { | |
2182 | for (slot = 0; slot < xtensa_format_num_slots (isa, fmt); slot++) | |
2183 | { | |
2184 | if (xtensa_opcode_encode (isa, fmt, slot, slotbuf, opc) == 0) | |
2185 | { | |
2186 | fmt_found = 1; | |
2187 | break; | |
2188 | } | |
2189 | } | |
2190 | if (fmt_found) break; | |
2191 | } | |
2192 | ||
2193 | if (!fmt_found) | |
2194 | { | |
2195 | as_bad (_("cannot encode opcode \"%s\""), xtensa_opcode_name (isa, opc)); | |
2196 | return -1; | |
2197 | } | |
2198 | ||
2199 | /* First encode all the visible operands | |
2200 | (to deal with shared field operands). */ | |
2201 | for (opnd = 0; opnd < insn->ntok; opnd++) | |
2202 | { | |
2203 | if (xtensa_operand_is_visible (isa, opc, opnd) == 1 | |
2204 | && (insn->tok[opnd].X_op == O_register | |
2205 | || insn->tok[opnd].X_op == O_constant)) | |
2206 | { | |
2207 | val = insn->tok[opnd].X_add_number; | |
2208 | xtensa_operand_encode (isa, opc, opnd, &val); | |
2209 | xtensa_operand_set_field (isa, opc, opnd, fmt, slot, slotbuf, val); | |
2210 | } | |
2211 | } | |
2212 | ||
2213 | /* Then pull out the values for the invisible ones. */ | |
2214 | for (opnd = 0; opnd < insn->ntok; opnd++) | |
2215 | { | |
2216 | if (xtensa_operand_is_visible (isa, opc, opnd) == 0) | |
2217 | { | |
2218 | xtensa_operand_get_field (isa, opc, opnd, fmt, slot, slotbuf, &val); | |
2219 | xtensa_operand_decode (isa, opc, opnd, &val); | |
2220 | insn->tok[opnd].X_add_number = val; | |
2221 | if (xtensa_operand_is_register (isa, opc, opnd) == 1) | |
2222 | insn->tok[opnd].X_op = O_register; | |
2223 | else | |
2224 | insn->tok[opnd].X_op = O_constant; | |
2225 | } | |
2226 | } | |
2227 | ||
2228 | return 0; | |
2229 | } | |
2230 | ||
2231 | ||
e0001a05 | 2232 | static void |
7fa3d080 | 2233 | xg_reverse_shift_count (char **cnt_argp) |
e0001a05 NC |
2234 | { |
2235 | char *cnt_arg, *new_arg; | |
2236 | cnt_arg = *cnt_argp; | |
2237 | ||
2238 | /* replace the argument with "31-(argument)" */ | |
29a2809e | 2239 | new_arg = concat ("31-(", cnt_argp, ")", (char *) NULL); |
e0001a05 NC |
2240 | |
2241 | free (cnt_arg); | |
2242 | *cnt_argp = new_arg; | |
2243 | } | |
2244 | ||
2245 | ||
2246 | /* If "arg" is a constant expression, return non-zero with the value | |
2247 | in *valp. */ | |
2248 | ||
2249 | static int | |
7fa3d080 | 2250 | xg_arg_is_constant (char *arg, offsetT *valp) |
e0001a05 NC |
2251 | { |
2252 | expressionS exp; | |
2253 | char *save_ptr = input_line_pointer; | |
2254 | ||
2255 | input_line_pointer = arg; | |
2256 | expression (&exp); | |
2257 | input_line_pointer = save_ptr; | |
2258 | ||
2259 | if (exp.X_op == O_constant) | |
2260 | { | |
2261 | *valp = exp.X_add_number; | |
2262 | return 1; | |
2263 | } | |
2264 | ||
2265 | return 0; | |
2266 | } | |
2267 | ||
2268 | ||
2269 | static void | |
b9bb4a93 | 2270 | xg_replace_opname (char **popname, const char *newop) |
e0001a05 NC |
2271 | { |
2272 | free (*popname); | |
4ec9d7d5 | 2273 | *popname = xstrdup (newop); |
e0001a05 NC |
2274 | } |
2275 | ||
2276 | ||
2277 | static int | |
7fa3d080 BW |
2278 | xg_check_num_args (int *pnum_args, |
2279 | int expected_num, | |
2280 | char *opname, | |
2281 | char **arg_strings) | |
e0001a05 NC |
2282 | { |
2283 | int num_args = *pnum_args; | |
2284 | ||
43cd72b9 | 2285 | if (num_args < expected_num) |
e0001a05 NC |
2286 | { |
2287 | as_bad (_("not enough operands (%d) for '%s'; expected %d"), | |
2288 | num_args, opname, expected_num); | |
2289 | return -1; | |
2290 | } | |
2291 | ||
2292 | if (num_args > expected_num) | |
2293 | { | |
2294 | as_warn (_("too many operands (%d) for '%s'; expected %d"), | |
2295 | num_args, opname, expected_num); | |
2296 | while (num_args-- > expected_num) | |
2297 | { | |
2298 | free (arg_strings[num_args]); | |
2299 | arg_strings[num_args] = 0; | |
2300 | } | |
2301 | *pnum_args = expected_num; | |
2302 | return -1; | |
2303 | } | |
2304 | ||
2305 | return 0; | |
2306 | } | |
2307 | ||
2308 | ||
43cd72b9 BW |
2309 | /* If the register is not specified as part of the opcode, |
2310 | then get it from the operand and move it to the opcode. */ | |
2311 | ||
e0001a05 | 2312 | static int |
7fa3d080 | 2313 | xg_translate_sysreg_op (char **popname, int *pnum_args, char **arg_strings) |
e0001a05 | 2314 | { |
43cd72b9 BW |
2315 | xtensa_isa isa = xtensa_default_isa; |
2316 | xtensa_sysreg sr; | |
e0001a05 | 2317 | char *opname, *new_opname; |
43cd72b9 BW |
2318 | const char *sr_name; |
2319 | int is_user, is_write; | |
e0001a05 NC |
2320 | |
2321 | opname = *popname; | |
2322 | if (*opname == '_') | |
80ca4e2c | 2323 | opname += 1; |
43cd72b9 BW |
2324 | is_user = (opname[1] == 'u'); |
2325 | is_write = (opname[0] == 'w'); | |
e0001a05 | 2326 | |
43cd72b9 | 2327 | /* Opname == [rw]ur or [rwx]sr... */ |
e0001a05 | 2328 | |
43cd72b9 BW |
2329 | if (xg_check_num_args (pnum_args, 2, opname, arg_strings)) |
2330 | return -1; | |
e0001a05 | 2331 | |
43cd72b9 BW |
2332 | /* Check if the argument is a symbolic register name. */ |
2333 | sr = xtensa_sysreg_lookup_name (isa, arg_strings[1]); | |
2334 | /* Handle WSR to "INTSET" as a special case. */ | |
2335 | if (sr == XTENSA_UNDEFINED && is_write && !is_user | |
2336 | && !strcasecmp (arg_strings[1], "intset")) | |
2337 | sr = xtensa_sysreg_lookup_name (isa, "interrupt"); | |
2338 | if (sr == XTENSA_UNDEFINED | |
2339 | || (xtensa_sysreg_is_user (isa, sr) == 1) != is_user) | |
2340 | { | |
2341 | /* Maybe it's a register number.... */ | |
2342 | offsetT val; | |
e0001a05 NC |
2343 | if (!xg_arg_is_constant (arg_strings[1], &val)) |
2344 | { | |
43cd72b9 BW |
2345 | as_bad (_("invalid register '%s' for '%s' instruction"), |
2346 | arg_strings[1], opname); | |
e0001a05 NC |
2347 | return -1; |
2348 | } | |
43cd72b9 BW |
2349 | sr = xtensa_sysreg_lookup (isa, val, is_user); |
2350 | if (sr == XTENSA_UNDEFINED) | |
e0001a05 | 2351 | { |
43cd72b9 | 2352 | as_bad (_("invalid register number (%ld) for '%s' instruction"), |
dd49a749 | 2353 | (long) val, opname); |
e0001a05 NC |
2354 | return -1; |
2355 | } | |
43cd72b9 | 2356 | } |
e0001a05 | 2357 | |
43cd72b9 BW |
2358 | /* Remove the last argument, which is now part of the opcode. */ |
2359 | free (arg_strings[1]); | |
2360 | arg_strings[1] = 0; | |
2361 | *pnum_args = 1; | |
2362 | ||
2363 | /* Translate the opcode. */ | |
2364 | sr_name = xtensa_sysreg_name (isa, sr); | |
2365 | /* Another special case for "WSR.INTSET".... */ | |
2366 | if (is_write && !is_user && !strcasecmp ("interrupt", sr_name)) | |
2367 | sr_name = "intset"; | |
4ec9d7d5 | 2368 | new_opname = concat (*popname, ".", sr_name, (char *) NULL); |
43cd72b9 BW |
2369 | free (*popname); |
2370 | *popname = new_opname; | |
2371 | ||
2372 | return 0; | |
2373 | } | |
2374 | ||
2375 | ||
2376 | static int | |
7fa3d080 | 2377 | xtensa_translate_old_userreg_ops (char **popname) |
43cd72b9 BW |
2378 | { |
2379 | xtensa_isa isa = xtensa_default_isa; | |
2380 | xtensa_sysreg sr; | |
2381 | char *opname, *new_opname; | |
2382 | const char *sr_name; | |
2383 | bfd_boolean has_underbar = FALSE; | |
2384 | ||
2385 | opname = *popname; | |
2386 | if (opname[0] == '_') | |
2387 | { | |
2388 | has_underbar = TRUE; | |
2389 | opname += 1; | |
2390 | } | |
2391 | ||
2392 | sr = xtensa_sysreg_lookup_name (isa, opname + 1); | |
2393 | if (sr != XTENSA_UNDEFINED) | |
2394 | { | |
2395 | /* The new default name ("nnn") is different from the old default | |
2396 | name ("URnnn"). The old default is handled below, and we don't | |
2397 | want to recognize [RW]nnn, so do nothing if the name is the (new) | |
2398 | default. */ | |
2399 | static char namebuf[10]; | |
2400 | sprintf (namebuf, "%d", xtensa_sysreg_number (isa, sr)); | |
2401 | if (strcmp (namebuf, opname + 1) == 0) | |
2402 | return 0; | |
2403 | } | |
2404 | else | |
2405 | { | |
2406 | offsetT val; | |
2407 | char *end; | |
2408 | ||
2409 | /* Only continue if the reg name is "URnnn". */ | |
2410 | if (opname[1] != 'u' || opname[2] != 'r') | |
2411 | return 0; | |
2412 | val = strtoul (opname + 3, &end, 10); | |
2413 | if (*end != '\0') | |
2414 | return 0; | |
2415 | ||
2416 | sr = xtensa_sysreg_lookup (isa, val, 1); | |
2417 | if (sr == XTENSA_UNDEFINED) | |
2418 | { | |
2419 | as_bad (_("invalid register number (%ld) for '%s'"), | |
dd49a749 | 2420 | (long) val, opname); |
43cd72b9 BW |
2421 | return -1; |
2422 | } | |
2423 | } | |
2424 | ||
2425 | /* Translate the opcode. */ | |
2426 | sr_name = xtensa_sysreg_name (isa, sr); | |
add39d23 | 2427 | new_opname = XNEWVEC (char, strlen (sr_name) + 6); |
43cd72b9 BW |
2428 | sprintf (new_opname, "%s%cur.%s", (has_underbar ? "_" : ""), |
2429 | opname[0], sr_name); | |
2430 | free (*popname); | |
2431 | *popname = new_opname; | |
2432 | ||
2433 | return 0; | |
2434 | } | |
2435 | ||
2436 | ||
2437 | static int | |
b9bb4a93 TS |
2438 | xtensa_translate_zero_immed (const char *old_op, |
2439 | const char *new_op, | |
7fa3d080 BW |
2440 | char **popname, |
2441 | int *pnum_args, | |
2442 | char **arg_strings) | |
43cd72b9 BW |
2443 | { |
2444 | char *opname; | |
2445 | offsetT val; | |
2446 | ||
2447 | opname = *popname; | |
9c2799c2 | 2448 | gas_assert (opname[0] != '_'); |
43cd72b9 BW |
2449 | |
2450 | if (strcmp (opname, old_op) != 0) | |
2451 | return 0; | |
e0001a05 | 2452 | |
43cd72b9 BW |
2453 | if (xg_check_num_args (pnum_args, 3, opname, arg_strings)) |
2454 | return -1; | |
2455 | if (xg_arg_is_constant (arg_strings[1], &val) && val == 0) | |
2456 | { | |
2457 | xg_replace_opname (popname, new_op); | |
2458 | free (arg_strings[1]); | |
2459 | arg_strings[1] = arg_strings[2]; | |
2460 | arg_strings[2] = 0; | |
2461 | *pnum_args = 2; | |
e0001a05 NC |
2462 | } |
2463 | ||
2464 | return 0; | |
2465 | } | |
2466 | ||
2467 | ||
2468 | /* If the instruction is an idiom (i.e., a built-in macro), translate it. | |
2469 | Returns non-zero if an error was found. */ | |
2470 | ||
2471 | static int | |
7fa3d080 | 2472 | xg_translate_idioms (char **popname, int *pnum_args, char **arg_strings) |
e0001a05 NC |
2473 | { |
2474 | char *opname = *popname; | |
2475 | bfd_boolean has_underbar = FALSE; | |
2476 | ||
2477 | if (*opname == '_') | |
2478 | { | |
2479 | has_underbar = TRUE; | |
2480 | opname += 1; | |
2481 | } | |
2482 | ||
2483 | if (strcmp (opname, "mov") == 0) | |
2484 | { | |
43cd72b9 | 2485 | if (use_transform () && !has_underbar && density_supported) |
e0001a05 NC |
2486 | xg_replace_opname (popname, "mov.n"); |
2487 | else | |
2488 | { | |
2489 | if (xg_check_num_args (pnum_args, 2, opname, arg_strings)) | |
2490 | return -1; | |
2491 | xg_replace_opname (popname, (has_underbar ? "_or" : "or")); | |
4ec9d7d5 | 2492 | arg_strings[2] = xstrdup (arg_strings[1]); |
e0001a05 NC |
2493 | *pnum_args = 3; |
2494 | } | |
2495 | return 0; | |
2496 | } | |
2497 | ||
2498 | if (strcmp (opname, "bbsi.l") == 0) | |
2499 | { | |
2500 | if (xg_check_num_args (pnum_args, 3, opname, arg_strings)) | |
2501 | return -1; | |
2502 | xg_replace_opname (popname, (has_underbar ? "_bbsi" : "bbsi")); | |
2503 | if (target_big_endian) | |
2504 | xg_reverse_shift_count (&arg_strings[1]); | |
2505 | return 0; | |
2506 | } | |
2507 | ||
2508 | if (strcmp (opname, "bbci.l") == 0) | |
2509 | { | |
2510 | if (xg_check_num_args (pnum_args, 3, opname, arg_strings)) | |
2511 | return -1; | |
2512 | xg_replace_opname (popname, (has_underbar ? "_bbci" : "bbci")); | |
2513 | if (target_big_endian) | |
2514 | xg_reverse_shift_count (&arg_strings[1]); | |
2515 | return 0; | |
2516 | } | |
2517 | ||
eb6d9dce | 2518 | /* Don't do anything special with NOPs inside FLIX instructions. They |
3739860c | 2519 | are handled elsewhere. Real NOP instructions are always available |
eb6d9dce BW |
2520 | in configurations with FLIX, so this should never be an issue but |
2521 | check for it anyway. */ | |
2522 | if (!cur_vinsn.inside_bundle && xtensa_nop_opcode == XTENSA_UNDEFINED | |
43cd72b9 | 2523 | && strcmp (opname, "nop") == 0) |
e0001a05 | 2524 | { |
43cd72b9 | 2525 | if (use_transform () && !has_underbar && density_supported) |
e0001a05 NC |
2526 | xg_replace_opname (popname, "nop.n"); |
2527 | else | |
2528 | { | |
2529 | if (xg_check_num_args (pnum_args, 0, opname, arg_strings)) | |
2530 | return -1; | |
2531 | xg_replace_opname (popname, (has_underbar ? "_or" : "or")); | |
4ec9d7d5 TS |
2532 | arg_strings[0] = xstrdup ("a1"); |
2533 | arg_strings[1] = xstrdup ("a1"); | |
2534 | arg_strings[2] = xstrdup ("a1"); | |
e0001a05 NC |
2535 | *pnum_args = 3; |
2536 | } | |
2537 | return 0; | |
2538 | } | |
2539 | ||
43cd72b9 BW |
2540 | /* Recognize [RW]UR and [RWX]SR. */ |
2541 | if ((((opname[0] == 'r' || opname[0] == 'w') | |
2542 | && (opname[1] == 'u' || opname[1] == 's')) | |
2543 | || (opname[0] == 'x' && opname[1] == 's')) | |
2544 | && opname[2] == 'r' | |
2545 | && opname[3] == '\0') | |
e0001a05 NC |
2546 | return xg_translate_sysreg_op (popname, pnum_args, arg_strings); |
2547 | ||
43cd72b9 BW |
2548 | /* Backward compatibility for RUR and WUR: Recognize [RW]UR<nnn> and |
2549 | [RW]<name> if <name> is the non-default name of a user register. */ | |
2550 | if ((opname[0] == 'r' || opname[0] == 'w') | |
2551 | && xtensa_opcode_lookup (xtensa_default_isa, opname) == XTENSA_UNDEFINED) | |
2552 | return xtensa_translate_old_userreg_ops (popname); | |
e0001a05 | 2553 | |
43cd72b9 BW |
2554 | /* Relax branches that don't allow comparisons against an immediate value |
2555 | of zero to the corresponding branches with implicit zero immediates. */ | |
2556 | if (!has_underbar && use_transform ()) | |
2557 | { | |
2558 | if (xtensa_translate_zero_immed ("bnei", "bnez", popname, | |
2559 | pnum_args, arg_strings)) | |
2560 | return -1; | |
e0001a05 | 2561 | |
43cd72b9 BW |
2562 | if (xtensa_translate_zero_immed ("beqi", "beqz", popname, |
2563 | pnum_args, arg_strings)) | |
2564 | return -1; | |
e0001a05 | 2565 | |
43cd72b9 BW |
2566 | if (xtensa_translate_zero_immed ("bgei", "bgez", popname, |
2567 | pnum_args, arg_strings)) | |
2568 | return -1; | |
e0001a05 | 2569 | |
43cd72b9 BW |
2570 | if (xtensa_translate_zero_immed ("blti", "bltz", popname, |
2571 | pnum_args, arg_strings)) | |
2572 | return -1; | |
2573 | } | |
e0001a05 | 2574 | |
43cd72b9 BW |
2575 | return 0; |
2576 | } | |
e0001a05 | 2577 | |
43cd72b9 BW |
2578 | \f |
2579 | /* Functions for dealing with the Xtensa ISA. */ | |
e0001a05 | 2580 | |
43cd72b9 BW |
2581 | /* Currently the assembler only allows us to use a single target per |
2582 | fragment. Because of this, only one operand for a given | |
2583 | instruction may be symbolic. If there is a PC-relative operand, | |
2584 | the last one is chosen. Otherwise, the result is the number of the | |
2585 | last immediate operand, and if there are none of those, we fail and | |
2586 | return -1. */ | |
e0001a05 | 2587 | |
7fa3d080 BW |
2588 | static int |
2589 | get_relaxable_immed (xtensa_opcode opcode) | |
43cd72b9 BW |
2590 | { |
2591 | int last_immed = -1; | |
2592 | int noperands, opi; | |
e0001a05 | 2593 | |
43cd72b9 BW |
2594 | if (opcode == XTENSA_UNDEFINED) |
2595 | return -1; | |
e0001a05 | 2596 | |
43cd72b9 BW |
2597 | noperands = xtensa_opcode_num_operands (xtensa_default_isa, opcode); |
2598 | for (opi = noperands - 1; opi >= 0; opi--) | |
2599 | { | |
2600 | if (xtensa_operand_is_visible (xtensa_default_isa, opcode, opi) == 0) | |
2601 | continue; | |
2602 | if (xtensa_operand_is_PCrelative (xtensa_default_isa, opcode, opi) == 1) | |
2603 | return opi; | |
2604 | if (last_immed == -1 | |
2605 | && xtensa_operand_is_register (xtensa_default_isa, opcode, opi) == 0) | |
2606 | last_immed = opi; | |
e0001a05 | 2607 | } |
43cd72b9 | 2608 | return last_immed; |
e0001a05 NC |
2609 | } |
2610 | ||
e0001a05 | 2611 | |
43cd72b9 | 2612 | static xtensa_opcode |
7fa3d080 | 2613 | get_opcode_from_buf (const char *buf, int slot) |
e0001a05 | 2614 | { |
43cd72b9 BW |
2615 | static xtensa_insnbuf insnbuf = NULL; |
2616 | static xtensa_insnbuf slotbuf = NULL; | |
2617 | xtensa_isa isa = xtensa_default_isa; | |
2618 | xtensa_format fmt; | |
2619 | ||
2620 | if (!insnbuf) | |
e0001a05 | 2621 | { |
43cd72b9 BW |
2622 | insnbuf = xtensa_insnbuf_alloc (isa); |
2623 | slotbuf = xtensa_insnbuf_alloc (isa); | |
e0001a05 | 2624 | } |
e0001a05 | 2625 | |
d77b99c9 | 2626 | xtensa_insnbuf_from_chars (isa, insnbuf, (const unsigned char *) buf, 0); |
43cd72b9 BW |
2627 | fmt = xtensa_format_decode (isa, insnbuf); |
2628 | if (fmt == XTENSA_UNDEFINED) | |
2629 | return XTENSA_UNDEFINED; | |
e0001a05 | 2630 | |
43cd72b9 BW |
2631 | if (slot >= xtensa_format_num_slots (isa, fmt)) |
2632 | return XTENSA_UNDEFINED; | |
e0001a05 | 2633 | |
43cd72b9 BW |
2634 | xtensa_format_get_slot (isa, fmt, slot, insnbuf, slotbuf); |
2635 | return xtensa_opcode_decode (isa, fmt, slot, slotbuf); | |
e0001a05 NC |
2636 | } |
2637 | ||
2638 | ||
43cd72b9 | 2639 | #ifdef TENSILICA_DEBUG |
e0001a05 | 2640 | |
43cd72b9 | 2641 | /* For debugging, print out the mapping of opcode numbers to opcodes. */ |
e0001a05 | 2642 | |
7fa3d080 BW |
2643 | static void |
2644 | xtensa_print_insn_table (void) | |
43cd72b9 BW |
2645 | { |
2646 | int num_opcodes, num_operands; | |
2647 | xtensa_opcode opcode; | |
2648 | xtensa_isa isa = xtensa_default_isa; | |
e0001a05 | 2649 | |
43cd72b9 BW |
2650 | num_opcodes = xtensa_isa_num_opcodes (xtensa_default_isa); |
2651 | for (opcode = 0; opcode < num_opcodes; opcode++) | |
e0001a05 | 2652 | { |
43cd72b9 BW |
2653 | int opn; |
2654 | fprintf (stderr, "%d: %s: ", opcode, xtensa_opcode_name (isa, opcode)); | |
2655 | num_operands = xtensa_opcode_num_operands (isa, opcode); | |
2656 | for (opn = 0; opn < num_operands; opn++) | |
2657 | { | |
2658 | if (xtensa_operand_is_visible (isa, opcode, opn) == 0) | |
2659 | continue; | |
2660 | if (xtensa_operand_is_register (isa, opcode, opn) == 1) | |
2661 | { | |
2662 | xtensa_regfile opnd_rf = | |
2663 | xtensa_operand_regfile (isa, opcode, opn); | |
2664 | fprintf (stderr, "%s ", xtensa_regfile_shortname (isa, opnd_rf)); | |
2665 | } | |
2666 | else if (xtensa_operand_is_PCrelative (isa, opcode, opn) == 1) | |
2667 | fputs ("[lLr] ", stderr); | |
2668 | else | |
2669 | fputs ("i ", stderr); | |
2670 | } | |
2671 | fprintf (stderr, "\n"); | |
e0001a05 | 2672 | } |
e0001a05 NC |
2673 | } |
2674 | ||
2675 | ||
43cd72b9 | 2676 | static void |
7fa3d080 | 2677 | print_vliw_insn (xtensa_insnbuf vbuf) |
e0001a05 | 2678 | { |
e0001a05 | 2679 | xtensa_isa isa = xtensa_default_isa; |
43cd72b9 BW |
2680 | xtensa_format f = xtensa_format_decode (isa, vbuf); |
2681 | xtensa_insnbuf sbuf = xtensa_insnbuf_alloc (isa); | |
2682 | int op; | |
e0001a05 | 2683 | |
43cd72b9 | 2684 | fprintf (stderr, "format = %d\n", f); |
e0001a05 | 2685 | |
43cd72b9 BW |
2686 | for (op = 0; op < xtensa_format_num_slots (isa, f); op++) |
2687 | { | |
2688 | xtensa_opcode opcode; | |
2689 | const char *opname; | |
2690 | int operands; | |
2691 | ||
2692 | xtensa_format_get_slot (isa, f, op, vbuf, sbuf); | |
2693 | opcode = xtensa_opcode_decode (isa, f, op, sbuf); | |
2694 | opname = xtensa_opcode_name (isa, opcode); | |
2695 | ||
2696 | fprintf (stderr, "op in slot %i is %s;\n", op, opname); | |
2697 | fprintf (stderr, " operands = "); | |
2698 | for (operands = 0; | |
2699 | operands < xtensa_opcode_num_operands (isa, opcode); | |
2700 | operands++) | |
2701 | { | |
2702 | unsigned int val; | |
2703 | if (xtensa_operand_is_visible (isa, opcode, operands) == 0) | |
2704 | continue; | |
2705 | xtensa_operand_get_field (isa, opcode, operands, f, op, sbuf, &val); | |
2706 | xtensa_operand_decode (isa, opcode, operands, &val); | |
2707 | fprintf (stderr, "%d ", val); | |
2708 | } | |
2709 | fprintf (stderr, "\n"); | |
2710 | } | |
2711 | xtensa_insnbuf_free (isa, sbuf); | |
e0001a05 NC |
2712 | } |
2713 | ||
43cd72b9 BW |
2714 | #endif /* TENSILICA_DEBUG */ |
2715 | ||
e0001a05 NC |
2716 | |
2717 | static bfd_boolean | |
7fa3d080 | 2718 | is_direct_call_opcode (xtensa_opcode opcode) |
e0001a05 | 2719 | { |
43cd72b9 BW |
2720 | xtensa_isa isa = xtensa_default_isa; |
2721 | int n, num_operands; | |
e0001a05 | 2722 | |
64b607e6 | 2723 | if (xtensa_opcode_is_call (isa, opcode) != 1) |
e0001a05 NC |
2724 | return FALSE; |
2725 | ||
43cd72b9 BW |
2726 | num_operands = xtensa_opcode_num_operands (isa, opcode); |
2727 | for (n = 0; n < num_operands; n++) | |
2728 | { | |
2729 | if (xtensa_operand_is_register (isa, opcode, n) == 0 | |
2730 | && xtensa_operand_is_PCrelative (isa, opcode, n) == 1) | |
2731 | return TRUE; | |
2732 | } | |
2733 | return FALSE; | |
e0001a05 NC |
2734 | } |
2735 | ||
2736 | ||
43cd72b9 BW |
2737 | /* Convert from BFD relocation type code to slot and operand number. |
2738 | Returns non-zero on failure. */ | |
e0001a05 | 2739 | |
43cd72b9 | 2740 | static int |
7fa3d080 | 2741 | decode_reloc (bfd_reloc_code_real_type reloc, int *slot, bfd_boolean *is_alt) |
e0001a05 | 2742 | { |
43cd72b9 BW |
2743 | if (reloc >= BFD_RELOC_XTENSA_SLOT0_OP |
2744 | && reloc <= BFD_RELOC_XTENSA_SLOT14_OP) | |
e0001a05 | 2745 | { |
43cd72b9 BW |
2746 | *slot = reloc - BFD_RELOC_XTENSA_SLOT0_OP; |
2747 | *is_alt = FALSE; | |
e0001a05 | 2748 | } |
43cd72b9 BW |
2749 | else if (reloc >= BFD_RELOC_XTENSA_SLOT0_ALT |
2750 | && reloc <= BFD_RELOC_XTENSA_SLOT14_ALT) | |
e0001a05 | 2751 | { |
43cd72b9 BW |
2752 | *slot = reloc - BFD_RELOC_XTENSA_SLOT0_ALT; |
2753 | *is_alt = TRUE; | |
e0001a05 | 2754 | } |
43cd72b9 BW |
2755 | else |
2756 | return -1; | |
2757 | ||
2758 | return 0; | |
e0001a05 NC |
2759 | } |
2760 | ||
2761 | ||
43cd72b9 BW |
2762 | /* Convert from slot number to BFD relocation type code for the |
2763 | standard PC-relative relocations. Return BFD_RELOC_NONE on | |
2764 | failure. */ | |
e0001a05 | 2765 | |
43cd72b9 | 2766 | static bfd_reloc_code_real_type |
7fa3d080 | 2767 | encode_reloc (int slot) |
e0001a05 | 2768 | { |
43cd72b9 BW |
2769 | if (slot < 0 || slot > 14) |
2770 | return BFD_RELOC_NONE; | |
2771 | ||
2772 | return BFD_RELOC_XTENSA_SLOT0_OP + slot; | |
e0001a05 NC |
2773 | } |
2774 | ||
2775 | ||
43cd72b9 BW |
2776 | /* Convert from slot numbers to BFD relocation type code for the |
2777 | "alternate" relocations. Return BFD_RELOC_NONE on failure. */ | |
e0001a05 | 2778 | |
43cd72b9 | 2779 | static bfd_reloc_code_real_type |
7fa3d080 | 2780 | encode_alt_reloc (int slot) |
e0001a05 | 2781 | { |
43cd72b9 BW |
2782 | if (slot < 0 || slot > 14) |
2783 | return BFD_RELOC_NONE; | |
2784 | ||
2785 | return BFD_RELOC_XTENSA_SLOT0_ALT + slot; | |
e0001a05 NC |
2786 | } |
2787 | ||
2788 | ||
2789 | static void | |
7fa3d080 BW |
2790 | xtensa_insnbuf_set_operand (xtensa_insnbuf slotbuf, |
2791 | xtensa_format fmt, | |
2792 | int slot, | |
2793 | xtensa_opcode opcode, | |
2794 | int operand, | |
2795 | uint32 value, | |
2796 | const char *file, | |
2797 | unsigned int line) | |
e0001a05 | 2798 | { |
e0001a05 NC |
2799 | uint32 valbuf = value; |
2800 | ||
43cd72b9 | 2801 | if (xtensa_operand_encode (xtensa_default_isa, opcode, operand, &valbuf)) |
e0001a05 | 2802 | { |
43cd72b9 BW |
2803 | if (xtensa_operand_is_PCrelative (xtensa_default_isa, opcode, operand) |
2804 | == 1) | |
2805 | as_bad_where ((char *) file, line, | |
3739860c | 2806 | _("operand %d of '%s' has out of range value '%u'"), |
d7c531cd BW |
2807 | operand + 1, |
2808 | xtensa_opcode_name (xtensa_default_isa, opcode), | |
2809 | value); | |
43cd72b9 BW |
2810 | else |
2811 | as_bad_where ((char *) file, line, | |
d7c531cd BW |
2812 | _("operand %d of '%s' has invalid value '%u'"), |
2813 | operand + 1, | |
2814 | xtensa_opcode_name (xtensa_default_isa, opcode), | |
2815 | value); | |
43cd72b9 | 2816 | return; |
e0001a05 NC |
2817 | } |
2818 | ||
43cd72b9 BW |
2819 | xtensa_operand_set_field (xtensa_default_isa, opcode, operand, fmt, slot, |
2820 | slotbuf, valbuf); | |
e0001a05 NC |
2821 | } |
2822 | ||
2823 | ||
2824 | static uint32 | |
7fa3d080 BW |
2825 | xtensa_insnbuf_get_operand (xtensa_insnbuf slotbuf, |
2826 | xtensa_format fmt, | |
2827 | int slot, | |
2828 | xtensa_opcode opcode, | |
2829 | int opnum) | |
e0001a05 | 2830 | { |
43cd72b9 BW |
2831 | uint32 val = 0; |
2832 | (void) xtensa_operand_get_field (xtensa_default_isa, opcode, opnum, | |
2833 | fmt, slot, slotbuf, &val); | |
2834 | (void) xtensa_operand_decode (xtensa_default_isa, opcode, opnum, &val); | |
2835 | return val; | |
e0001a05 NC |
2836 | } |
2837 | ||
e0001a05 | 2838 | \f |
7fa3d080 | 2839 | /* Checks for rules from xtensa-relax tables. */ |
e0001a05 | 2840 | |
7fa3d080 BW |
2841 | /* The routine xg_instruction_matches_option_term must return TRUE |
2842 | when a given option term is true. The meaning of all of the option | |
19e8f41a | 2843 | terms is given interpretation by this function. */ |
e0001a05 | 2844 | |
7fa3d080 | 2845 | static bfd_boolean |
19e8f41a | 2846 | xg_instruction_matches_option_term (TInsn *insn, const ReqOrOption *option) |
e0001a05 | 2847 | { |
7fa3d080 BW |
2848 | if (strcmp (option->option_name, "realnop") == 0 |
2849 | || strncmp (option->option_name, "IsaUse", 6) == 0) | |
2850 | { | |
2851 | /* These conditions were evaluated statically when building the | |
2852 | relaxation table. There's no need to reevaluate them now. */ | |
2853 | return TRUE; | |
2854 | } | |
19e8f41a BW |
2855 | else if (strcmp (option->option_name, "FREEREG") == 0) |
2856 | return insn->extra_arg.X_op == O_register; | |
7fa3d080 BW |
2857 | else |
2858 | { | |
2859 | as_fatal (_("internal error: unknown option name '%s'"), | |
2860 | option->option_name); | |
2861 | } | |
e0001a05 NC |
2862 | } |
2863 | ||
2864 | ||
7fa3d080 BW |
2865 | static bfd_boolean |
2866 | xg_instruction_matches_or_options (TInsn *insn, | |
2867 | const ReqOrOptionList *or_option) | |
e0001a05 | 2868 | { |
7fa3d080 BW |
2869 | const ReqOrOption *option; |
2870 | /* Must match each of the AND terms. */ | |
2871 | for (option = or_option; option != NULL; option = option->next) | |
e0001a05 | 2872 | { |
7fa3d080 BW |
2873 | if (xg_instruction_matches_option_term (insn, option)) |
2874 | return TRUE; | |
e0001a05 | 2875 | } |
7fa3d080 | 2876 | return FALSE; |
e0001a05 NC |
2877 | } |
2878 | ||
2879 | ||
7fa3d080 BW |
2880 | static bfd_boolean |
2881 | xg_instruction_matches_options (TInsn *insn, const ReqOptionList *options) | |
e0001a05 | 2882 | { |
7fa3d080 BW |
2883 | const ReqOption *req_options; |
2884 | /* Must match each of the AND terms. */ | |
2885 | for (req_options = options; | |
2886 | req_options != NULL; | |
2887 | req_options = req_options->next) | |
e0001a05 | 2888 | { |
7fa3d080 BW |
2889 | /* Must match one of the OR clauses. */ |
2890 | if (!xg_instruction_matches_or_options (insn, | |
2891 | req_options->or_option_terms)) | |
2892 | return FALSE; | |
e0001a05 | 2893 | } |
7fa3d080 | 2894 | return TRUE; |
e0001a05 NC |
2895 | } |
2896 | ||
2897 | ||
7fa3d080 | 2898 | /* Return the transition rule that matches or NULL if none matches. */ |
e0001a05 | 2899 | |
7fa3d080 BW |
2900 | static bfd_boolean |
2901 | xg_instruction_matches_rule (TInsn *insn, TransitionRule *rule) | |
e0001a05 | 2902 | { |
7fa3d080 | 2903 | PreconditionList *condition_l; |
e0001a05 | 2904 | |
7fa3d080 BW |
2905 | if (rule->opcode != insn->opcode) |
2906 | return FALSE; | |
e0001a05 | 2907 | |
7fa3d080 BW |
2908 | for (condition_l = rule->conditions; |
2909 | condition_l != NULL; | |
2910 | condition_l = condition_l->next) | |
e0001a05 | 2911 | { |
7fa3d080 BW |
2912 | expressionS *exp1; |
2913 | expressionS *exp2; | |
2914 | Precondition *cond = condition_l->precond; | |
e0001a05 | 2915 | |
7fa3d080 | 2916 | switch (cond->typ) |
e0001a05 | 2917 | { |
7fa3d080 BW |
2918 | case OP_CONSTANT: |
2919 | /* The expression must be the constant. */ | |
9c2799c2 | 2920 | gas_assert (cond->op_num < insn->ntok); |
7fa3d080 BW |
2921 | exp1 = &insn->tok[cond->op_num]; |
2922 | if (expr_is_const (exp1)) | |
2923 | { | |
2924 | switch (cond->cmp) | |
2925 | { | |
2926 | case OP_EQUAL: | |
2927 | if (get_expr_const (exp1) != cond->op_data) | |
2928 | return FALSE; | |
2929 | break; | |
2930 | case OP_NOTEQUAL: | |
2931 | if (get_expr_const (exp1) == cond->op_data) | |
2932 | return FALSE; | |
2933 | break; | |
2934 | default: | |
2935 | return FALSE; | |
2936 | } | |
2937 | } | |
2938 | else if (expr_is_register (exp1)) | |
2939 | { | |
2940 | switch (cond->cmp) | |
2941 | { | |
2942 | case OP_EQUAL: | |
2943 | if (get_expr_register (exp1) != cond->op_data) | |
2944 | return FALSE; | |
2945 | break; | |
2946 | case OP_NOTEQUAL: | |
2947 | if (get_expr_register (exp1) == cond->op_data) | |
2948 | return FALSE; | |
2949 | break; | |
2950 | default: | |
2951 | return FALSE; | |
2952 | } | |
2953 | } | |
2954 | else | |
2955 | return FALSE; | |
2956 | break; | |
2957 | ||
2958 | case OP_OPERAND: | |
9c2799c2 NC |
2959 | gas_assert (cond->op_num < insn->ntok); |
2960 | gas_assert (cond->op_data < insn->ntok); | |
7fa3d080 BW |
2961 | exp1 = &insn->tok[cond->op_num]; |
2962 | exp2 = &insn->tok[cond->op_data]; | |
2963 | ||
2964 | switch (cond->cmp) | |
2965 | { | |
2966 | case OP_EQUAL: | |
2967 | if (!expr_is_equal (exp1, exp2)) | |
2968 | return FALSE; | |
2969 | break; | |
2970 | case OP_NOTEQUAL: | |
2971 | if (expr_is_equal (exp1, exp2)) | |
2972 | return FALSE; | |
2973 | break; | |
2974 | } | |
2975 | break; | |
2976 | ||
2977 | case OP_LITERAL: | |
2978 | case OP_LABEL: | |
2979 | default: | |
2980 | return FALSE; | |
2981 | } | |
2982 | } | |
2983 | if (!xg_instruction_matches_options (insn, rule->options)) | |
2984 | return FALSE; | |
2985 | ||
2986 | return TRUE; | |
2987 | } | |
2988 | ||
2989 | ||
2990 | static int | |
2991 | transition_rule_cmp (const TransitionRule *a, const TransitionRule *b) | |
2992 | { | |
2993 | bfd_boolean a_greater = FALSE; | |
2994 | bfd_boolean b_greater = FALSE; | |
2995 | ||
2996 | ReqOptionList *l_a = a->options; | |
2997 | ReqOptionList *l_b = b->options; | |
2998 | ||
2999 | /* We only care if they both are the same except for | |
3000 | a const16 vs. an l32r. */ | |
3001 | ||
3002 | while (l_a && l_b && ((l_a->next == NULL) == (l_b->next == NULL))) | |
3003 | { | |
3004 | ReqOrOptionList *l_or_a = l_a->or_option_terms; | |
3005 | ReqOrOptionList *l_or_b = l_b->or_option_terms; | |
3006 | while (l_or_a && l_or_b && ((l_a->next == NULL) == (l_b->next == NULL))) | |
3007 | { | |
3008 | if (l_or_a->is_true != l_or_b->is_true) | |
3009 | return 0; | |
3010 | if (strcmp (l_or_a->option_name, l_or_b->option_name) != 0) | |
3011 | { | |
3012 | /* This is the case we care about. */ | |
3013 | if (strcmp (l_or_a->option_name, "IsaUseConst16") == 0 | |
3014 | && strcmp (l_or_b->option_name, "IsaUseL32R") == 0) | |
3015 | { | |
3016 | if (prefer_const16) | |
3017 | a_greater = TRUE; | |
3018 | else | |
3019 | b_greater = TRUE; | |
3020 | } | |
3021 | else if (strcmp (l_or_a->option_name, "IsaUseL32R") == 0 | |
3022 | && strcmp (l_or_b->option_name, "IsaUseConst16") == 0) | |
3023 | { | |
3024 | if (prefer_const16) | |
3025 | b_greater = TRUE; | |
3026 | else | |
3027 | a_greater = TRUE; | |
3028 | } | |
3029 | else | |
3030 | return 0; | |
3031 | } | |
3032 | l_or_a = l_or_a->next; | |
3033 | l_or_b = l_or_b->next; | |
3034 | } | |
3035 | if (l_or_a || l_or_b) | |
3036 | return 0; | |
3037 | ||
3038 | l_a = l_a->next; | |
3039 | l_b = l_b->next; | |
3040 | } | |
3041 | if (l_a || l_b) | |
3042 | return 0; | |
3043 | ||
3044 | /* Incomparable if the substitution was used differently in two cases. */ | |
3045 | if (a_greater && b_greater) | |
3046 | return 0; | |
3047 | ||
3048 | if (b_greater) | |
3049 | return 1; | |
3050 | if (a_greater) | |
3051 | return -1; | |
3052 | ||
3053 | return 0; | |
3054 | } | |
3055 | ||
3056 | ||
3057 | static TransitionRule * | |
3058 | xg_instruction_match (TInsn *insn) | |
3059 | { | |
3060 | TransitionTable *table = xg_build_simplify_table (&transition_rule_cmp); | |
3061 | TransitionList *l; | |
9c2799c2 | 3062 | gas_assert (insn->opcode < table->num_opcodes); |
7fa3d080 BW |
3063 | |
3064 | /* Walk through all of the possible transitions. */ | |
3065 | for (l = table->table[insn->opcode]; l != NULL; l = l->next) | |
3066 | { | |
3067 | TransitionRule *rule = l->rule; | |
3068 | if (xg_instruction_matches_rule (insn, rule)) | |
3069 | return rule; | |
3070 | } | |
3071 | return NULL; | |
3072 | } | |
3073 | ||
3074 | \f | |
3075 | /* Various Other Internal Functions. */ | |
3076 | ||
3077 | static bfd_boolean | |
3078 | is_unique_insn_expansion (TransitionRule *r) | |
3079 | { | |
3080 | if (!r->to_instr || r->to_instr->next != NULL) | |
3081 | return FALSE; | |
3082 | if (r->to_instr->typ != INSTR_INSTR) | |
3083 | return FALSE; | |
3084 | return TRUE; | |
3085 | } | |
3086 | ||
3087 | ||
84b08ed9 BW |
3088 | /* Check if there is exactly one relaxation for INSN that converts it to |
3089 | another instruction of equal or larger size. If so, and if TARG is | |
3090 | non-null, go ahead and generate the relaxed instruction into TARG. If | |
3091 | NARROW_ONLY is true, then only consider relaxations that widen a narrow | |
3092 | instruction, i.e., ignore relaxations that convert to an instruction of | |
3093 | equal size. In some contexts where this function is used, only | |
c138bc38 | 3094 | a single widening is allowed and the NARROW_ONLY argument is used to |
84b08ed9 BW |
3095 | exclude cases like ADDI being "widened" to an ADDMI, which may |
3096 | later be relaxed to an ADDMI/ADDI pair. */ | |
7fa3d080 | 3097 | |
84b08ed9 BW |
3098 | bfd_boolean |
3099 | xg_is_single_relaxable_insn (TInsn *insn, TInsn *targ, bfd_boolean narrow_only) | |
7fa3d080 BW |
3100 | { |
3101 | TransitionTable *table = xg_build_widen_table (&transition_rule_cmp); | |
3102 | TransitionList *l; | |
84b08ed9 | 3103 | TransitionRule *match = 0; |
7fa3d080 | 3104 | |
9c2799c2 NC |
3105 | gas_assert (insn->insn_type == ITYPE_INSN); |
3106 | gas_assert (insn->opcode < table->num_opcodes); | |
7fa3d080 BW |
3107 | |
3108 | for (l = table->table[insn->opcode]; l != NULL; l = l->next) | |
3109 | { | |
3110 | TransitionRule *rule = l->rule; | |
3111 | ||
3112 | if (xg_instruction_matches_rule (insn, rule) | |
84b08ed9 BW |
3113 | && is_unique_insn_expansion (rule) |
3114 | && (xg_get_single_size (insn->opcode) + (narrow_only ? 1 : 0) | |
3115 | <= xg_get_single_size (rule->to_instr->opcode))) | |
7fa3d080 | 3116 | { |
84b08ed9 BW |
3117 | if (match) |
3118 | return FALSE; | |
3119 | match = rule; | |
7fa3d080 BW |
3120 | } |
3121 | } | |
84b08ed9 BW |
3122 | if (!match) |
3123 | return FALSE; | |
3124 | ||
3125 | if (targ) | |
3126 | xg_build_to_insn (targ, insn, match->to_instr); | |
3127 | return TRUE; | |
7fa3d080 BW |
3128 | } |
3129 | ||
3130 | ||
3131 | /* Return the maximum number of bytes this opcode can expand to. */ | |
3132 | ||
3133 | static int | |
3134 | xg_get_max_insn_widen_size (xtensa_opcode opcode) | |
3135 | { | |
3136 | TransitionTable *table = xg_build_widen_table (&transition_rule_cmp); | |
3137 | TransitionList *l; | |
3138 | int max_size = xg_get_single_size (opcode); | |
3139 | ||
9c2799c2 | 3140 | gas_assert (opcode < table->num_opcodes); |
7fa3d080 BW |
3141 | |
3142 | for (l = table->table[opcode]; l != NULL; l = l->next) | |
3143 | { | |
3144 | TransitionRule *rule = l->rule; | |
3145 | BuildInstr *build_list; | |
3146 | int this_size = 0; | |
3147 | ||
3148 | if (!rule) | |
3149 | continue; | |
3150 | build_list = rule->to_instr; | |
3151 | if (is_unique_insn_expansion (rule)) | |
3152 | { | |
9c2799c2 | 3153 | gas_assert (build_list->typ == INSTR_INSTR); |
7fa3d080 BW |
3154 | this_size = xg_get_max_insn_widen_size (build_list->opcode); |
3155 | } | |
3156 | else | |
3157 | for (; build_list != NULL; build_list = build_list->next) | |
3158 | { | |
3159 | switch (build_list->typ) | |
3160 | { | |
3161 | case INSTR_INSTR: | |
3162 | this_size += xg_get_single_size (build_list->opcode); | |
3163 | break; | |
3164 | case INSTR_LITERAL_DEF: | |
3165 | case INSTR_LABEL_DEF: | |
e0001a05 NC |
3166 | default: |
3167 | break; | |
3168 | } | |
3169 | } | |
3170 | if (this_size > max_size) | |
3171 | max_size = this_size; | |
3172 | } | |
3173 | return max_size; | |
3174 | } | |
3175 | ||
3176 | ||
3177 | /* Return the maximum number of literal bytes this opcode can generate. */ | |
3178 | ||
7fa3d080 BW |
3179 | static int |
3180 | xg_get_max_insn_widen_literal_size (xtensa_opcode opcode) | |
e0001a05 | 3181 | { |
43cd72b9 | 3182 | TransitionTable *table = xg_build_widen_table (&transition_rule_cmp); |
e0001a05 NC |
3183 | TransitionList *l; |
3184 | int max_size = 0; | |
3185 | ||
9c2799c2 | 3186 | gas_assert (opcode < table->num_opcodes); |
e0001a05 NC |
3187 | |
3188 | for (l = table->table[opcode]; l != NULL; l = l->next) | |
3189 | { | |
3190 | TransitionRule *rule = l->rule; | |
3191 | BuildInstr *build_list; | |
3192 | int this_size = 0; | |
3193 | ||
3194 | if (!rule) | |
3195 | continue; | |
3196 | build_list = rule->to_instr; | |
3197 | if (is_unique_insn_expansion (rule)) | |
3198 | { | |
9c2799c2 | 3199 | gas_assert (build_list->typ == INSTR_INSTR); |
e0001a05 NC |
3200 | this_size = xg_get_max_insn_widen_literal_size (build_list->opcode); |
3201 | } | |
3202 | else | |
3203 | for (; build_list != NULL; build_list = build_list->next) | |
3204 | { | |
3205 | switch (build_list->typ) | |
3206 | { | |
3207 | case INSTR_LITERAL_DEF: | |
43cd72b9 | 3208 | /* Hard-coded 4-byte literal. */ |
e0001a05 NC |
3209 | this_size += 4; |
3210 | break; | |
3211 | case INSTR_INSTR: | |
3212 | case INSTR_LABEL_DEF: | |
3213 | default: | |
3214 | break; | |
3215 | } | |
3216 | } | |
3217 | if (this_size > max_size) | |
3218 | max_size = this_size; | |
3219 | } | |
3220 | return max_size; | |
3221 | } | |
3222 | ||
3223 | ||
7fa3d080 BW |
3224 | static bfd_boolean |
3225 | xg_is_relaxable_insn (TInsn *insn, int lateral_steps) | |
3226 | { | |
3227 | int steps_taken = 0; | |
3228 | TransitionTable *table = xg_build_widen_table (&transition_rule_cmp); | |
3229 | TransitionList *l; | |
3230 | ||
9c2799c2 NC |
3231 | gas_assert (insn->insn_type == ITYPE_INSN); |
3232 | gas_assert (insn->opcode < table->num_opcodes); | |
7fa3d080 BW |
3233 | |
3234 | for (l = table->table[insn->opcode]; l != NULL; l = l->next) | |
3235 | { | |
3236 | TransitionRule *rule = l->rule; | |
3237 | ||
3238 | if (xg_instruction_matches_rule (insn, rule)) | |
3239 | { | |
3240 | if (steps_taken == lateral_steps) | |
3241 | return TRUE; | |
3242 | steps_taken++; | |
3243 | } | |
3244 | } | |
3245 | return FALSE; | |
3246 | } | |
3247 | ||
3248 | ||
3249 | static symbolS * | |
3250 | get_special_literal_symbol (void) | |
3251 | { | |
3252 | static symbolS *sym = NULL; | |
3253 | ||
3254 | if (sym == NULL) | |
3255 | sym = symbol_find_or_make ("SPECIAL_LITERAL0\001"); | |
3256 | return sym; | |
3257 | } | |
3258 | ||
3259 | ||
3260 | static symbolS * | |
3261 | get_special_label_symbol (void) | |
3262 | { | |
3263 | static symbolS *sym = NULL; | |
3264 | ||
3265 | if (sym == NULL) | |
3266 | sym = symbol_find_or_make ("SPECIAL_LABEL0\001"); | |
3267 | return sym; | |
3268 | } | |
3269 | ||
3270 | ||
3271 | static bfd_boolean | |
3272 | xg_valid_literal_expression (const expressionS *exp) | |
3273 | { | |
3274 | switch (exp->X_op) | |
3275 | { | |
3276 | case O_constant: | |
3277 | case O_symbol: | |
3278 | case O_big: | |
3279 | case O_uminus: | |
3280 | case O_subtract: | |
3281 | case O_pltrel: | |
1bbb5f21 | 3282 | case O_pcrel: |
28dbbc02 BW |
3283 | case O_tlsfunc: |
3284 | case O_tlsarg: | |
3285 | case O_tpoff: | |
3286 | case O_dtpoff: | |
7fa3d080 BW |
3287 | return TRUE; |
3288 | default: | |
3289 | return FALSE; | |
3290 | } | |
3291 | } | |
3292 | ||
3293 | ||
3294 | /* This will check to see if the value can be converted into the | |
3295 | operand type. It will return TRUE if it does not fit. */ | |
3296 | ||
3297 | static bfd_boolean | |
3298 | xg_check_operand (int32 value, xtensa_opcode opcode, int operand) | |
3299 | { | |
3300 | uint32 valbuf = value; | |
3301 | if (xtensa_operand_encode (xtensa_default_isa, opcode, operand, &valbuf)) | |
3302 | return TRUE; | |
3303 | return FALSE; | |
3304 | } | |
3305 | ||
3306 | ||
3307 | /* Assumes: All immeds are constants. Check that all constants fit | |
3308 | into their immeds; return FALSE if not. */ | |
3309 | ||
3310 | static bfd_boolean | |
3311 | xg_immeds_fit (const TInsn *insn) | |
3312 | { | |
3313 | xtensa_isa isa = xtensa_default_isa; | |
3314 | int i; | |
3315 | ||
3316 | int n = insn->ntok; | |
9c2799c2 | 3317 | gas_assert (insn->insn_type == ITYPE_INSN); |
7fa3d080 BW |
3318 | for (i = 0; i < n; ++i) |
3319 | { | |
91d6fa6a NC |
3320 | const expressionS *exp = &insn->tok[i]; |
3321 | ||
7fa3d080 BW |
3322 | if (xtensa_operand_is_register (isa, insn->opcode, i) == 1) |
3323 | continue; | |
3324 | ||
91d6fa6a | 3325 | switch (exp->X_op) |
7fa3d080 BW |
3326 | { |
3327 | case O_register: | |
3328 | case O_constant: | |
91d6fa6a | 3329 | if (xg_check_operand (exp->X_add_number, insn->opcode, i)) |
7fa3d080 BW |
3330 | return FALSE; |
3331 | break; | |
3332 | ||
3333 | default: | |
3334 | /* The symbol should have a fixup associated with it. */ | |
9c2799c2 | 3335 | gas_assert (FALSE); |
7fa3d080 BW |
3336 | break; |
3337 | } | |
3338 | } | |
3339 | return TRUE; | |
3340 | } | |
3341 | ||
3342 | ||
3343 | /* This should only be called after we have an initial | |
3344 | estimate of the addresses. */ | |
3345 | ||
3346 | static bfd_boolean | |
3347 | xg_symbolic_immeds_fit (const TInsn *insn, | |
3348 | segT pc_seg, | |
3349 | fragS *pc_frag, | |
3350 | offsetT pc_offset, | |
3351 | long stretch) | |
e0001a05 | 3352 | { |
7fa3d080 BW |
3353 | xtensa_isa isa = xtensa_default_isa; |
3354 | symbolS *symbolP; | |
3355 | fragS *sym_frag; | |
3356 | offsetT target, pc; | |
3357 | uint32 new_offset; | |
3358 | int i; | |
3359 | int n = insn->ntok; | |
e0001a05 | 3360 | |
9c2799c2 | 3361 | gas_assert (insn->insn_type == ITYPE_INSN); |
e0001a05 | 3362 | |
7fa3d080 | 3363 | for (i = 0; i < n; ++i) |
e0001a05 | 3364 | { |
91d6fa6a NC |
3365 | const expressionS *exp = &insn->tok[i]; |
3366 | ||
7fa3d080 BW |
3367 | if (xtensa_operand_is_register (isa, insn->opcode, i) == 1) |
3368 | continue; | |
e0001a05 | 3369 | |
91d6fa6a | 3370 | switch (exp->X_op) |
e0001a05 | 3371 | { |
7fa3d080 BW |
3372 | case O_register: |
3373 | case O_constant: | |
91d6fa6a | 3374 | if (xg_check_operand (exp->X_add_number, insn->opcode, i)) |
7fa3d080 BW |
3375 | return FALSE; |
3376 | break; | |
e0001a05 | 3377 | |
7fa3d080 BW |
3378 | case O_lo16: |
3379 | case O_hi16: | |
3380 | /* Check for the worst case. */ | |
3381 | if (xg_check_operand (0xffff, insn->opcode, i)) | |
3382 | return FALSE; | |
3383 | break; | |
e0001a05 | 3384 | |
7fa3d080 | 3385 | case O_symbol: |
7c834684 | 3386 | /* We only allow symbols for PC-relative references. |
7fa3d080 | 3387 | If pc_frag == 0, then we don't have frag locations yet. */ |
7c834684 BW |
3388 | if (pc_frag == 0 |
3389 | || xtensa_operand_is_PCrelative (isa, insn->opcode, i) == 0) | |
7fa3d080 | 3390 | return FALSE; |
e0001a05 | 3391 | |
8e6bc631 BW |
3392 | /* If it is a weak symbol or a symbol in a different section, |
3393 | it cannot be known to fit at assembly time. */ | |
91d6fa6a NC |
3394 | if (S_IS_WEAK (exp->X_add_symbol) |
3395 | || S_GET_SEGMENT (exp->X_add_symbol) != pc_seg) | |
7c834684 | 3396 | { |
8e6bc631 | 3397 | /* For a direct call with --no-longcalls, be optimistic and |
38f9cb7f BW |
3398 | assume it will be in range. If the symbol is weak and |
3399 | undefined, it may remain undefined at link-time, in which | |
3400 | case it will have a zero value and almost certainly be out | |
3401 | of range for a direct call; thus, relax for undefined weak | |
3402 | symbols even if longcalls is not enabled. */ | |
8e6bc631 | 3403 | if (is_direct_call_opcode (insn->opcode) |
38f9cb7f | 3404 | && ! pc_frag->tc_frag_data.use_longcalls |
91d6fa6a NC |
3405 | && (! S_IS_WEAK (exp->X_add_symbol) |
3406 | || S_IS_DEFINED (exp->X_add_symbol))) | |
7c834684 | 3407 | return TRUE; |
7c834684 | 3408 | |
8e6bc631 BW |
3409 | return FALSE; |
3410 | } | |
e0001a05 | 3411 | |
91d6fa6a | 3412 | symbolP = exp->X_add_symbol; |
7fa3d080 | 3413 | sym_frag = symbol_get_frag (symbolP); |
91d6fa6a | 3414 | target = S_GET_VALUE (symbolP) + exp->X_add_number; |
7fa3d080 | 3415 | pc = pc_frag->fr_address + pc_offset; |
e0001a05 | 3416 | |
7fa3d080 BW |
3417 | /* If frag has yet to be reached on this pass, assume it |
3418 | will move by STRETCH just as we did. If this is not so, | |
3419 | it will be because some frag between grows, and that will | |
3420 | force another pass. Beware zero-length frags. There | |
3421 | should be a faster way to do this. */ | |
3422 | ||
3423 | if (stretch != 0 | |
3424 | && sym_frag->relax_marker != pc_frag->relax_marker | |
3425 | && S_GET_SEGMENT (symbolP) == pc_seg) | |
3426 | { | |
3427 | target += stretch; | |
3428 | } | |
c138bc38 | 3429 | |
7fa3d080 BW |
3430 | new_offset = target; |
3431 | xtensa_operand_do_reloc (isa, insn->opcode, i, &new_offset, pc); | |
3432 | if (xg_check_operand (new_offset, insn->opcode, i)) | |
3433 | return FALSE; | |
3434 | break; | |
3435 | ||
3436 | default: | |
3437 | /* The symbol should have a fixup associated with it. */ | |
3438 | return FALSE; | |
3439 | } | |
3440 | } | |
3441 | ||
3442 | return TRUE; | |
e0001a05 NC |
3443 | } |
3444 | ||
3445 | ||
43cd72b9 | 3446 | /* Return TRUE on success. */ |
e0001a05 | 3447 | |
7fa3d080 BW |
3448 | static bfd_boolean |
3449 | xg_build_to_insn (TInsn *targ, TInsn *insn, BuildInstr *bi) | |
e0001a05 NC |
3450 | { |
3451 | BuildOp *op; | |
3452 | symbolS *sym; | |
3453 | ||
60242db2 | 3454 | tinsn_init (targ); |
b224e962 BW |
3455 | targ->debug_line = insn->debug_line; |
3456 | targ->loc_directive_seen = insn->loc_directive_seen; | |
e0001a05 NC |
3457 | switch (bi->typ) |
3458 | { | |
3459 | case INSTR_INSTR: | |
3460 | op = bi->ops; | |
3461 | targ->opcode = bi->opcode; | |
3462 | targ->insn_type = ITYPE_INSN; | |
3463 | targ->is_specific_opcode = FALSE; | |
3464 | ||
3465 | for (; op != NULL; op = op->next) | |
3466 | { | |
3467 | int op_num = op->op_num; | |
3468 | int op_data = op->op_data; | |
3469 | ||
9c2799c2 | 3470 | gas_assert (op->op_num < MAX_INSN_ARGS); |
e0001a05 NC |
3471 | |
3472 | if (targ->ntok <= op_num) | |
3473 | targ->ntok = op_num + 1; | |
3474 | ||
3475 | switch (op->typ) | |
3476 | { | |
3477 | case OP_CONSTANT: | |
3478 | set_expr_const (&targ->tok[op_num], op_data); | |
3479 | break; | |
3480 | case OP_OPERAND: | |
9c2799c2 | 3481 | gas_assert (op_data < insn->ntok); |
e0001a05 NC |
3482 | copy_expr (&targ->tok[op_num], &insn->tok[op_data]); |
3483 | break; | |
19e8f41a BW |
3484 | case OP_FREEREG: |
3485 | if (insn->extra_arg.X_op != O_register) | |
3486 | return FALSE; | |
3487 | copy_expr (&targ->tok[op_num], &insn->extra_arg); | |
3488 | break; | |
e0001a05 NC |
3489 | case OP_LITERAL: |
3490 | sym = get_special_literal_symbol (); | |
3491 | set_expr_symbol_offset (&targ->tok[op_num], sym, 0); | |
28dbbc02 BW |
3492 | if (insn->tok[op_data].X_op == O_tlsfunc |
3493 | || insn->tok[op_data].X_op == O_tlsarg) | |
19e8f41a | 3494 | copy_expr (&targ->extra_arg, &insn->tok[op_data]); |
e0001a05 NC |
3495 | break; |
3496 | case OP_LABEL: | |
3497 | sym = get_special_label_symbol (); | |
3498 | set_expr_symbol_offset (&targ->tok[op_num], sym, 0); | |
3499 | break; | |
43cd72b9 BW |
3500 | case OP_OPERAND_HI16U: |
3501 | case OP_OPERAND_LOW16U: | |
9c2799c2 | 3502 | gas_assert (op_data < insn->ntok); |
43cd72b9 BW |
3503 | if (expr_is_const (&insn->tok[op_data])) |
3504 | { | |
3505 | long val; | |
3506 | copy_expr (&targ->tok[op_num], &insn->tok[op_data]); | |
3507 | val = xg_apply_userdef_op_fn (op->typ, | |
3508 | targ->tok[op_num]. | |
3509 | X_add_number); | |
3510 | targ->tok[op_num].X_add_number = val; | |
3511 | } | |
3512 | else | |
3513 | { | |
3514 | /* For const16 we can create relocations for these. */ | |
3515 | if (targ->opcode == XTENSA_UNDEFINED | |
3516 | || (targ->opcode != xtensa_const16_opcode)) | |
3517 | return FALSE; | |
9c2799c2 | 3518 | gas_assert (op_data < insn->ntok); |
43cd72b9 BW |
3519 | /* Need to build a O_lo16 or O_hi16. */ |
3520 | copy_expr (&targ->tok[op_num], &insn->tok[op_data]); | |
3521 | if (targ->tok[op_num].X_op == O_symbol) | |
3522 | { | |
3523 | if (op->typ == OP_OPERAND_HI16U) | |
3524 | targ->tok[op_num].X_op = O_hi16; | |
3525 | else if (op->typ == OP_OPERAND_LOW16U) | |
3526 | targ->tok[op_num].X_op = O_lo16; | |
3527 | else | |
3528 | return FALSE; | |
3529 | } | |
3530 | } | |
3531 | break; | |
e0001a05 NC |
3532 | default: |
3533 | /* currently handles: | |
3534 | OP_OPERAND_LOW8 | |
3535 | OP_OPERAND_HI24S | |
3536 | OP_OPERAND_F32MINUS */ | |
3537 | if (xg_has_userdef_op_fn (op->typ)) | |
3538 | { | |
9c2799c2 | 3539 | gas_assert (op_data < insn->ntok); |
e0001a05 NC |
3540 | if (expr_is_const (&insn->tok[op_data])) |
3541 | { | |
3542 | long val; | |
3543 | copy_expr (&targ->tok[op_num], &insn->tok[op_data]); | |
3544 | val = xg_apply_userdef_op_fn (op->typ, | |
3545 | targ->tok[op_num]. | |
3546 | X_add_number); | |
3547 | targ->tok[op_num].X_add_number = val; | |
3548 | } | |
3549 | else | |
3550 | return FALSE; /* We cannot use a relocation for this. */ | |
3551 | break; | |
3552 | } | |
9c2799c2 | 3553 | gas_assert (0); |
e0001a05 NC |
3554 | break; |
3555 | } | |
3556 | } | |
3557 | break; | |
3558 | ||
3559 | case INSTR_LITERAL_DEF: | |
3560 | op = bi->ops; | |
3561 | targ->opcode = XTENSA_UNDEFINED; | |
3562 | targ->insn_type = ITYPE_LITERAL; | |
3563 | targ->is_specific_opcode = FALSE; | |
3564 | for (; op != NULL; op = op->next) | |
3565 | { | |
3566 | int op_num = op->op_num; | |
3567 | int op_data = op->op_data; | |
9c2799c2 | 3568 | gas_assert (op->op_num < MAX_INSN_ARGS); |
e0001a05 NC |
3569 | |
3570 | if (targ->ntok <= op_num) | |
3571 | targ->ntok = op_num + 1; | |
3572 | ||
3573 | switch (op->typ) | |
3574 | { | |
3575 | case OP_OPERAND: | |
9c2799c2 | 3576 | gas_assert (op_data < insn->ntok); |
43cd72b9 BW |
3577 | /* We can only pass resolvable literals through. */ |
3578 | if (!xg_valid_literal_expression (&insn->tok[op_data])) | |
3579 | return FALSE; | |
e0001a05 NC |
3580 | copy_expr (&targ->tok[op_num], &insn->tok[op_data]); |
3581 | break; | |
3582 | case OP_LITERAL: | |
3583 | case OP_CONSTANT: | |
3584 | case OP_LABEL: | |
3585 | default: | |
9c2799c2 | 3586 | gas_assert (0); |
e0001a05 NC |
3587 | break; |
3588 | } | |
3589 | } | |
3590 | break; | |
3591 | ||
3592 | case INSTR_LABEL_DEF: | |
3593 | op = bi->ops; | |
3594 | targ->opcode = XTENSA_UNDEFINED; | |
3595 | targ->insn_type = ITYPE_LABEL; | |
3596 | targ->is_specific_opcode = FALSE; | |
43cd72b9 | 3597 | /* Literal with no ops is a label? */ |
9c2799c2 | 3598 | gas_assert (op == NULL); |
e0001a05 NC |
3599 | break; |
3600 | ||
3601 | default: | |
9c2799c2 | 3602 | gas_assert (0); |
e0001a05 NC |
3603 | } |
3604 | ||
3605 | return TRUE; | |
3606 | } | |
3607 | ||
3608 | ||
43cd72b9 | 3609 | /* Return TRUE on success. */ |
e0001a05 | 3610 | |
7fa3d080 BW |
3611 | static bfd_boolean |
3612 | xg_build_to_stack (IStack *istack, TInsn *insn, BuildInstr *bi) | |
e0001a05 NC |
3613 | { |
3614 | for (; bi != NULL; bi = bi->next) | |
3615 | { | |
3616 | TInsn *next_insn = istack_push_space (istack); | |
3617 | ||
3618 | if (!xg_build_to_insn (next_insn, insn, bi)) | |
3619 | return FALSE; | |
3620 | } | |
3621 | return TRUE; | |
3622 | } | |
3623 | ||
3624 | ||
43cd72b9 | 3625 | /* Return TRUE on valid expansion. */ |
e0001a05 | 3626 | |
7fa3d080 BW |
3627 | static bfd_boolean |
3628 | xg_expand_to_stack (IStack *istack, TInsn *insn, int lateral_steps) | |
e0001a05 NC |
3629 | { |
3630 | int stack_size = istack->ninsn; | |
3631 | int steps_taken = 0; | |
43cd72b9 | 3632 | TransitionTable *table = xg_build_widen_table (&transition_rule_cmp); |
e0001a05 NC |
3633 | TransitionList *l; |
3634 | ||
9c2799c2 NC |
3635 | gas_assert (insn->insn_type == ITYPE_INSN); |
3636 | gas_assert (insn->opcode < table->num_opcodes); | |
e0001a05 NC |
3637 | |
3638 | for (l = table->table[insn->opcode]; l != NULL; l = l->next) | |
3639 | { | |
3640 | TransitionRule *rule = l->rule; | |
3641 | ||
3642 | if (xg_instruction_matches_rule (insn, rule)) | |
3643 | { | |
3644 | if (lateral_steps == steps_taken) | |
3645 | { | |
3646 | int i; | |
3647 | ||
3648 | /* This is it. Expand the rule to the stack. */ | |
3649 | if (!xg_build_to_stack (istack, insn, rule->to_instr)) | |
3650 | return FALSE; | |
3651 | ||
3652 | /* Check to see if it fits. */ | |
3653 | for (i = stack_size; i < istack->ninsn; i++) | |
3654 | { | |
91d6fa6a | 3655 | TInsn *tinsn = &istack->insn[i]; |
e0001a05 | 3656 | |
91d6fa6a NC |
3657 | if (tinsn->insn_type == ITYPE_INSN |
3658 | && !tinsn_has_symbolic_operands (tinsn) | |
3659 | && !xg_immeds_fit (tinsn)) | |
e0001a05 NC |
3660 | { |
3661 | istack->ninsn = stack_size; | |
3662 | return FALSE; | |
3663 | } | |
3664 | } | |
3665 | return TRUE; | |
3666 | } | |
3667 | steps_taken++; | |
3668 | } | |
3669 | } | |
3670 | return FALSE; | |
3671 | } | |
3672 | ||
43cd72b9 | 3673 | \f |
43cd72b9 | 3674 | /* Relax the assembly instruction at least "min_steps". |
b81bf389 BW |
3675 | Return the number of steps taken. |
3676 | ||
3677 | For relaxation to correctly terminate, every relaxation chain must | |
3678 | terminate in one of two ways: | |
3679 | ||
3680 | 1. If the chain from one instruction to the next consists entirely of | |
3681 | single instructions, then the chain *must* handle all possible | |
3682 | immediates without failing. It must not ever fail because an | |
3683 | immediate is out of range. The MOVI.N -> MOVI -> L32R relaxation | |
3684 | chain is one example. L32R loads 32 bits, and there cannot be an | |
3685 | immediate larger than 32 bits, so it satisfies this condition. | |
3686 | Single instruction relaxation chains are as defined by | |
3687 | xg_is_single_relaxable_instruction. | |
3688 | ||
3689 | 2. Otherwise, the chain must end in a multi-instruction expansion: e.g., | |
3690 | BNEZ.N -> BNEZ -> BNEZ.W15 -> BENZ.N/J | |
3691 | ||
3692 | Strictly speaking, in most cases you can violate condition 1 and be OK | |
3693 | -- in particular when the last two instructions have the same single | |
3694 | size. But nevertheless, you should guarantee the above two conditions. | |
3695 | ||
3696 | We could fix this so that single-instruction expansions correctly | |
3697 | terminate when they can't handle the range, but the error messages are | |
3698 | worse, and it actually turns out that in every case but one (18-bit wide | |
3699 | branches), you need a multi-instruction expansion to get the full range | |
3700 | anyway. And because 18-bit branches are handled identically to 15-bit | |
3701 | branches, there isn't any point in changing it. */ | |
e0001a05 | 3702 | |
7fa3d080 BW |
3703 | static int |
3704 | xg_assembly_relax (IStack *istack, | |
3705 | TInsn *insn, | |
3706 | segT pc_seg, | |
3707 | fragS *pc_frag, /* if pc_frag == 0, not pc-relative */ | |
3708 | offsetT pc_offset, /* offset in fragment */ | |
3709 | int min_steps, /* minimum conversion steps */ | |
3710 | long stretch) /* number of bytes stretched so far */ | |
e0001a05 NC |
3711 | { |
3712 | int steps_taken = 0; | |
3713 | ||
b81bf389 BW |
3714 | /* Some of its immeds don't fit. Try to build a relaxed version. |
3715 | This may go through a couple of stages of single instruction | |
3716 | transformations before we get there. */ | |
e0001a05 NC |
3717 | |
3718 | TInsn single_target; | |
3719 | TInsn current_insn; | |
3720 | int lateral_steps = 0; | |
3721 | int istack_size = istack->ninsn; | |
3722 | ||
3723 | if (xg_symbolic_immeds_fit (insn, pc_seg, pc_frag, pc_offset, stretch) | |
3724 | && steps_taken >= min_steps) | |
3725 | { | |
3726 | istack_push (istack, insn); | |
3727 | return steps_taken; | |
3728 | } | |
43cd72b9 | 3729 | current_insn = *insn; |
e0001a05 | 3730 | |
7c834684 | 3731 | /* Walk through all of the single instruction expansions. */ |
84b08ed9 | 3732 | while (xg_is_single_relaxable_insn (¤t_insn, &single_target, FALSE)) |
e0001a05 | 3733 | { |
21af2bbd | 3734 | steps_taken++; |
e0001a05 NC |
3735 | if (xg_symbolic_immeds_fit (&single_target, pc_seg, pc_frag, pc_offset, |
3736 | stretch)) | |
3737 | { | |
e0001a05 NC |
3738 | if (steps_taken >= min_steps) |
3739 | { | |
3740 | istack_push (istack, &single_target); | |
3741 | return steps_taken; | |
3742 | } | |
3743 | } | |
43cd72b9 | 3744 | current_insn = single_target; |
e0001a05 NC |
3745 | } |
3746 | ||
3747 | /* Now check for a multi-instruction expansion. */ | |
3748 | while (xg_is_relaxable_insn (¤t_insn, lateral_steps)) | |
3749 | { | |
3750 | if (xg_symbolic_immeds_fit (¤t_insn, pc_seg, pc_frag, pc_offset, | |
3751 | stretch)) | |
3752 | { | |
3753 | if (steps_taken >= min_steps) | |
3754 | { | |
3755 | istack_push (istack, ¤t_insn); | |
3756 | return steps_taken; | |
3757 | } | |
3758 | } | |
3759 | steps_taken++; | |
3760 | if (xg_expand_to_stack (istack, ¤t_insn, lateral_steps)) | |
3761 | { | |
3762 | if (steps_taken >= min_steps) | |
3763 | return steps_taken; | |
3764 | } | |
3765 | lateral_steps++; | |
3766 | istack->ninsn = istack_size; | |
3767 | } | |
3768 | ||
3769 | /* It's not going to work -- use the original. */ | |
3770 | istack_push (istack, insn); | |
3771 | return steps_taken; | |
3772 | } | |
3773 | ||
3774 | ||
7fa3d080 BW |
3775 | static void |
3776 | xg_finish_frag (char *last_insn, | |
3777 | enum xtensa_relax_statesE frag_state, | |
3778 | enum xtensa_relax_statesE slot0_state, | |
3779 | int max_growth, | |
3780 | bfd_boolean is_insn) | |
e0001a05 NC |
3781 | { |
3782 | /* Finish off this fragment so that it has at LEAST the desired | |
3783 | max_growth. If it doesn't fit in this fragment, close this one | |
3784 | and start a new one. In either case, return a pointer to the | |
3785 | beginning of the growth area. */ | |
3786 | ||
3787 | fragS *old_frag; | |
43cd72b9 | 3788 | |
542f8b94 | 3789 | frag_grow (max_growth); |
e0001a05 NC |
3790 | old_frag = frag_now; |
3791 | ||
3792 | frag_now->fr_opcode = last_insn; | |
3793 | if (is_insn) | |
3794 | frag_now->tc_frag_data.is_insn = TRUE; | |
3795 | ||
3796 | frag_var (rs_machine_dependent, max_growth, max_growth, | |
43cd72b9 BW |
3797 | frag_state, frag_now->fr_symbol, frag_now->fr_offset, last_insn); |
3798 | ||
3799 | old_frag->tc_frag_data.slot_subtypes[0] = slot0_state; | |
3800 | xtensa_set_frag_assembly_state (frag_now); | |
e0001a05 NC |
3801 | |
3802 | /* Just to make sure that we did not split it up. */ | |
9c2799c2 | 3803 | gas_assert (old_frag->fr_next == frag_now); |
e0001a05 NC |
3804 | } |
3805 | ||
3806 | ||
7fa3d080 BW |
3807 | /* Return TRUE if the target frag is one of the next non-empty frags. */ |
3808 | ||
3809 | static bfd_boolean | |
3810 | is_next_frag_target (const fragS *fragP, const fragS *target) | |
3811 | { | |
3812 | if (fragP == NULL) | |
3813 | return FALSE; | |
3814 | ||
3815 | for (; fragP; fragP = fragP->fr_next) | |
3816 | { | |
3817 | if (fragP == target) | |
3818 | return TRUE; | |
3819 | if (fragP->fr_fix != 0) | |
3820 | return FALSE; | |
3821 | if (fragP->fr_type == rs_fill && fragP->fr_offset != 0) | |
3822 | return FALSE; | |
3823 | if ((fragP->fr_type == rs_align || fragP->fr_type == rs_align_code) | |
3824 | && ((fragP->fr_address % (1 << fragP->fr_offset)) != 0)) | |
3825 | return FALSE; | |
3826 | if (fragP->fr_type == rs_space) | |
3827 | return FALSE; | |
3828 | } | |
3829 | return FALSE; | |
3830 | } | |
3831 | ||
3832 | ||
e0001a05 | 3833 | static bfd_boolean |
7fa3d080 | 3834 | is_branch_jmp_to_next (TInsn *insn, fragS *fragP) |
e0001a05 NC |
3835 | { |
3836 | xtensa_isa isa = xtensa_default_isa; | |
3837 | int i; | |
43cd72b9 | 3838 | int num_ops = xtensa_opcode_num_operands (isa, insn->opcode); |
e0001a05 NC |
3839 | int target_op = -1; |
3840 | symbolS *sym; | |
3841 | fragS *target_frag; | |
3842 | ||
64b607e6 BW |
3843 | if (xtensa_opcode_is_branch (isa, insn->opcode) != 1 |
3844 | && xtensa_opcode_is_jump (isa, insn->opcode) != 1) | |
e0001a05 NC |
3845 | return FALSE; |
3846 | ||
3847 | for (i = 0; i < num_ops; i++) | |
3848 | { | |
43cd72b9 | 3849 | if (xtensa_operand_is_PCrelative (isa, insn->opcode, i) == 1) |
e0001a05 NC |
3850 | { |
3851 | target_op = i; | |
3852 | break; | |
3853 | } | |
3854 | } | |
3855 | if (target_op == -1) | |
3856 | return FALSE; | |
3857 | ||
3858 | if (insn->ntok <= target_op) | |
3859 | return FALSE; | |
3860 | ||
3861 | if (insn->tok[target_op].X_op != O_symbol) | |
3862 | return FALSE; | |
3863 | ||
3864 | sym = insn->tok[target_op].X_add_symbol; | |
3865 | if (sym == NULL) | |
3866 | return FALSE; | |
3867 | ||
3868 | if (insn->tok[target_op].X_add_number != 0) | |
3869 | return FALSE; | |
3870 | ||
3871 | target_frag = symbol_get_frag (sym); | |
3872 | if (target_frag == NULL) | |
3873 | return FALSE; | |
3874 | ||
c138bc38 | 3875 | if (is_next_frag_target (fragP->fr_next, target_frag) |
e0001a05 NC |
3876 | && S_GET_VALUE (sym) == target_frag->fr_address) |
3877 | return TRUE; | |
3878 | ||
3879 | return FALSE; | |
3880 | } | |
3881 | ||
3882 | ||
3883 | static void | |
7fa3d080 | 3884 | xg_add_branch_and_loop_targets (TInsn *insn) |
e0001a05 NC |
3885 | { |
3886 | xtensa_isa isa = xtensa_default_isa; | |
7fa3d080 | 3887 | int num_ops = xtensa_opcode_num_operands (isa, insn->opcode); |
43cd72b9 | 3888 | |
7fa3d080 BW |
3889 | if (xtensa_opcode_is_loop (isa, insn->opcode) == 1) |
3890 | { | |
3891 | int i = 1; | |
3892 | if (xtensa_operand_is_PCrelative (isa, insn->opcode, i) == 1 | |
3893 | && insn->tok[i].X_op == O_symbol) | |
3894 | symbol_get_tc (insn->tok[i].X_add_symbol)->is_loop_target = TRUE; | |
3895 | return; | |
3896 | } | |
e0001a05 | 3897 | |
7fa3d080 BW |
3898 | if (xtensa_opcode_is_branch (isa, insn->opcode) == 1 |
3899 | || xtensa_opcode_is_loop (isa, insn->opcode) == 1) | |
e0001a05 | 3900 | { |
7fa3d080 BW |
3901 | int i; |
3902 | ||
3903 | for (i = 0; i < insn->ntok && i < num_ops; i++) | |
3904 | { | |
3905 | if (xtensa_operand_is_PCrelative (isa, insn->opcode, i) == 1 | |
3906 | && insn->tok[i].X_op == O_symbol) | |
3907 | { | |
3908 | symbolS *sym = insn->tok[i].X_add_symbol; | |
3909 | symbol_get_tc (sym)->is_branch_target = TRUE; | |
3910 | if (S_IS_DEFINED (sym)) | |
3911 | symbol_get_frag (sym)->tc_frag_data.is_branch_target = TRUE; | |
3912 | } | |
3913 | } | |
e0001a05 | 3914 | } |
e0001a05 NC |
3915 | } |
3916 | ||
3917 | ||
43cd72b9 | 3918 | /* Return FALSE if no error. */ |
e0001a05 | 3919 | |
7fa3d080 BW |
3920 | static bfd_boolean |
3921 | xg_build_token_insn (BuildInstr *instr_spec, TInsn *old_insn, TInsn *new_insn) | |
e0001a05 NC |
3922 | { |
3923 | int num_ops = 0; | |
3924 | BuildOp *b_op; | |
3925 | ||
3926 | switch (instr_spec->typ) | |
3927 | { | |
3928 | case INSTR_INSTR: | |
3929 | new_insn->insn_type = ITYPE_INSN; | |
3930 | new_insn->opcode = instr_spec->opcode; | |
e0001a05 NC |
3931 | break; |
3932 | case INSTR_LITERAL_DEF: | |
3933 | new_insn->insn_type = ITYPE_LITERAL; | |
3934 | new_insn->opcode = XTENSA_UNDEFINED; | |
e0001a05 NC |
3935 | break; |
3936 | case INSTR_LABEL_DEF: | |
b224e962 | 3937 | abort (); |
e0001a05 | 3938 | } |
b224e962 BW |
3939 | new_insn->is_specific_opcode = FALSE; |
3940 | new_insn->debug_line = old_insn->debug_line; | |
3941 | new_insn->loc_directive_seen = old_insn->loc_directive_seen; | |
e0001a05 NC |
3942 | |
3943 | for (b_op = instr_spec->ops; b_op != NULL; b_op = b_op->next) | |
3944 | { | |
3945 | expressionS *exp; | |
3946 | const expressionS *src_exp; | |
3947 | ||
3948 | num_ops++; | |
3949 | switch (b_op->typ) | |
3950 | { | |
3951 | case OP_CONSTANT: | |
3952 | /* The expression must be the constant. */ | |
9c2799c2 | 3953 | gas_assert (b_op->op_num < MAX_INSN_ARGS); |
e0001a05 NC |
3954 | exp = &new_insn->tok[b_op->op_num]; |
3955 | set_expr_const (exp, b_op->op_data); | |
3956 | break; | |
3957 | ||
3958 | case OP_OPERAND: | |
9c2799c2 NC |
3959 | gas_assert (b_op->op_num < MAX_INSN_ARGS); |
3960 | gas_assert (b_op->op_data < (unsigned) old_insn->ntok); | |
e0001a05 NC |
3961 | src_exp = &old_insn->tok[b_op->op_data]; |
3962 | exp = &new_insn->tok[b_op->op_num]; | |
3963 | copy_expr (exp, src_exp); | |
3964 | break; | |
3965 | ||
3966 | case OP_LITERAL: | |
3967 | case OP_LABEL: | |
3968 | as_bad (_("can't handle generation of literal/labels yet")); | |
9c2799c2 | 3969 | gas_assert (0); |
e0001a05 NC |
3970 | |
3971 | default: | |
3972 | as_bad (_("can't handle undefined OP TYPE")); | |
9c2799c2 | 3973 | gas_assert (0); |
e0001a05 NC |
3974 | } |
3975 | } | |
3976 | ||
3977 | new_insn->ntok = num_ops; | |
3978 | return FALSE; | |
3979 | } | |
3980 | ||
3981 | ||
43cd72b9 | 3982 | /* Return TRUE if it was simplified. */ |
e0001a05 | 3983 | |
7fa3d080 BW |
3984 | static bfd_boolean |
3985 | xg_simplify_insn (TInsn *old_insn, TInsn *new_insn) | |
e0001a05 | 3986 | { |
43cd72b9 | 3987 | TransitionRule *rule; |
e0001a05 | 3988 | BuildInstr *insn_spec; |
43cd72b9 BW |
3989 | |
3990 | if (old_insn->is_specific_opcode || !density_supported) | |
3991 | return FALSE; | |
3992 | ||
3993 | rule = xg_instruction_match (old_insn); | |
e0001a05 NC |
3994 | if (rule == NULL) |
3995 | return FALSE; | |
3996 | ||
3997 | insn_spec = rule->to_instr; | |
3998 | /* There should only be one. */ | |
9c2799c2 NC |
3999 | gas_assert (insn_spec != NULL); |
4000 | gas_assert (insn_spec->next == NULL); | |
e0001a05 NC |
4001 | if (insn_spec->next != NULL) |
4002 | return FALSE; | |
4003 | ||
4004 | xg_build_token_insn (insn_spec, old_insn, new_insn); | |
4005 | ||
4006 | return TRUE; | |
4007 | } | |
4008 | ||
4009 | ||
4010 | /* xg_expand_assembly_insn: (1) Simplify the instruction, i.e., l32i -> | |
4011 | l32i.n. (2) Check the number of operands. (3) Place the instruction | |
7c834684 BW |
4012 | tokens into the stack or relax it and place multiple |
4013 | instructions/literals onto the stack. Return FALSE if no error. */ | |
e0001a05 NC |
4014 | |
4015 | static bfd_boolean | |
7fa3d080 | 4016 | xg_expand_assembly_insn (IStack *istack, TInsn *orig_insn) |
e0001a05 NC |
4017 | { |
4018 | int noperands; | |
4019 | TInsn new_insn; | |
7c834684 BW |
4020 | bfd_boolean do_expand; |
4021 | ||
60242db2 | 4022 | tinsn_init (&new_insn); |
e0001a05 | 4023 | |
43cd72b9 BW |
4024 | /* Narrow it if we can. xg_simplify_insn now does all the |
4025 | appropriate checking (e.g., for the density option). */ | |
4026 | if (xg_simplify_insn (orig_insn, &new_insn)) | |
4027 | orig_insn = &new_insn; | |
e0001a05 | 4028 | |
43cd72b9 BW |
4029 | noperands = xtensa_opcode_num_operands (xtensa_default_isa, |
4030 | orig_insn->opcode); | |
e0001a05 NC |
4031 | if (orig_insn->ntok < noperands) |
4032 | { | |
4033 | as_bad (_("found %d operands for '%s': Expected %d"), | |
4034 | orig_insn->ntok, | |
4035 | xtensa_opcode_name (xtensa_default_isa, orig_insn->opcode), | |
4036 | noperands); | |
4037 | return TRUE; | |
4038 | } | |
4039 | if (orig_insn->ntok > noperands) | |
4040 | as_warn (_("found too many (%d) operands for '%s': Expected %d"), | |
4041 | orig_insn->ntok, | |
4042 | xtensa_opcode_name (xtensa_default_isa, orig_insn->opcode), | |
4043 | noperands); | |
4044 | ||
43cd72b9 | 4045 | /* If there are not enough operands, we will assert above. If there |
e0001a05 | 4046 | are too many, just cut out the extras here. */ |
e0001a05 NC |
4047 | orig_insn->ntok = noperands; |
4048 | ||
e0001a05 NC |
4049 | if (tinsn_has_invalid_symbolic_operands (orig_insn)) |
4050 | return TRUE; | |
4051 | ||
d12f9798 BW |
4052 | /* Special case for extui opcode which has constraints not handled |
4053 | by the ordinary operand encoding checks. The number of operands | |
4054 | and related syntax issues have already been checked. */ | |
4055 | if (orig_insn->opcode == xtensa_extui_opcode) | |
4056 | { | |
4057 | int shiftimm = orig_insn->tok[2].X_add_number; | |
4058 | int maskimm = orig_insn->tok[3].X_add_number; | |
4059 | if (shiftimm + maskimm > 32) | |
4060 | { | |
4061 | as_bad (_("immediate operands sum to greater than 32")); | |
4062 | return TRUE; | |
4063 | } | |
4064 | } | |
4065 | ||
7c834684 BW |
4066 | /* If the instruction will definitely need to be relaxed, it is better |
4067 | to expand it now for better scheduling. Decide whether to expand | |
4068 | now.... */ | |
4069 | do_expand = (!orig_insn->is_specific_opcode && use_transform ()); | |
4070 | ||
4071 | /* Calls should be expanded to longcalls only in the backend relaxation | |
4072 | so that the assembly scheduler will keep the L32R/CALLX instructions | |
4073 | adjacent. */ | |
4074 | if (is_direct_call_opcode (orig_insn->opcode)) | |
4075 | do_expand = FALSE; | |
e0001a05 NC |
4076 | |
4077 | if (tinsn_has_symbolic_operands (orig_insn)) | |
4078 | { | |
7c834684 BW |
4079 | /* The values of symbolic operands are not known yet, so only expand |
4080 | now if an operand is "complex" (e.g., difference of symbols) and | |
4081 | will have to be stored as a literal regardless of the value. */ | |
4082 | if (!tinsn_has_complex_operands (orig_insn)) | |
4083 | do_expand = FALSE; | |
e0001a05 | 4084 | } |
7c834684 BW |
4085 | else if (xg_immeds_fit (orig_insn)) |
4086 | do_expand = FALSE; | |
4087 | ||
4088 | if (do_expand) | |
4089 | xg_assembly_relax (istack, orig_insn, 0, 0, 0, 0, 0); | |
e0001a05 | 4090 | else |
7c834684 | 4091 | istack_push (istack, orig_insn); |
e0001a05 | 4092 | |
e0001a05 NC |
4093 | return FALSE; |
4094 | } | |
4095 | ||
4096 | ||
7fa3d080 | 4097 | /* Return TRUE if the section flags are marked linkonce |
74869ac7 BW |
4098 | or the name is .gnu.linkonce.*. */ |
4099 | ||
4100 | static int linkonce_len = sizeof (".gnu.linkonce.") - 1; | |
7fa3d080 BW |
4101 | |
4102 | static bfd_boolean | |
4103 | get_is_linkonce_section (bfd *abfd ATTRIBUTE_UNUSED, segT sec) | |
4104 | { | |
4105 | flagword flags, link_once_flags; | |
4106 | ||
4107 | flags = bfd_get_section_flags (abfd, sec); | |
4108 | link_once_flags = (flags & SEC_LINK_ONCE); | |
4109 | ||
4110 | /* Flags might not be set yet. */ | |
74869ac7 BW |
4111 | if (!link_once_flags |
4112 | && strncmp (segment_name (sec), ".gnu.linkonce.", linkonce_len) == 0) | |
4113 | link_once_flags = SEC_LINK_ONCE; | |
7fa3d080 | 4114 | |
7fa3d080 BW |
4115 | return (link_once_flags != 0); |
4116 | } | |
4117 | ||
4118 | ||
4119 | static void | |
4120 | xtensa_add_literal_sym (symbolS *sym) | |
4121 | { | |
4122 | sym_list *l; | |
4123 | ||
325801bd | 4124 | l = XNEW (sym_list); |
7fa3d080 BW |
4125 | l->sym = sym; |
4126 | l->next = literal_syms; | |
4127 | literal_syms = l; | |
4128 | } | |
4129 | ||
4130 | ||
4131 | static symbolS * | |
4132 | xtensa_create_literal_symbol (segT sec, fragS *frag) | |
4133 | { | |
4134 | static int lit_num = 0; | |
4135 | static char name[256]; | |
4136 | symbolS *symbolP; | |
4137 | ||
4138 | sprintf (name, ".L_lit_sym%d", lit_num); | |
4139 | ||
4140 | /* Create a local symbol. If it is in a linkonce section, we have to | |
4141 | be careful to make sure that if it is used in a relocation that the | |
4142 | symbol will be in the output file. */ | |
4143 | if (get_is_linkonce_section (stdoutput, sec)) | |
4144 | { | |
4145 | symbolP = symbol_new (name, sec, 0, frag); | |
4146 | S_CLEAR_EXTERNAL (symbolP); | |
4147 | /* symbolP->local = 1; */ | |
4148 | } | |
4149 | else | |
4150 | symbolP = symbol_new (name, sec, 0, frag); | |
4151 | ||
4152 | xtensa_add_literal_sym (symbolP); | |
4153 | ||
7fa3d080 BW |
4154 | lit_num++; |
4155 | return symbolP; | |
4156 | } | |
4157 | ||
4158 | ||
e0001a05 NC |
4159 | /* Currently all literals that are generated here are 32-bit L32R targets. */ |
4160 | ||
7fa3d080 BW |
4161 | static symbolS * |
4162 | xg_assemble_literal (/* const */ TInsn *insn) | |
e0001a05 NC |
4163 | { |
4164 | emit_state state; | |
4165 | symbolS *lit_sym = NULL; | |
bbdd25a8 | 4166 | bfd_reloc_code_real_type reloc; |
1bbb5f21 | 4167 | bfd_boolean pcrel = FALSE; |
bbdd25a8 | 4168 | char *p; |
e0001a05 NC |
4169 | |
4170 | /* size = 4 for L32R. It could easily be larger when we move to | |
4171 | larger constants. Add a parameter later. */ | |
4172 | offsetT litsize = 4; | |
4173 | offsetT litalign = 2; /* 2^2 = 4 */ | |
4174 | expressionS saved_loc; | |
43cd72b9 BW |
4175 | expressionS * emit_val; |
4176 | ||
e0001a05 NC |
4177 | set_expr_symbol_offset (&saved_loc, frag_now->fr_symbol, frag_now_fix ()); |
4178 | ||
9c2799c2 NC |
4179 | gas_assert (insn->insn_type == ITYPE_LITERAL); |
4180 | gas_assert (insn->ntok == 1); /* must be only one token here */ | |
e0001a05 NC |
4181 | |
4182 | xtensa_switch_to_literal_fragment (&state); | |
4183 | ||
43cd72b9 BW |
4184 | emit_val = &insn->tok[0]; |
4185 | if (emit_val->X_op == O_big) | |
4186 | { | |
4187 | int size = emit_val->X_add_number * CHARS_PER_LITTLENUM; | |
4188 | if (size > litsize) | |
4189 | { | |
4190 | /* This happens when someone writes a "movi a2, big_number". */ | |
c138bc38 | 4191 | as_bad_where (frag_now->fr_file, frag_now->fr_line, |
43cd72b9 BW |
4192 | _("invalid immediate")); |
4193 | xtensa_restore_emit_state (&state); | |
4194 | return NULL; | |
4195 | } | |
4196 | } | |
4197 | ||
e0001a05 NC |
4198 | /* Force a 4-byte align here. Note that this opens a new frag, so all |
4199 | literals done with this function have a frag to themselves. That's | |
4200 | important for the way text section literals work. */ | |
4201 | frag_align (litalign, 0, 0); | |
43cd72b9 | 4202 | record_alignment (now_seg, litalign); |
e0001a05 | 4203 | |
bbdd25a8 | 4204 | switch (emit_val->X_op) |
43cd72b9 | 4205 | { |
1bbb5f21 BW |
4206 | case O_pcrel: |
4207 | pcrel = TRUE; | |
4208 | /* fall through */ | |
bbdd25a8 | 4209 | case O_pltrel: |
28dbbc02 BW |
4210 | case O_tlsfunc: |
4211 | case O_tlsarg: | |
4212 | case O_tpoff: | |
4213 | case O_dtpoff: | |
bbdd25a8 | 4214 | p = frag_more (litsize); |
43cd72b9 | 4215 | xtensa_set_frag_assembly_state (frag_now); |
28dbbc02 | 4216 | reloc = map_operator_to_reloc (emit_val->X_op, TRUE); |
43cd72b9 BW |
4217 | if (emit_val->X_add_symbol) |
4218 | emit_val->X_op = O_symbol; | |
4219 | else | |
4220 | emit_val->X_op = O_constant; | |
4221 | fix_new_exp (frag_now, p - frag_now->fr_literal, | |
1bbb5f21 | 4222 | litsize, emit_val, pcrel, reloc); |
bbdd25a8 BW |
4223 | break; |
4224 | ||
4225 | default: | |
4226 | emit_expr (emit_val, litsize); | |
4227 | break; | |
43cd72b9 | 4228 | } |
e0001a05 | 4229 | |
9c2799c2 | 4230 | gas_assert (frag_now->tc_frag_data.literal_frag == NULL); |
e0001a05 NC |
4231 | frag_now->tc_frag_data.literal_frag = get_literal_pool_location (now_seg); |
4232 | frag_now->fr_symbol = xtensa_create_literal_symbol (now_seg, frag_now); | |
4233 | lit_sym = frag_now->fr_symbol; | |
e0001a05 NC |
4234 | |
4235 | /* Go back. */ | |
4236 | xtensa_restore_emit_state (&state); | |
4237 | return lit_sym; | |
4238 | } | |
4239 | ||
4240 | ||
4241 | static void | |
7fa3d080 | 4242 | xg_assemble_literal_space (/* const */ int size, int slot) |
e0001a05 NC |
4243 | { |
4244 | emit_state state; | |
43cd72b9 | 4245 | /* We might have to do something about this alignment. It only |
e0001a05 NC |
4246 | takes effect if something is placed here. */ |
4247 | offsetT litalign = 2; /* 2^2 = 4 */ | |
4248 | fragS *lit_saved_frag; | |
4249 | ||
9c2799c2 | 4250 | gas_assert (size % 4 == 0); |
e0001a05 NC |
4251 | |
4252 | xtensa_switch_to_literal_fragment (&state); | |
4253 | ||
4254 | /* Force a 4-byte align here. */ | |
4255 | frag_align (litalign, 0, 0); | |
43cd72b9 | 4256 | record_alignment (now_seg, litalign); |
e0001a05 | 4257 | |
542f8b94 | 4258 | frag_grow (size); |
e0001a05 NC |
4259 | |
4260 | lit_saved_frag = frag_now; | |
4261 | frag_now->tc_frag_data.literal_frag = get_literal_pool_location (now_seg); | |
e0001a05 | 4262 | frag_now->fr_symbol = xtensa_create_literal_symbol (now_seg, frag_now); |
43cd72b9 | 4263 | xg_finish_frag (0, RELAX_LITERAL, 0, size, FALSE); |
e0001a05 NC |
4264 | |
4265 | /* Go back. */ | |
4266 | xtensa_restore_emit_state (&state); | |
43cd72b9 | 4267 | frag_now->tc_frag_data.literal_frags[slot] = lit_saved_frag; |
e0001a05 NC |
4268 | } |
4269 | ||
4270 | ||
e0001a05 | 4271 | /* Put in a fixup record based on the opcode. |
43cd72b9 | 4272 | Return TRUE on success. */ |
e0001a05 | 4273 | |
7fa3d080 BW |
4274 | static bfd_boolean |
4275 | xg_add_opcode_fix (TInsn *tinsn, | |
4276 | int opnum, | |
4277 | xtensa_format fmt, | |
4278 | int slot, | |
91d6fa6a | 4279 | expressionS *exp, |
7fa3d080 BW |
4280 | fragS *fragP, |
4281 | offsetT offset) | |
43cd72b9 BW |
4282 | { |
4283 | xtensa_opcode opcode = tinsn->opcode; | |
4284 | bfd_reloc_code_real_type reloc; | |
4285 | reloc_howto_type *howto; | |
4286 | int fmt_length; | |
e0001a05 NC |
4287 | fixS *the_fix; |
4288 | ||
43cd72b9 BW |
4289 | reloc = BFD_RELOC_NONE; |
4290 | ||
4291 | /* First try the special cases for "alternate" relocs. */ | |
4292 | if (opcode == xtensa_l32r_opcode) | |
4293 | { | |
4294 | if (fragP->tc_frag_data.use_absolute_literals) | |
4295 | reloc = encode_alt_reloc (slot); | |
4296 | } | |
4297 | else if (opcode == xtensa_const16_opcode) | |
4298 | { | |
91d6fa6a | 4299 | if (exp->X_op == O_lo16) |
43cd72b9 BW |
4300 | { |
4301 | reloc = encode_reloc (slot); | |
91d6fa6a | 4302 | exp->X_op = O_symbol; |
43cd72b9 | 4303 | } |
91d6fa6a | 4304 | else if (exp->X_op == O_hi16) |
43cd72b9 BW |
4305 | { |
4306 | reloc = encode_alt_reloc (slot); | |
91d6fa6a | 4307 | exp->X_op = O_symbol; |
43cd72b9 BW |
4308 | } |
4309 | } | |
4310 | ||
4311 | if (opnum != get_relaxable_immed (opcode)) | |
e0001a05 | 4312 | { |
43cd72b9 | 4313 | as_bad (_("invalid relocation for operand %i of '%s'"), |
431ad2d0 | 4314 | opnum + 1, xtensa_opcode_name (xtensa_default_isa, opcode)); |
e0001a05 NC |
4315 | return FALSE; |
4316 | } | |
4317 | ||
43cd72b9 BW |
4318 | /* Handle erroneous "@h" and "@l" expressions here before they propagate |
4319 | into the symbol table where the generic portions of the assembler | |
4320 | won't know what to do with them. */ | |
91d6fa6a | 4321 | if (exp->X_op == O_lo16 || exp->X_op == O_hi16) |
43cd72b9 BW |
4322 | { |
4323 | as_bad (_("invalid expression for operand %i of '%s'"), | |
431ad2d0 | 4324 | opnum + 1, xtensa_opcode_name (xtensa_default_isa, opcode)); |
43cd72b9 BW |
4325 | return FALSE; |
4326 | } | |
4327 | ||
4328 | /* Next try the generic relocs. */ | |
4329 | if (reloc == BFD_RELOC_NONE) | |
4330 | reloc = encode_reloc (slot); | |
4331 | if (reloc == BFD_RELOC_NONE) | |
4332 | { | |
4333 | as_bad (_("invalid relocation in instruction slot %i"), slot); | |
4334 | return FALSE; | |
4335 | } | |
e0001a05 | 4336 | |
43cd72b9 | 4337 | howto = bfd_reloc_type_lookup (stdoutput, reloc); |
e0001a05 NC |
4338 | if (!howto) |
4339 | { | |
43cd72b9 | 4340 | as_bad (_("undefined symbol for opcode \"%s\""), |
e0001a05 NC |
4341 | xtensa_opcode_name (xtensa_default_isa, opcode)); |
4342 | return FALSE; | |
4343 | } | |
4344 | ||
43cd72b9 | 4345 | fmt_length = xtensa_format_length (xtensa_default_isa, fmt); |
91d6fa6a | 4346 | the_fix = fix_new_exp (fragP, offset, fmt_length, exp, |
e0001a05 | 4347 | howto->pc_relative, reloc); |
d9740523 | 4348 | the_fix->fx_no_overflow = 1; |
91d6fa6a NC |
4349 | the_fix->tc_fix_data.X_add_symbol = exp->X_add_symbol; |
4350 | the_fix->tc_fix_data.X_add_number = exp->X_add_number; | |
7fa3d080 | 4351 | the_fix->tc_fix_data.slot = slot; |
c138bc38 | 4352 | |
7fa3d080 BW |
4353 | return TRUE; |
4354 | } | |
4355 | ||
4356 | ||
4357 | static bfd_boolean | |
4358 | xg_emit_insn_to_buf (TInsn *tinsn, | |
7fa3d080 BW |
4359 | char *buf, |
4360 | fragS *fragP, | |
4361 | offsetT offset, | |
4362 | bfd_boolean build_fix) | |
4363 | { | |
4364 | static xtensa_insnbuf insnbuf = NULL; | |
4365 | bfd_boolean has_symbolic_immed = FALSE; | |
4366 | bfd_boolean ok = TRUE; | |
b2d179be | 4367 | |
7fa3d080 BW |
4368 | if (!insnbuf) |
4369 | insnbuf = xtensa_insnbuf_alloc (xtensa_default_isa); | |
4370 | ||
4371 | has_symbolic_immed = tinsn_to_insnbuf (tinsn, insnbuf); | |
4372 | if (has_symbolic_immed && build_fix) | |
4373 | { | |
4374 | /* Add a fixup. */ | |
b2d179be BW |
4375 | xtensa_format fmt = xg_get_single_format (tinsn->opcode); |
4376 | int slot = xg_get_single_slot (tinsn->opcode); | |
7fa3d080 BW |
4377 | int opnum = get_relaxable_immed (tinsn->opcode); |
4378 | expressionS *exp = &tinsn->tok[opnum]; | |
43cd72b9 | 4379 | |
b2d179be | 4380 | if (!xg_add_opcode_fix (tinsn, opnum, fmt, slot, exp, fragP, offset)) |
7fa3d080 BW |
4381 | ok = FALSE; |
4382 | } | |
4383 | fragP->tc_frag_data.is_insn = TRUE; | |
d77b99c9 BW |
4384 | xtensa_insnbuf_to_chars (xtensa_default_isa, insnbuf, |
4385 | (unsigned char *) buf, 0); | |
7fa3d080 | 4386 | return ok; |
e0001a05 NC |
4387 | } |
4388 | ||
4389 | ||
7fa3d080 BW |
4390 | static void |
4391 | xg_resolve_literals (TInsn *insn, symbolS *lit_sym) | |
e0001a05 NC |
4392 | { |
4393 | symbolS *sym = get_special_literal_symbol (); | |
4394 | int i; | |
4395 | if (lit_sym == 0) | |
4396 | return; | |
9c2799c2 | 4397 | gas_assert (insn->insn_type == ITYPE_INSN); |
e0001a05 NC |
4398 | for (i = 0; i < insn->ntok; i++) |
4399 | if (insn->tok[i].X_add_symbol == sym) | |
4400 | insn->tok[i].X_add_symbol = lit_sym; | |
4401 | ||
4402 | } | |
4403 | ||
4404 | ||
7fa3d080 BW |
4405 | static void |
4406 | xg_resolve_labels (TInsn *insn, symbolS *label_sym) | |
e0001a05 NC |
4407 | { |
4408 | symbolS *sym = get_special_label_symbol (); | |
4409 | int i; | |
e0001a05 NC |
4410 | for (i = 0; i < insn->ntok; i++) |
4411 | if (insn->tok[i].X_add_symbol == sym) | |
4412 | insn->tok[i].X_add_symbol = label_sym; | |
4413 | ||
4414 | } | |
4415 | ||
4416 | ||
43cd72b9 | 4417 | /* Return TRUE if the instruction can write to the specified |
e0001a05 NC |
4418 | integer register. */ |
4419 | ||
4420 | static bfd_boolean | |
7fa3d080 | 4421 | is_register_writer (const TInsn *insn, const char *regset, int regnum) |
e0001a05 NC |
4422 | { |
4423 | int i; | |
4424 | int num_ops; | |
4425 | xtensa_isa isa = xtensa_default_isa; | |
4426 | ||
43cd72b9 | 4427 | num_ops = xtensa_opcode_num_operands (isa, insn->opcode); |
e0001a05 NC |
4428 | |
4429 | for (i = 0; i < num_ops; i++) | |
4430 | { | |
43cd72b9 BW |
4431 | char inout; |
4432 | inout = xtensa_operand_inout (isa, insn->opcode, i); | |
4433 | if ((inout == 'o' || inout == 'm') | |
4434 | && xtensa_operand_is_register (isa, insn->opcode, i) == 1) | |
e0001a05 | 4435 | { |
43cd72b9 BW |
4436 | xtensa_regfile opnd_rf = |
4437 | xtensa_operand_regfile (isa, insn->opcode, i); | |
4438 | if (!strcmp (xtensa_regfile_shortname (isa, opnd_rf), regset)) | |
e0001a05 NC |
4439 | { |
4440 | if ((insn->tok[i].X_op == O_register) | |
4441 | && (insn->tok[i].X_add_number == regnum)) | |
4442 | return TRUE; | |
4443 | } | |
4444 | } | |
4445 | } | |
4446 | return FALSE; | |
4447 | } | |
4448 | ||
4449 | ||
4450 | static bfd_boolean | |
7fa3d080 | 4451 | is_bad_loopend_opcode (const TInsn *tinsn) |
e0001a05 NC |
4452 | { |
4453 | xtensa_opcode opcode = tinsn->opcode; | |
4454 | ||
4455 | if (opcode == XTENSA_UNDEFINED) | |
4456 | return FALSE; | |
4457 | ||
4458 | if (opcode == xtensa_call0_opcode | |
4459 | || opcode == xtensa_callx0_opcode | |
4460 | || opcode == xtensa_call4_opcode | |
4461 | || opcode == xtensa_callx4_opcode | |
4462 | || opcode == xtensa_call8_opcode | |
4463 | || opcode == xtensa_callx8_opcode | |
4464 | || opcode == xtensa_call12_opcode | |
4465 | || opcode == xtensa_callx12_opcode | |
4466 | || opcode == xtensa_isync_opcode | |
4467 | || opcode == xtensa_ret_opcode | |
4468 | || opcode == xtensa_ret_n_opcode | |
4469 | || opcode == xtensa_retw_opcode | |
4470 | || opcode == xtensa_retw_n_opcode | |
43cd72b9 BW |
4471 | || opcode == xtensa_waiti_opcode |
4472 | || opcode == xtensa_rsr_lcount_opcode) | |
e0001a05 | 4473 | return TRUE; |
c138bc38 | 4474 | |
e0001a05 NC |
4475 | return FALSE; |
4476 | } | |
4477 | ||
4478 | ||
4479 | /* Labels that begin with ".Ln" or ".LM" are unaligned. | |
4480 | This allows the debugger to add unaligned labels. | |
4481 | Also, the assembler generates stabs labels that need | |
4482 | not be aligned: FAKE_LABEL_NAME . {"F", "L", "endfunc"}. */ | |
4483 | ||
7fa3d080 BW |
4484 | static bfd_boolean |
4485 | is_unaligned_label (symbolS *sym) | |
e0001a05 NC |
4486 | { |
4487 | const char *name = S_GET_NAME (sym); | |
4488 | static size_t fake_size = 0; | |
4489 | ||
4490 | if (name | |
4491 | && name[0] == '.' | |
4492 | && name[1] == 'L' && (name[2] == 'n' || name[2] == 'M')) | |
4493 | return TRUE; | |
4494 | ||
4495 | /* FAKE_LABEL_NAME followed by "F", "L" or "endfunc" */ | |
4496 | if (fake_size == 0) | |
4497 | fake_size = strlen (FAKE_LABEL_NAME); | |
4498 | ||
43cd72b9 | 4499 | if (name |
e0001a05 NC |
4500 | && strncmp (FAKE_LABEL_NAME, name, fake_size) == 0 |
4501 | && (name[fake_size] == 'F' | |
4502 | || name[fake_size] == 'L' | |
4503 | || (name[fake_size] == 'e' | |
4504 | && strncmp ("endfunc", name+fake_size, 7) == 0))) | |
4505 | return TRUE; | |
4506 | ||
4507 | return FALSE; | |
4508 | } | |
4509 | ||
4510 | ||
7fa3d080 BW |
4511 | static fragS * |
4512 | next_non_empty_frag (const fragS *fragP) | |
e0001a05 NC |
4513 | { |
4514 | fragS *next_fragP = fragP->fr_next; | |
4515 | ||
c138bc38 | 4516 | /* Sometimes an empty will end up here due storage allocation issues. |
e0001a05 NC |
4517 | So we have to skip until we find something legit. */ |
4518 | while (next_fragP && next_fragP->fr_fix == 0) | |
4519 | next_fragP = next_fragP->fr_next; | |
4520 | ||
4521 | if (next_fragP == NULL || next_fragP->fr_fix == 0) | |
4522 | return NULL; | |
4523 | ||
4524 | return next_fragP; | |
4525 | } | |
4526 | ||
4527 | ||
43cd72b9 | 4528 | static bfd_boolean |
7fa3d080 | 4529 | next_frag_opcode_is_loop (const fragS *fragP, xtensa_opcode *opcode) |
43cd72b9 BW |
4530 | { |
4531 | xtensa_opcode out_opcode; | |
4532 | const fragS *next_fragP = next_non_empty_frag (fragP); | |
4533 | ||
4534 | if (next_fragP == NULL) | |
4535 | return FALSE; | |
4536 | ||
4537 | out_opcode = get_opcode_from_buf (next_fragP->fr_literal, 0); | |
4538 | if (xtensa_opcode_is_loop (xtensa_default_isa, out_opcode) == 1) | |
4539 | { | |
4540 | *opcode = out_opcode; | |
4541 | return TRUE; | |
4542 | } | |
4543 | return FALSE; | |
4544 | } | |
4545 | ||
4546 | ||
4547 | static int | |
7fa3d080 | 4548 | frag_format_size (const fragS *fragP) |
43cd72b9 | 4549 | { |
e0001a05 NC |
4550 | static xtensa_insnbuf insnbuf = NULL; |
4551 | xtensa_isa isa = xtensa_default_isa; | |
43cd72b9 | 4552 | xtensa_format fmt; |
c138bc38 | 4553 | int fmt_size; |
e0001a05 NC |
4554 | |
4555 | if (!insnbuf) | |
4556 | insnbuf = xtensa_insnbuf_alloc (isa); | |
4557 | ||
43cd72b9 BW |
4558 | if (fragP == NULL) |
4559 | return XTENSA_UNDEFINED; | |
4560 | ||
d77b99c9 BW |
4561 | xtensa_insnbuf_from_chars (isa, insnbuf, |
4562 | (unsigned char *) fragP->fr_literal, 0); | |
43cd72b9 BW |
4563 | |
4564 | fmt = xtensa_format_decode (isa, insnbuf); | |
4565 | if (fmt == XTENSA_UNDEFINED) | |
e0001a05 | 4566 | return XTENSA_UNDEFINED; |
43cd72b9 BW |
4567 | fmt_size = xtensa_format_length (isa, fmt); |
4568 | ||
4569 | /* If the next format won't be changing due to relaxation, just | |
4570 | return the length of the first format. */ | |
4571 | if (fragP->fr_opcode != fragP->fr_literal) | |
4572 | return fmt_size; | |
4573 | ||
c138bc38 | 4574 | /* If during relaxation we have to pull an instruction out of a |
43cd72b9 BW |
4575 | multi-slot instruction, we will return the more conservative |
4576 | number. This works because alignment on bigger instructions | |
4577 | is more restrictive than alignment on smaller instructions. | |
4578 | This is more conservative than we would like, but it happens | |
4579 | infrequently. */ | |
4580 | ||
4581 | if (xtensa_format_num_slots (xtensa_default_isa, fmt) > 1) | |
4582 | return fmt_size; | |
4583 | ||
4584 | /* If we aren't doing one of our own relaxations or it isn't | |
4585 | slot-based, then the insn size won't change. */ | |
4586 | if (fragP->fr_type != rs_machine_dependent) | |
4587 | return fmt_size; | |
4588 | if (fragP->fr_subtype != RELAX_SLOTS) | |
4589 | return fmt_size; | |
4590 | ||
4591 | /* If an instruction is about to grow, return the longer size. */ | |
4592 | if (fragP->tc_frag_data.slot_subtypes[0] == RELAX_IMMED_STEP1 | |
b81bf389 BW |
4593 | || fragP->tc_frag_data.slot_subtypes[0] == RELAX_IMMED_STEP2 |
4594 | || fragP->tc_frag_data.slot_subtypes[0] == RELAX_IMMED_STEP3) | |
def13efb BW |
4595 | { |
4596 | /* For most frags at RELAX_IMMED_STEPX, with X > 0, the first | |
4597 | instruction in the relaxed version is of length 3. (The case | |
4598 | where we have to pull the instruction out of a FLIX bundle | |
4599 | is handled conservatively above.) However, frags with opcodes | |
4600 | that are expanding to wide branches end up having formats that | |
4601 | are not determinable by the RELAX_IMMED_STEPX enumeration, and | |
4602 | we can't tell directly what format the relaxer picked. This | |
4603 | is a wart in the design of the relaxer that should someday be | |
4604 | fixed, but would require major changes, or at least should | |
4605 | be accompanied by major changes to make use of that data. | |
4606 | ||
4607 | In any event, we can tell that we are expanding from a single-slot | |
19ef5f3d | 4608 | format to a wider one with the logic below. */ |
def13efb | 4609 | |
19ef5f3d SA |
4610 | int i; |
4611 | int relaxed_size = fmt_size + fragP->tc_frag_data.text_expansion[0]; | |
4612 | ||
4613 | for (i = 0; i < xtensa_isa_num_formats (isa); i++) | |
4614 | { | |
4615 | if (relaxed_size == xtensa_format_length (isa, i)) | |
4616 | return relaxed_size; | |
4617 | } | |
4618 | ||
4619 | return 3; | |
def13efb | 4620 | } |
c138bc38 | 4621 | |
43cd72b9 BW |
4622 | if (fragP->tc_frag_data.slot_subtypes[0] == RELAX_NARROW) |
4623 | return 2 + fragP->tc_frag_data.text_expansion[0]; | |
e0001a05 | 4624 | |
43cd72b9 | 4625 | return fmt_size; |
e0001a05 NC |
4626 | } |
4627 | ||
4628 | ||
7fa3d080 BW |
4629 | static int |
4630 | next_frag_format_size (const fragS *fragP) | |
e0001a05 | 4631 | { |
7fa3d080 BW |
4632 | const fragS *next_fragP = next_non_empty_frag (fragP); |
4633 | return frag_format_size (next_fragP); | |
e0001a05 NC |
4634 | } |
4635 | ||
4636 | ||
03aaa593 BW |
4637 | /* In early Xtensa Processors, for reasons that are unclear, the ISA |
4638 | required two-byte instructions to be treated as three-byte instructions | |
4639 | for loop instruction alignment. This restriction was removed beginning | |
4640 | with Xtensa LX. Now the only requirement on loop instruction alignment | |
4641 | is that the first instruction of the loop must appear at an address that | |
4642 | does not cross a fetch boundary. */ | |
4643 | ||
4644 | static int | |
4645 | get_loop_align_size (int insn_size) | |
4646 | { | |
4647 | if (insn_size == XTENSA_UNDEFINED) | |
4648 | return xtensa_fetch_width; | |
4649 | ||
4650 | if (enforce_three_byte_loop_align && insn_size == 2) | |
4651 | return 3; | |
4652 | ||
4653 | return insn_size; | |
4654 | } | |
4655 | ||
4656 | ||
e0001a05 NC |
4657 | /* If the next legit fragment is an end-of-loop marker, |
4658 | switch its state so it will instantiate a NOP. */ | |
4659 | ||
4660 | static void | |
1d19a770 | 4661 | update_next_frag_state (fragS *fragP) |
e0001a05 NC |
4662 | { |
4663 | fragS *next_fragP = fragP->fr_next; | |
43cd72b9 | 4664 | fragS *new_target = NULL; |
e0001a05 | 4665 | |
7b1cc377 | 4666 | if (align_targets) |
43cd72b9 BW |
4667 | { |
4668 | /* We are guaranteed there will be one of these... */ | |
4669 | while (!(next_fragP->fr_type == rs_machine_dependent | |
4670 | && (next_fragP->fr_subtype == RELAX_MAYBE_UNREACHABLE | |
4671 | || next_fragP->fr_subtype == RELAX_UNREACHABLE))) | |
4672 | next_fragP = next_fragP->fr_next; | |
4673 | ||
9c2799c2 | 4674 | gas_assert (next_fragP->fr_type == rs_machine_dependent |
43cd72b9 BW |
4675 | && (next_fragP->fr_subtype == RELAX_MAYBE_UNREACHABLE |
4676 | || next_fragP->fr_subtype == RELAX_UNREACHABLE)); | |
4677 | ||
4678 | /* ...and one of these. */ | |
4679 | new_target = next_fragP->fr_next; | |
4680 | while (!(new_target->fr_type == rs_machine_dependent | |
4681 | && (new_target->fr_subtype == RELAX_MAYBE_DESIRE_ALIGN | |
4682 | || new_target->fr_subtype == RELAX_DESIRE_ALIGN))) | |
4683 | new_target = new_target->fr_next; | |
4684 | ||
9c2799c2 | 4685 | gas_assert (new_target->fr_type == rs_machine_dependent |
43cd72b9 BW |
4686 | && (new_target->fr_subtype == RELAX_MAYBE_DESIRE_ALIGN |
4687 | || new_target->fr_subtype == RELAX_DESIRE_ALIGN)); | |
4688 | } | |
43cd72b9 | 4689 | |
1d19a770 | 4690 | while (next_fragP && next_fragP->fr_fix == 0) |
43cd72b9 | 4691 | { |
1d19a770 BW |
4692 | if (next_fragP->fr_type == rs_machine_dependent |
4693 | && next_fragP->fr_subtype == RELAX_LOOP_END) | |
43cd72b9 | 4694 | { |
1d19a770 BW |
4695 | next_fragP->fr_subtype = RELAX_LOOP_END_ADD_NOP; |
4696 | return; | |
e0001a05 | 4697 | } |
1d19a770 BW |
4698 | |
4699 | next_fragP = next_fragP->fr_next; | |
e0001a05 NC |
4700 | } |
4701 | } | |
4702 | ||
4703 | ||
4704 | static bfd_boolean | |
7fa3d080 | 4705 | next_frag_is_branch_target (const fragS *fragP) |
e0001a05 | 4706 | { |
43cd72b9 | 4707 | /* Sometimes an empty will end up here due to storage allocation issues, |
e0001a05 NC |
4708 | so we have to skip until we find something legit. */ |
4709 | for (fragP = fragP->fr_next; fragP; fragP = fragP->fr_next) | |
4710 | { | |
4711 | if (fragP->tc_frag_data.is_branch_target) | |
4712 | return TRUE; | |
4713 | if (fragP->fr_fix != 0) | |
4714 | break; | |
4715 | } | |
4716 | return FALSE; | |
4717 | } | |
4718 | ||
4719 | ||
4720 | static bfd_boolean | |
7fa3d080 | 4721 | next_frag_is_loop_target (const fragS *fragP) |
e0001a05 | 4722 | { |
c138bc38 | 4723 | /* Sometimes an empty will end up here due storage allocation issues. |
e0001a05 NC |
4724 | So we have to skip until we find something legit. */ |
4725 | for (fragP = fragP->fr_next; fragP; fragP = fragP->fr_next) | |
4726 | { | |
4727 | if (fragP->tc_frag_data.is_loop_target) | |
4728 | return TRUE; | |
4729 | if (fragP->fr_fix != 0) | |
4730 | break; | |
4731 | } | |
4732 | return FALSE; | |
4733 | } | |
4734 | ||
4735 | ||
3a1e9c4a SA |
4736 | /* As specified in the relaxation table, when a loop instruction is |
4737 | relaxed, there are 24 bytes between the loop instruction itself and | |
4738 | the first instruction in the loop. */ | |
4739 | ||
4740 | #define RELAXED_LOOP_INSN_BYTES 24 | |
4741 | ||
e0001a05 | 4742 | static addressT |
7fa3d080 | 4743 | next_frag_pre_opcode_bytes (const fragS *fragp) |
e0001a05 NC |
4744 | { |
4745 | const fragS *next_fragp = fragp->fr_next; | |
43cd72b9 | 4746 | xtensa_opcode next_opcode; |
e0001a05 | 4747 | |
43cd72b9 | 4748 | if (!next_frag_opcode_is_loop (fragp, &next_opcode)) |
e0001a05 NC |
4749 | return 0; |
4750 | ||
43cd72b9 BW |
4751 | /* Sometimes an empty will end up here due to storage allocation issues, |
4752 | so we have to skip until we find something legit. */ | |
e0001a05 NC |
4753 | while (next_fragp->fr_fix == 0) |
4754 | next_fragp = next_fragp->fr_next; | |
4755 | ||
4756 | if (next_fragp->fr_type != rs_machine_dependent) | |
4757 | return 0; | |
4758 | ||
4759 | /* There is some implicit knowledge encoded in here. | |
4760 | The LOOP instructions that are NOT RELAX_IMMED have | |
43cd72b9 BW |
4761 | been relaxed. Note that we can assume that the LOOP |
4762 | instruction is in slot 0 because loops aren't bundleable. */ | |
4763 | if (next_fragp->tc_frag_data.slot_subtypes[0] > RELAX_IMMED) | |
3a1e9c4a | 4764 | return get_expanded_loop_offset (next_opcode) + RELAXED_LOOP_INSN_BYTES; |
e0001a05 NC |
4765 | |
4766 | return 0; | |
4767 | } | |
4768 | ||
4769 | ||
4770 | /* Mark a location where we can later insert literal frags. Update | |
4771 | the section's literal_pool_loc, so subsequent literals can be | |
4772 | placed nearest to their use. */ | |
4773 | ||
4774 | static void | |
7fa3d080 | 4775 | xtensa_mark_literal_pool_location (void) |
e0001a05 NC |
4776 | { |
4777 | /* Any labels pointing to the current location need | |
4778 | to be adjusted to after the literal pool. */ | |
4779 | emit_state s; | |
e0001a05 | 4780 | fragS *pool_location; |
e0001a05 | 4781 | |
1f2a7e38 | 4782 | if (use_literal_section) |
43cd72b9 BW |
4783 | return; |
4784 | ||
dd49a749 BW |
4785 | /* We stash info in these frags so we can later move the literal's |
4786 | fixes into this frchain's fix list. */ | |
e0001a05 | 4787 | pool_location = frag_now; |
dd49a749 | 4788 | frag_now->tc_frag_data.lit_frchain = frchain_now; |
c48aaca0 | 4789 | frag_now->tc_frag_data.literal_frag = frag_now; |
b46824bd MF |
4790 | /* Just record this frag. */ |
4791 | xtensa_maybe_create_literal_pool_frag (FALSE, FALSE); | |
dd49a749 | 4792 | frag_variant (rs_machine_dependent, 0, 0, |
e0001a05 | 4793 | RELAX_LITERAL_POOL_BEGIN, NULL, 0, NULL); |
43cd72b9 | 4794 | xtensa_set_frag_assembly_state (frag_now); |
dd49a749 BW |
4795 | frag_now->tc_frag_data.lit_seg = now_seg; |
4796 | frag_variant (rs_machine_dependent, 0, 0, | |
e0001a05 | 4797 | RELAX_LITERAL_POOL_END, NULL, 0, NULL); |
43cd72b9 | 4798 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
4799 | |
4800 | /* Now put a frag into the literal pool that points to this location. */ | |
4801 | set_literal_pool_location (now_seg, pool_location); | |
43cd72b9 BW |
4802 | xtensa_switch_to_non_abs_literal_fragment (&s); |
4803 | frag_align (2, 0, 0); | |
4804 | record_alignment (now_seg, 2); | |
e0001a05 NC |
4805 | |
4806 | /* Close whatever frag is there. */ | |
4807 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
43cd72b9 | 4808 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
4809 | frag_now->tc_frag_data.literal_frag = pool_location; |
4810 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
4811 | xtensa_restore_emit_state (&s); | |
43cd72b9 | 4812 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
4813 | } |
4814 | ||
4815 | ||
43cd72b9 BW |
4816 | /* Build a nop of the correct size into tinsn. */ |
4817 | ||
4818 | static void | |
7fa3d080 | 4819 | build_nop (TInsn *tinsn, int size) |
43cd72b9 BW |
4820 | { |
4821 | tinsn_init (tinsn); | |
4822 | switch (size) | |
4823 | { | |
4824 | case 2: | |
4825 | tinsn->opcode = xtensa_nop_n_opcode; | |
4826 | tinsn->ntok = 0; | |
4827 | if (tinsn->opcode == XTENSA_UNDEFINED) | |
4828 | as_fatal (_("opcode 'NOP.N' unavailable in this configuration")); | |
4829 | break; | |
4830 | ||
4831 | case 3: | |
4832 | if (xtensa_nop_opcode == XTENSA_UNDEFINED) | |
4833 | { | |
4834 | tinsn->opcode = xtensa_or_opcode; | |
4835 | set_expr_const (&tinsn->tok[0], 1); | |
4836 | set_expr_const (&tinsn->tok[1], 1); | |
4837 | set_expr_const (&tinsn->tok[2], 1); | |
4838 | tinsn->ntok = 3; | |
4839 | } | |
4840 | else | |
4841 | tinsn->opcode = xtensa_nop_opcode; | |
4842 | ||
9c2799c2 | 4843 | gas_assert (tinsn->opcode != XTENSA_UNDEFINED); |
43cd72b9 BW |
4844 | } |
4845 | } | |
4846 | ||
4847 | ||
e0001a05 NC |
4848 | /* Assemble a NOP of the requested size in the buffer. User must have |
4849 | allocated "buf" with at least "size" bytes. */ | |
4850 | ||
7fa3d080 | 4851 | static void |
d77b99c9 | 4852 | assemble_nop (int size, char *buf) |
e0001a05 NC |
4853 | { |
4854 | static xtensa_insnbuf insnbuf = NULL; | |
43cd72b9 | 4855 | TInsn tinsn; |
e0001a05 | 4856 | |
43cd72b9 | 4857 | build_nop (&tinsn, size); |
e0001a05 | 4858 | |
43cd72b9 BW |
4859 | if (!insnbuf) |
4860 | insnbuf = xtensa_insnbuf_alloc (xtensa_default_isa); | |
e0001a05 | 4861 | |
43cd72b9 | 4862 | tinsn_to_insnbuf (&tinsn, insnbuf); |
d77b99c9 BW |
4863 | xtensa_insnbuf_to_chars (xtensa_default_isa, insnbuf, |
4864 | (unsigned char *) buf, 0); | |
e0001a05 NC |
4865 | } |
4866 | ||
4867 | ||
4868 | /* Return the number of bytes for the offset of the expanded loop | |
4869 | instruction. This should be incorporated into the relaxation | |
4870 | specification but is hard-coded here. This is used to auto-align | |
4871 | the loop instruction. It is invalid to call this function if the | |
4872 | configuration does not have loops or if the opcode is not a loop | |
4873 | opcode. */ | |
4874 | ||
4875 | static addressT | |
7fa3d080 | 4876 | get_expanded_loop_offset (xtensa_opcode opcode) |
e0001a05 NC |
4877 | { |
4878 | /* This is the OFFSET of the loop instruction in the expanded loop. | |
4879 | This MUST correspond directly to the specification of the loop | |
4880 | expansion. It will be validated on fragment conversion. */ | |
9c2799c2 | 4881 | gas_assert (opcode != XTENSA_UNDEFINED); |
e0001a05 NC |
4882 | if (opcode == xtensa_loop_opcode) |
4883 | return 0; | |
4884 | if (opcode == xtensa_loopnez_opcode) | |
4885 | return 3; | |
4886 | if (opcode == xtensa_loopgtz_opcode) | |
4887 | return 6; | |
4888 | as_fatal (_("get_expanded_loop_offset: invalid opcode")); | |
4889 | return 0; | |
4890 | } | |
4891 | ||
4892 | ||
7fa3d080 BW |
4893 | static fragS * |
4894 | get_literal_pool_location (segT seg) | |
e0001a05 | 4895 | { |
b46824bd MF |
4896 | struct litpool_seg *lps = litpool_seg_list.next; |
4897 | struct litpool_frag *lpf; | |
4898 | for ( ; lps && lps->seg->id != seg->id; lps = lps->next) | |
4899 | ; | |
4900 | if (lps) | |
4901 | { | |
4902 | for (lpf = lps->frag_list.prev; lpf->fragP; lpf = lpf->prev) | |
4903 | { /* Skip "candidates" for now. */ | |
4904 | if (lpf->fragP->fr_subtype == RELAX_LITERAL_POOL_BEGIN && | |
4905 | lpf->priority == 1) | |
4906 | return lpf->fragP; | |
4907 | } | |
4908 | /* Must convert a lower-priority pool. */ | |
4909 | for (lpf = lps->frag_list.prev; lpf->fragP; lpf = lpf->prev) | |
4910 | { | |
4911 | if (lpf->fragP->fr_subtype == RELAX_LITERAL_POOL_BEGIN) | |
4912 | return lpf->fragP; | |
4913 | } | |
4914 | /* Still no match -- try for a low priority pool. */ | |
4915 | for (lpf = lps->frag_list.prev; lpf->fragP; lpf = lpf->prev) | |
4916 | { | |
4917 | if (lpf->fragP->fr_subtype == RELAX_LITERAL_POOL_CANDIDATE_BEGIN) | |
4918 | return lpf->fragP; | |
4919 | } | |
4920 | } | |
e0001a05 NC |
4921 | return seg_info (seg)->tc_segment_info_data.literal_pool_loc; |
4922 | } | |
4923 | ||
4924 | ||
4925 | static void | |
7fa3d080 | 4926 | set_literal_pool_location (segT seg, fragS *literal_pool_loc) |
e0001a05 NC |
4927 | { |
4928 | seg_info (seg)->tc_segment_info_data.literal_pool_loc = literal_pool_loc; | |
4929 | } | |
4930 | ||
43cd72b9 BW |
4931 | |
4932 | /* Set frag assembly state should be called when a new frag is | |
4933 | opened and after a frag has been closed. */ | |
4934 | ||
7fa3d080 BW |
4935 | static void |
4936 | xtensa_set_frag_assembly_state (fragS *fragP) | |
43cd72b9 BW |
4937 | { |
4938 | if (!density_supported) | |
4939 | fragP->tc_frag_data.is_no_density = TRUE; | |
4940 | ||
4941 | /* This function is called from subsegs_finish, which is called | |
c138bc38 | 4942 | after xtensa_end, so we can't use "use_transform" or |
43cd72b9 BW |
4943 | "use_schedule" here. */ |
4944 | if (!directive_state[directive_transform]) | |
4945 | fragP->tc_frag_data.is_no_transform = TRUE; | |
7c834684 BW |
4946 | if (directive_state[directive_longcalls]) |
4947 | fragP->tc_frag_data.use_longcalls = TRUE; | |
43cd72b9 BW |
4948 | fragP->tc_frag_data.use_absolute_literals = |
4949 | directive_state[directive_absolute_literals]; | |
4950 | fragP->tc_frag_data.is_assembly_state_set = TRUE; | |
4951 | } | |
4952 | ||
4953 | ||
7fa3d080 BW |
4954 | static bfd_boolean |
4955 | relaxable_section (asection *sec) | |
43cd72b9 | 4956 | { |
11ac2671 BW |
4957 | return ((sec->flags & SEC_DEBUGGING) == 0 |
4958 | && strcmp (sec->name, ".eh_frame") != 0); | |
43cd72b9 BW |
4959 | } |
4960 | ||
4961 | ||
99ded152 BW |
4962 | static void |
4963 | xtensa_mark_frags_for_org (void) | |
4964 | { | |
4965 | segT *seclist; | |
4966 | ||
4967 | /* Walk over each fragment of all of the current segments. If we find | |
4968 | a .org frag in any of the segments, mark all frags prior to it as | |
4969 | "no transform", which will prevent linker optimizations from messing | |
4970 | up the .org distance. This should be done after | |
4971 | xtensa_find_unmarked_state_frags, because we don't want to worry here | |
4972 | about that function trashing the data we save here. */ | |
4973 | ||
4974 | for (seclist = &stdoutput->sections; | |
4975 | seclist && *seclist; | |
4976 | seclist = &(*seclist)->next) | |
4977 | { | |
4978 | segT sec = *seclist; | |
4979 | segment_info_type *seginfo; | |
4980 | fragS *fragP; | |
4981 | flagword flags; | |
4982 | flags = bfd_get_section_flags (stdoutput, sec); | |
4983 | if (flags & SEC_DEBUGGING) | |
4984 | continue; | |
4985 | if (!(flags & SEC_ALLOC)) | |
4986 | continue; | |
4987 | ||
4988 | seginfo = seg_info (sec); | |
4989 | if (seginfo && seginfo->frchainP) | |
4990 | { | |
4991 | fragS *last_fragP = seginfo->frchainP->frch_root; | |
4992 | for (fragP = seginfo->frchainP->frch_root; fragP; | |
4993 | fragP = fragP->fr_next) | |
4994 | { | |
4995 | /* cvt_frag_to_fill has changed the fr_type of org frags to | |
4996 | rs_fill, so use the value as cached in rs_subtype here. */ | |
4997 | if (fragP->fr_subtype == RELAX_ORG) | |
4998 | { | |
4999 | while (last_fragP != fragP->fr_next) | |
5000 | { | |
5001 | last_fragP->tc_frag_data.is_no_transform = TRUE; | |
5002 | last_fragP = last_fragP->fr_next; | |
5003 | } | |
5004 | } | |
5005 | } | |
5006 | } | |
5007 | } | |
5008 | } | |
5009 | ||
5010 | ||
43cd72b9 | 5011 | static void |
7fa3d080 | 5012 | xtensa_find_unmarked_state_frags (void) |
43cd72b9 BW |
5013 | { |
5014 | segT *seclist; | |
5015 | ||
5016 | /* Walk over each fragment of all of the current segments. For each | |
5017 | unmarked fragment, mark it with the same info as the previous | |
5018 | fragment. */ | |
5019 | for (seclist = &stdoutput->sections; | |
5020 | seclist && *seclist; | |
5021 | seclist = &(*seclist)->next) | |
5022 | { | |
5023 | segT sec = *seclist; | |
5024 | segment_info_type *seginfo; | |
5025 | fragS *fragP; | |
5026 | flagword flags; | |
5027 | flags = bfd_get_section_flags (stdoutput, sec); | |
5028 | if (flags & SEC_DEBUGGING) | |
5029 | continue; | |
5030 | if (!(flags & SEC_ALLOC)) | |
5031 | continue; | |
5032 | ||
5033 | seginfo = seg_info (sec); | |
5034 | if (seginfo && seginfo->frchainP) | |
5035 | { | |
5036 | fragS *last_fragP = 0; | |
5037 | for (fragP = seginfo->frchainP->frch_root; fragP; | |
5038 | fragP = fragP->fr_next) | |
5039 | { | |
5040 | if (fragP->fr_fix != 0 | |
5041 | && !fragP->tc_frag_data.is_assembly_state_set) | |
5042 | { | |
5043 | if (last_fragP == 0) | |
5044 | { | |
5045 | as_warn_where (fragP->fr_file, fragP->fr_line, | |
5046 | _("assembly state not set for first frag in section %s"), | |
5047 | sec->name); | |
5048 | } | |
5049 | else | |
5050 | { | |
5051 | fragP->tc_frag_data.is_assembly_state_set = TRUE; | |
5052 | fragP->tc_frag_data.is_no_density = | |
5053 | last_fragP->tc_frag_data.is_no_density; | |
5054 | fragP->tc_frag_data.is_no_transform = | |
5055 | last_fragP->tc_frag_data.is_no_transform; | |
7c834684 BW |
5056 | fragP->tc_frag_data.use_longcalls = |
5057 | last_fragP->tc_frag_data.use_longcalls; | |
43cd72b9 BW |
5058 | fragP->tc_frag_data.use_absolute_literals = |
5059 | last_fragP->tc_frag_data.use_absolute_literals; | |
5060 | } | |
5061 | } | |
5062 | if (fragP->tc_frag_data.is_assembly_state_set) | |
5063 | last_fragP = fragP; | |
5064 | } | |
5065 | } | |
5066 | } | |
5067 | } | |
5068 | ||
5069 | ||
5070 | static void | |
7fa3d080 BW |
5071 | xtensa_find_unaligned_branch_targets (bfd *abfd ATTRIBUTE_UNUSED, |
5072 | asection *sec, | |
5073 | void *unused ATTRIBUTE_UNUSED) | |
43cd72b9 BW |
5074 | { |
5075 | flagword flags = bfd_get_section_flags (abfd, sec); | |
5076 | segment_info_type *seginfo = seg_info (sec); | |
5077 | fragS *frag = seginfo->frchainP->frch_root; | |
c138bc38 | 5078 | |
43cd72b9 | 5079 | if (flags & SEC_CODE) |
c138bc38 | 5080 | { |
43cd72b9 BW |
5081 | xtensa_isa isa = xtensa_default_isa; |
5082 | xtensa_insnbuf insnbuf = xtensa_insnbuf_alloc (isa); | |
5083 | while (frag != NULL) | |
5084 | { | |
5085 | if (frag->tc_frag_data.is_branch_target) | |
5086 | { | |
5087 | int op_size; | |
664df4e4 | 5088 | addressT branch_align, frag_addr; |
43cd72b9 BW |
5089 | xtensa_format fmt; |
5090 | ||
d77b99c9 BW |
5091 | xtensa_insnbuf_from_chars |
5092 | (isa, insnbuf, (unsigned char *) frag->fr_literal, 0); | |
43cd72b9 BW |
5093 | fmt = xtensa_format_decode (isa, insnbuf); |
5094 | op_size = xtensa_format_length (isa, fmt); | |
664df4e4 BW |
5095 | branch_align = 1 << branch_align_power (sec); |
5096 | frag_addr = frag->fr_address % branch_align; | |
5097 | if (frag_addr + op_size > branch_align) | |
43cd72b9 BW |
5098 | as_warn_where (frag->fr_file, frag->fr_line, |
5099 | _("unaligned branch target: %d bytes at 0x%lx"), | |
dd49a749 | 5100 | op_size, (long) frag->fr_address); |
43cd72b9 BW |
5101 | } |
5102 | frag = frag->fr_next; | |
5103 | } | |
5104 | xtensa_insnbuf_free (isa, insnbuf); | |
5105 | } | |
5106 | } | |
5107 | ||
5108 | ||
5109 | static void | |
7fa3d080 BW |
5110 | xtensa_find_unaligned_loops (bfd *abfd ATTRIBUTE_UNUSED, |
5111 | asection *sec, | |
5112 | void *unused ATTRIBUTE_UNUSED) | |
43cd72b9 BW |
5113 | { |
5114 | flagword flags = bfd_get_section_flags (abfd, sec); | |
5115 | segment_info_type *seginfo = seg_info (sec); | |
5116 | fragS *frag = seginfo->frchainP->frch_root; | |
5117 | xtensa_isa isa = xtensa_default_isa; | |
c138bc38 | 5118 | |
43cd72b9 | 5119 | if (flags & SEC_CODE) |
c138bc38 | 5120 | { |
43cd72b9 BW |
5121 | xtensa_insnbuf insnbuf = xtensa_insnbuf_alloc (isa); |
5122 | while (frag != NULL) | |
5123 | { | |
5124 | if (frag->tc_frag_data.is_first_loop_insn) | |
5125 | { | |
5126 | int op_size; | |
d77b99c9 | 5127 | addressT frag_addr; |
43cd72b9 BW |
5128 | xtensa_format fmt; |
5129 | ||
3c83b96e SA |
5130 | if (frag->fr_fix == 0) |
5131 | frag = next_non_empty_frag (frag); | |
3739860c | 5132 | |
3c83b96e SA |
5133 | if (frag) |
5134 | { | |
5135 | xtensa_insnbuf_from_chars | |
5136 | (isa, insnbuf, (unsigned char *) frag->fr_literal, 0); | |
5137 | fmt = xtensa_format_decode (isa, insnbuf); | |
5138 | op_size = xtensa_format_length (isa, fmt); | |
5139 | frag_addr = frag->fr_address % xtensa_fetch_width; | |
3739860c | 5140 | |
3c83b96e SA |
5141 | if (frag_addr + op_size > xtensa_fetch_width) |
5142 | as_warn_where (frag->fr_file, frag->fr_line, | |
5143 | _("unaligned loop: %d bytes at 0x%lx"), | |
5144 | op_size, (long) frag->fr_address); | |
5145 | } | |
43cd72b9 BW |
5146 | } |
5147 | frag = frag->fr_next; | |
5148 | } | |
5149 | xtensa_insnbuf_free (isa, insnbuf); | |
5150 | } | |
5151 | } | |
5152 | ||
5153 | ||
30f725a1 BW |
5154 | static int |
5155 | xg_apply_fix_value (fixS *fixP, valueT val) | |
43cd72b9 BW |
5156 | { |
5157 | xtensa_isa isa = xtensa_default_isa; | |
5158 | static xtensa_insnbuf insnbuf = NULL; | |
5159 | static xtensa_insnbuf slotbuf = NULL; | |
5160 | xtensa_format fmt; | |
5161 | int slot; | |
5162 | bfd_boolean alt_reloc; | |
5163 | xtensa_opcode opcode; | |
5164 | char *const fixpos = fixP->fx_frag->fr_literal + fixP->fx_where; | |
5165 | ||
1b6e95c2 BW |
5166 | if (decode_reloc (fixP->fx_r_type, &slot, &alt_reloc) |
5167 | || alt_reloc) | |
43cd72b9 BW |
5168 | as_fatal (_("unexpected fix")); |
5169 | ||
5170 | if (!insnbuf) | |
5171 | { | |
5172 | insnbuf = xtensa_insnbuf_alloc (isa); | |
5173 | slotbuf = xtensa_insnbuf_alloc (isa); | |
5174 | } | |
5175 | ||
d77b99c9 | 5176 | xtensa_insnbuf_from_chars (isa, insnbuf, (unsigned char *) fixpos, 0); |
43cd72b9 BW |
5177 | fmt = xtensa_format_decode (isa, insnbuf); |
5178 | if (fmt == XTENSA_UNDEFINED) | |
5179 | as_fatal (_("undecodable fix")); | |
5180 | xtensa_format_get_slot (isa, fmt, slot, insnbuf, slotbuf); | |
5181 | opcode = xtensa_opcode_decode (isa, fmt, slot, slotbuf); | |
5182 | if (opcode == XTENSA_UNDEFINED) | |
5183 | as_fatal (_("undecodable fix")); | |
5184 | ||
5185 | /* CONST16 immediates are not PC-relative, despite the fact that we | |
5186 | reuse the normal PC-relative operand relocations for the low part | |
30f725a1 | 5187 | of a CONST16 operand. */ |
43cd72b9 | 5188 | if (opcode == xtensa_const16_opcode) |
30f725a1 | 5189 | return 0; |
43cd72b9 BW |
5190 | |
5191 | xtensa_insnbuf_set_operand (slotbuf, fmt, slot, opcode, | |
5192 | get_relaxable_immed (opcode), val, | |
5193 | fixP->fx_file, fixP->fx_line); | |
5194 | ||
5195 | xtensa_format_set_slot (isa, fmt, slot, insnbuf, slotbuf); | |
d77b99c9 | 5196 | xtensa_insnbuf_to_chars (isa, insnbuf, (unsigned char *) fixpos, 0); |
30f725a1 BW |
5197 | |
5198 | return 1; | |
43cd72b9 BW |
5199 | } |
5200 | ||
e0001a05 NC |
5201 | \f |
5202 | /* External Functions and Other GAS Hooks. */ | |
5203 | ||
5204 | const char * | |
7fa3d080 | 5205 | xtensa_target_format (void) |
e0001a05 NC |
5206 | { |
5207 | return (target_big_endian ? "elf32-xtensa-be" : "elf32-xtensa-le"); | |
5208 | } | |
5209 | ||
5210 | ||
5211 | void | |
7fa3d080 | 5212 | xtensa_file_arch_init (bfd *abfd) |
e0001a05 NC |
5213 | { |
5214 | bfd_set_private_flags (abfd, 0x100 | 0x200); | |
5215 | } | |
5216 | ||
5217 | ||
5218 | void | |
7fa3d080 | 5219 | md_number_to_chars (char *buf, valueT val, int n) |
e0001a05 NC |
5220 | { |
5221 | if (target_big_endian) | |
5222 | number_to_chars_bigendian (buf, val, n); | |
5223 | else | |
5224 | number_to_chars_littleendian (buf, val, n); | |
5225 | } | |
5226 | ||
5227 | ||
5228 | /* This function is called once, at assembler startup time. It should | |
5229 | set up all the tables, etc. that the MD part of the assembler will | |
5230 | need. */ | |
5231 | ||
5232 | void | |
7fa3d080 | 5233 | md_begin (void) |
e0001a05 NC |
5234 | { |
5235 | segT current_section = now_seg; | |
5236 | int current_subsec = now_subseg; | |
5237 | xtensa_isa isa; | |
62af60e2 | 5238 | int i; |
e0001a05 | 5239 | |
43cd72b9 | 5240 | xtensa_default_isa = xtensa_isa_init (0, 0); |
e0001a05 | 5241 | isa = xtensa_default_isa; |
e0001a05 | 5242 | |
43cd72b9 BW |
5243 | linkrelax = 1; |
5244 | ||
74869ac7 | 5245 | /* Set up the literal sections. */ |
e0001a05 | 5246 | memset (&default_lit_sections, 0, sizeof (default_lit_sections)); |
e0001a05 NC |
5247 | |
5248 | subseg_set (current_section, current_subsec); | |
5249 | ||
5250 | xtensa_addi_opcode = xtensa_opcode_lookup (isa, "addi"); | |
5251 | xtensa_addmi_opcode = xtensa_opcode_lookup (isa, "addmi"); | |
5252 | xtensa_call0_opcode = xtensa_opcode_lookup (isa, "call0"); | |
5253 | xtensa_call4_opcode = xtensa_opcode_lookup (isa, "call4"); | |
5254 | xtensa_call8_opcode = xtensa_opcode_lookup (isa, "call8"); | |
5255 | xtensa_call12_opcode = xtensa_opcode_lookup (isa, "call12"); | |
5256 | xtensa_callx0_opcode = xtensa_opcode_lookup (isa, "callx0"); | |
5257 | xtensa_callx4_opcode = xtensa_opcode_lookup (isa, "callx4"); | |
5258 | xtensa_callx8_opcode = xtensa_opcode_lookup (isa, "callx8"); | |
5259 | xtensa_callx12_opcode = xtensa_opcode_lookup (isa, "callx12"); | |
43cd72b9 | 5260 | xtensa_const16_opcode = xtensa_opcode_lookup (isa, "const16"); |
e0001a05 | 5261 | xtensa_entry_opcode = xtensa_opcode_lookup (isa, "entry"); |
d12f9798 | 5262 | xtensa_extui_opcode = xtensa_opcode_lookup (isa, "extui"); |
43cd72b9 BW |
5263 | xtensa_movi_opcode = xtensa_opcode_lookup (isa, "movi"); |
5264 | xtensa_movi_n_opcode = xtensa_opcode_lookup (isa, "movi.n"); | |
e0001a05 | 5265 | xtensa_isync_opcode = xtensa_opcode_lookup (isa, "isync"); |
19e8f41a | 5266 | xtensa_j_opcode = xtensa_opcode_lookup (isa, "j"); |
e0001a05 | 5267 | xtensa_jx_opcode = xtensa_opcode_lookup (isa, "jx"); |
43cd72b9 | 5268 | xtensa_l32r_opcode = xtensa_opcode_lookup (isa, "l32r"); |
e0001a05 NC |
5269 | xtensa_loop_opcode = xtensa_opcode_lookup (isa, "loop"); |
5270 | xtensa_loopnez_opcode = xtensa_opcode_lookup (isa, "loopnez"); | |
5271 | xtensa_loopgtz_opcode = xtensa_opcode_lookup (isa, "loopgtz"); | |
43cd72b9 | 5272 | xtensa_nop_opcode = xtensa_opcode_lookup (isa, "nop"); |
e0001a05 NC |
5273 | xtensa_nop_n_opcode = xtensa_opcode_lookup (isa, "nop.n"); |
5274 | xtensa_or_opcode = xtensa_opcode_lookup (isa, "or"); | |
5275 | xtensa_ret_opcode = xtensa_opcode_lookup (isa, "ret"); | |
5276 | xtensa_ret_n_opcode = xtensa_opcode_lookup (isa, "ret.n"); | |
5277 | xtensa_retw_opcode = xtensa_opcode_lookup (isa, "retw"); | |
5278 | xtensa_retw_n_opcode = xtensa_opcode_lookup (isa, "retw.n"); | |
43cd72b9 | 5279 | xtensa_rsr_lcount_opcode = xtensa_opcode_lookup (isa, "rsr.lcount"); |
e0001a05 | 5280 | xtensa_waiti_opcode = xtensa_opcode_lookup (isa, "waiti"); |
43cd72b9 | 5281 | |
3739860c | 5282 | for (i = 0; i < xtensa_isa_num_formats (isa); i++) |
62af60e2 SA |
5283 | { |
5284 | int format_slots = xtensa_format_num_slots (isa, i); | |
5285 | if (format_slots > config_max_slots) | |
5286 | config_max_slots = format_slots; | |
5287 | } | |
5288 | ||
5289 | xg_init_vinsn (&cur_vinsn); | |
5290 | ||
77cba8a3 BW |
5291 | xtensa_num_pipe_stages = xtensa_isa_num_pipe_stages (isa); |
5292 | ||
43cd72b9 BW |
5293 | init_op_placement_info_table (); |
5294 | ||
5295 | /* Set up the assembly state. */ | |
5296 | if (!frag_now->tc_frag_data.is_assembly_state_set) | |
5297 | xtensa_set_frag_assembly_state (frag_now); | |
5298 | } | |
5299 | ||
5300 | ||
5301 | /* TC_INIT_FIX_DATA hook */ | |
5302 | ||
5303 | void | |
7fa3d080 | 5304 | xtensa_init_fix_data (fixS *x) |
43cd72b9 BW |
5305 | { |
5306 | x->tc_fix_data.slot = 0; | |
5307 | x->tc_fix_data.X_add_symbol = NULL; | |
5308 | x->tc_fix_data.X_add_number = 0; | |
e0001a05 NC |
5309 | } |
5310 | ||
5311 | ||
5312 | /* tc_frob_label hook */ | |
5313 | ||
5314 | void | |
7fa3d080 | 5315 | xtensa_frob_label (symbolS *sym) |
e0001a05 | 5316 | { |
3ea38ac2 BW |
5317 | float freq; |
5318 | ||
5319 | if (cur_vinsn.inside_bundle) | |
5320 | { | |
5321 | as_bad (_("labels are not valid inside bundles")); | |
5322 | return; | |
5323 | } | |
5324 | ||
5325 | freq = get_subseg_target_freq (now_seg, now_subseg); | |
7b1cc377 | 5326 | |
43cd72b9 BW |
5327 | /* Since the label was already attached to a frag associated with the |
5328 | previous basic block, it now needs to be reset to the current frag. */ | |
5329 | symbol_set_frag (sym, frag_now); | |
5330 | S_SET_VALUE (sym, (valueT) frag_now_fix ()); | |
5331 | ||
82e7541d BW |
5332 | if (generating_literals) |
5333 | xtensa_add_literal_sym (sym); | |
5334 | else | |
5335 | xtensa_add_insn_label (sym); | |
5336 | ||
7b1cc377 BW |
5337 | if (symbol_get_tc (sym)->is_loop_target) |
5338 | { | |
5339 | if ((get_last_insn_flags (now_seg, now_subseg) | |
e0001a05 | 5340 | & FLAG_IS_BAD_LOOPEND) != 0) |
7b1cc377 BW |
5341 | as_bad (_("invalid last instruction for a zero-overhead loop")); |
5342 | ||
5343 | xtensa_set_frag_assembly_state (frag_now); | |
5344 | frag_var (rs_machine_dependent, 4, 4, RELAX_LOOP_END, | |
5345 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
5346 | ||
5347 | xtensa_set_frag_assembly_state (frag_now); | |
c3ea6048 | 5348 | xtensa_move_labels (frag_now, 0); |
07a53e5c | 5349 | } |
e0001a05 NC |
5350 | |
5351 | /* No target aligning in the absolute section. */ | |
61846f28 | 5352 | if (now_seg != absolute_section |
61846f28 | 5353 | && !is_unaligned_label (sym) |
43cd72b9 BW |
5354 | && !generating_literals) |
5355 | { | |
43cd72b9 BW |
5356 | xtensa_set_frag_assembly_state (frag_now); |
5357 | ||
b7afdeef SA |
5358 | if (do_align_targets ()) |
5359 | frag_var (rs_machine_dependent, 0, (int) freq, | |
5360 | RELAX_DESIRE_ALIGN_IF_TARGET, frag_now->fr_symbol, | |
5361 | frag_now->fr_offset, NULL); | |
5362 | else | |
5363 | frag_var (rs_fill, 0, 0, frag_now->fr_subtype, | |
5364 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
43cd72b9 | 5365 | xtensa_set_frag_assembly_state (frag_now); |
c3ea6048 | 5366 | xtensa_move_labels (frag_now, 0); |
43cd72b9 BW |
5367 | } |
5368 | ||
5369 | /* We need to mark the following properties even if we aren't aligning. */ | |
5370 | ||
5371 | /* If the label is already known to be a branch target, i.e., a | |
5372 | forward branch, mark the frag accordingly. Backward branches | |
5373 | are handled by xg_add_branch_and_loop_targets. */ | |
5374 | if (symbol_get_tc (sym)->is_branch_target) | |
5375 | symbol_get_frag (sym)->tc_frag_data.is_branch_target = TRUE; | |
5376 | ||
5377 | /* Loops only go forward, so they can be identified here. */ | |
5378 | if (symbol_get_tc (sym)->is_loop_target) | |
5379 | symbol_get_frag (sym)->tc_frag_data.is_loop_target = TRUE; | |
07a53e5c RH |
5380 | |
5381 | dwarf2_emit_label (sym); | |
43cd72b9 BW |
5382 | } |
5383 | ||
5384 | ||
5385 | /* tc_unrecognized_line hook */ | |
5386 | ||
5387 | int | |
7fa3d080 | 5388 | xtensa_unrecognized_line (int ch) |
43cd72b9 BW |
5389 | { |
5390 | switch (ch) | |
5391 | { | |
5392 | case '{' : | |
5393 | if (cur_vinsn.inside_bundle == 0) | |
5394 | { | |
5395 | /* PR8110: Cannot emit line number info inside a FLIX bundle | |
5396 | when using --gstabs. Temporarily disable debug info. */ | |
5397 | generate_lineno_debug (); | |
5398 | if (debug_type == DEBUG_STABS) | |
5399 | { | |
5400 | xt_saved_debug_type = debug_type; | |
5401 | debug_type = DEBUG_NONE; | |
5402 | } | |
82e7541d | 5403 | |
43cd72b9 BW |
5404 | cur_vinsn.inside_bundle = 1; |
5405 | } | |
5406 | else | |
5407 | { | |
5408 | as_bad (_("extra opening brace")); | |
5409 | return 0; | |
5410 | } | |
5411 | break; | |
82e7541d | 5412 | |
43cd72b9 BW |
5413 | case '}' : |
5414 | if (cur_vinsn.inside_bundle) | |
5415 | finish_vinsn (&cur_vinsn); | |
5416 | else | |
5417 | { | |
5418 | as_bad (_("extra closing brace")); | |
5419 | return 0; | |
5420 | } | |
5421 | break; | |
5422 | default: | |
5423 | as_bad (_("syntax error")); | |
5424 | return 0; | |
e0001a05 | 5425 | } |
43cd72b9 | 5426 | return 1; |
e0001a05 NC |
5427 | } |
5428 | ||
5429 | ||
5430 | /* md_flush_pending_output hook */ | |
5431 | ||
5432 | void | |
7fa3d080 | 5433 | xtensa_flush_pending_output (void) |
e0001a05 | 5434 | { |
a3582eee BW |
5435 | /* This line fixes a bug where automatically generated gstabs info |
5436 | separates a function label from its entry instruction, ending up | |
5437 | with the literal position between the function label and the entry | |
5438 | instruction and crashing code. It only happens with --gstabs and | |
5439 | --text-section-literals, and when several other obscure relaxation | |
5440 | conditions are met. */ | |
5441 | if (outputting_stabs_line_debug) | |
5442 | return; | |
5443 | ||
43cd72b9 BW |
5444 | if (cur_vinsn.inside_bundle) |
5445 | as_bad (_("missing closing brace")); | |
5446 | ||
e0001a05 NC |
5447 | /* If there is a non-zero instruction fragment, close it. */ |
5448 | if (frag_now_fix () != 0 && frag_now->tc_frag_data.is_insn) | |
5449 | { | |
5450 | frag_wane (frag_now); | |
5451 | frag_new (0); | |
43cd72b9 | 5452 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
5453 | } |
5454 | frag_now->tc_frag_data.is_insn = FALSE; | |
82e7541d BW |
5455 | |
5456 | xtensa_clear_insn_labels (); | |
e0001a05 NC |
5457 | } |
5458 | ||
5459 | ||
43cd72b9 BW |
5460 | /* We had an error while parsing an instruction. The string might look |
5461 | like this: "insn arg1, arg2 }". If so, we need to see the closing | |
5462 | brace and reset some fields. Otherwise, the vinsn never gets closed | |
5463 | and the num_slots field will grow past the end of the array of slots, | |
5464 | and bad things happen. */ | |
5465 | ||
5466 | static void | |
7fa3d080 | 5467 | error_reset_cur_vinsn (void) |
43cd72b9 BW |
5468 | { |
5469 | if (cur_vinsn.inside_bundle) | |
5470 | { | |
5471 | if (*input_line_pointer == '}' | |
5472 | || *(input_line_pointer - 1) == '}' | |
5473 | || *(input_line_pointer - 2) == '}') | |
5474 | xg_clear_vinsn (&cur_vinsn); | |
5475 | } | |
5476 | } | |
5477 | ||
5478 | ||
e0001a05 | 5479 | void |
7fa3d080 | 5480 | md_assemble (char *str) |
e0001a05 NC |
5481 | { |
5482 | xtensa_isa isa = xtensa_default_isa; | |
b224e962 | 5483 | char *opname; |
e0001a05 NC |
5484 | unsigned opnamelen; |
5485 | bfd_boolean has_underbar = FALSE; | |
43cd72b9 | 5486 | char *arg_strings[MAX_INSN_ARGS]; |
e0001a05 | 5487 | int num_args; |
e0001a05 | 5488 | TInsn orig_insn; /* Original instruction from the input. */ |
e0001a05 | 5489 | |
e0001a05 NC |
5490 | tinsn_init (&orig_insn); |
5491 | ||
5492 | /* Split off the opcode. */ | |
5493 | opnamelen = strspn (str, "abcdefghijklmnopqrstuvwxyz_/0123456789."); | |
4ec9d7d5 | 5494 | opname = xstrndup (str, opnamelen); |
e0001a05 NC |
5495 | |
5496 | num_args = tokenize_arguments (arg_strings, str + opnamelen); | |
5497 | if (num_args == -1) | |
5498 | { | |
5499 | as_bad (_("syntax error")); | |
5500 | return; | |
5501 | } | |
5502 | ||
5503 | if (xg_translate_idioms (&opname, &num_args, arg_strings)) | |
5504 | return; | |
5505 | ||
5506 | /* Check for an underbar prefix. */ | |
5507 | if (*opname == '_') | |
5508 | { | |
5509 | has_underbar = TRUE; | |
5510 | opname += 1; | |
5511 | } | |
5512 | ||
5513 | orig_insn.insn_type = ITYPE_INSN; | |
5514 | orig_insn.ntok = 0; | |
43cd72b9 | 5515 | orig_insn.is_specific_opcode = (has_underbar || !use_transform ()); |
e0001a05 | 5516 | orig_insn.opcode = xtensa_opcode_lookup (isa, opname); |
28dbbc02 BW |
5517 | |
5518 | /* Special case: Check for "CALLXn.TLS" psuedo op. If found, grab its | |
5519 | extra argument and set the opcode to "CALLXn". */ | |
5520 | if (orig_insn.opcode == XTENSA_UNDEFINED | |
5521 | && strncasecmp (opname, "callx", 5) == 0) | |
5522 | { | |
5523 | unsigned long window_size; | |
5524 | char *suffix; | |
5525 | ||
5526 | window_size = strtoul (opname + 5, &suffix, 10); | |
5527 | if (suffix != opname + 5 | |
5528 | && (window_size == 0 | |
5529 | || window_size == 4 | |
5530 | || window_size == 8 | |
5531 | || window_size == 12) | |
5532 | && strcasecmp (suffix, ".tls") == 0) | |
5533 | { | |
5534 | switch (window_size) | |
5535 | { | |
5536 | case 0: orig_insn.opcode = xtensa_callx0_opcode; break; | |
5537 | case 4: orig_insn.opcode = xtensa_callx4_opcode; break; | |
5538 | case 8: orig_insn.opcode = xtensa_callx8_opcode; break; | |
5539 | case 12: orig_insn.opcode = xtensa_callx12_opcode; break; | |
5540 | } | |
5541 | ||
5542 | if (num_args != 2) | |
5543 | as_bad (_("wrong number of operands for '%s'"), opname); | |
5544 | else | |
5545 | { | |
5546 | bfd_reloc_code_real_type reloc; | |
5547 | char *old_input_line_pointer; | |
19e8f41a | 5548 | expressionS *tok = &orig_insn.extra_arg; |
28dbbc02 BW |
5549 | |
5550 | old_input_line_pointer = input_line_pointer; | |
5551 | input_line_pointer = arg_strings[num_args - 1]; | |
5552 | ||
87975d2a | 5553 | expression (tok); |
28dbbc02 BW |
5554 | if (tok->X_op == O_symbol |
5555 | && ((reloc = xtensa_elf_suffix (&input_line_pointer, tok)) | |
5556 | == BFD_RELOC_XTENSA_TLS_CALL)) | |
5557 | tok->X_op = map_suffix_reloc_to_operator (reloc); | |
5558 | else | |
5559 | as_bad (_("bad relocation expression for '%s'"), opname); | |
5560 | ||
5561 | input_line_pointer = old_input_line_pointer; | |
5562 | num_args -= 1; | |
5563 | } | |
5564 | } | |
5565 | } | |
5566 | ||
19e8f41a BW |
5567 | /* Special case: Check for "j.l" psuedo op. */ |
5568 | if (orig_insn.opcode == XTENSA_UNDEFINED | |
5569 | && strncasecmp (opname, "j.l", 3) == 0) | |
5570 | { | |
5571 | if (num_args != 2) | |
5572 | as_bad (_("wrong number of operands for '%s'"), opname); | |
5573 | else | |
5574 | { | |
5575 | char *old_input_line_pointer; | |
5576 | expressionS *tok = &orig_insn.extra_arg; | |
5577 | ||
5578 | old_input_line_pointer = input_line_pointer; | |
5579 | input_line_pointer = arg_strings[num_args - 1]; | |
5580 | ||
5581 | expression_maybe_register (xtensa_jx_opcode, 0, tok); | |
5582 | input_line_pointer = old_input_line_pointer; | |
5583 | ||
5584 | num_args -= 1; | |
5585 | orig_insn.opcode = xtensa_j_opcode; | |
5586 | } | |
5587 | } | |
5588 | ||
e0001a05 NC |
5589 | if (orig_insn.opcode == XTENSA_UNDEFINED) |
5590 | { | |
43cd72b9 BW |
5591 | xtensa_format fmt = xtensa_format_lookup (isa, opname); |
5592 | if (fmt == XTENSA_UNDEFINED) | |
5593 | { | |
5594 | as_bad (_("unknown opcode or format name '%s'"), opname); | |
5595 | error_reset_cur_vinsn (); | |
5596 | return; | |
5597 | } | |
5598 | if (!cur_vinsn.inside_bundle) | |
5599 | { | |
5600 | as_bad (_("format names only valid inside bundles")); | |
5601 | error_reset_cur_vinsn (); | |
5602 | return; | |
5603 | } | |
5604 | if (cur_vinsn.format != XTENSA_UNDEFINED) | |
5605 | as_warn (_("multiple formats specified for one bundle; using '%s'"), | |
5606 | opname); | |
5607 | cur_vinsn.format = fmt; | |
5608 | free (has_underbar ? opname - 1 : opname); | |
5609 | error_reset_cur_vinsn (); | |
e0001a05 NC |
5610 | return; |
5611 | } | |
5612 | ||
e0001a05 NC |
5613 | /* Parse the arguments. */ |
5614 | if (parse_arguments (&orig_insn, num_args, arg_strings)) | |
5615 | { | |
5616 | as_bad (_("syntax error")); | |
43cd72b9 | 5617 | error_reset_cur_vinsn (); |
e0001a05 NC |
5618 | return; |
5619 | } | |
5620 | ||
5621 | /* Free the opcode and argument strings, now that they've been parsed. */ | |
5622 | free (has_underbar ? opname - 1 : opname); | |
5623 | opname = 0; | |
5624 | while (num_args-- > 0) | |
5625 | free (arg_strings[num_args]); | |
5626 | ||
43cd72b9 BW |
5627 | /* Get expressions for invisible operands. */ |
5628 | if (get_invisible_operands (&orig_insn)) | |
5629 | { | |
5630 | error_reset_cur_vinsn (); | |
5631 | return; | |
5632 | } | |
5633 | ||
e0001a05 NC |
5634 | /* Check for the right number and type of arguments. */ |
5635 | if (tinsn_check_arguments (&orig_insn)) | |
e0001a05 | 5636 | { |
43cd72b9 BW |
5637 | error_reset_cur_vinsn (); |
5638 | return; | |
e0001a05 NC |
5639 | } |
5640 | ||
b224e962 BW |
5641 | /* Record the line number for each TInsn, because a FLIX bundle may be |
5642 | spread across multiple input lines and individual instructions may be | |
5643 | moved around in some cases. */ | |
5644 | orig_insn.loc_directive_seen = dwarf2_loc_directive_seen; | |
5645 | dwarf2_where (&orig_insn.debug_line); | |
5646 | dwarf2_consume_line_info (); | |
c138bc38 | 5647 | |
43cd72b9 BW |
5648 | xg_add_branch_and_loop_targets (&orig_insn); |
5649 | ||
431ad2d0 BW |
5650 | /* Check that immediate value for ENTRY is >= 16. */ |
5651 | if (orig_insn.opcode == xtensa_entry_opcode && orig_insn.ntok >= 3) | |
e0001a05 | 5652 | { |
431ad2d0 BW |
5653 | expressionS *exp = &orig_insn.tok[2]; |
5654 | if (exp->X_op == O_constant && exp->X_add_number < 16) | |
5655 | as_warn (_("entry instruction with stack decrement < 16")); | |
e0001a05 NC |
5656 | } |
5657 | ||
e0001a05 | 5658 | /* Finish it off: |
43cd72b9 BW |
5659 | assemble_tokens (opcode, tok, ntok); |
5660 | expand the tokens from the orig_insn into the | |
5661 | stack of instructions that will not expand | |
e0001a05 | 5662 | unless required at relaxation time. */ |
e0001a05 | 5663 | |
43cd72b9 BW |
5664 | if (!cur_vinsn.inside_bundle) |
5665 | emit_single_op (&orig_insn); | |
5666 | else /* We are inside a bundle. */ | |
e0001a05 | 5667 | { |
43cd72b9 BW |
5668 | cur_vinsn.slots[cur_vinsn.num_slots] = orig_insn; |
5669 | cur_vinsn.num_slots++; | |
5670 | if (*input_line_pointer == '}' | |
5671 | || *(input_line_pointer - 1) == '}' | |
5672 | || *(input_line_pointer - 2) == '}') | |
5673 | finish_vinsn (&cur_vinsn); | |
e0001a05 NC |
5674 | } |
5675 | ||
43cd72b9 BW |
5676 | /* We've just emitted a new instruction so clear the list of labels. */ |
5677 | xtensa_clear_insn_labels (); | |
a82c7d90 DW |
5678 | |
5679 | xtensa_check_frag_count (); | |
e0001a05 NC |
5680 | } |
5681 | ||
5682 | ||
43cd72b9 | 5683 | /* HANDLE_ALIGN hook */ |
e0001a05 | 5684 | |
43cd72b9 BW |
5685 | /* For a .align directive, we mark the previous block with the alignment |
5686 | information. This will be placed in the object file in the | |
5687 | property section corresponding to this section. */ | |
e0001a05 | 5688 | |
43cd72b9 | 5689 | void |
7fa3d080 | 5690 | xtensa_handle_align (fragS *fragP) |
43cd72b9 BW |
5691 | { |
5692 | if (linkrelax | |
b08b5071 | 5693 | && ! fragP->tc_frag_data.is_literal |
43cd72b9 BW |
5694 | && (fragP->fr_type == rs_align |
5695 | || fragP->fr_type == rs_align_code) | |
43cd72b9 BW |
5696 | && fragP->fr_offset > 0 |
5697 | && now_seg != bss_section) | |
e0001a05 | 5698 | { |
43cd72b9 BW |
5699 | fragP->tc_frag_data.is_align = TRUE; |
5700 | fragP->tc_frag_data.alignment = fragP->fr_offset; | |
e0001a05 NC |
5701 | } |
5702 | ||
43cd72b9 | 5703 | if (fragP->fr_type == rs_align_test) |
e0001a05 | 5704 | { |
43cd72b9 BW |
5705 | int count; |
5706 | count = fragP->fr_next->fr_address - fragP->fr_address - fragP->fr_fix; | |
5707 | if (count != 0) | |
c138bc38 | 5708 | as_bad_where (fragP->fr_file, fragP->fr_line, |
43cd72b9 | 5709 | _("unaligned entry instruction")); |
e0001a05 | 5710 | } |
99ded152 BW |
5711 | |
5712 | if (linkrelax && fragP->fr_type == rs_org) | |
5713 | fragP->fr_subtype = RELAX_ORG; | |
e0001a05 | 5714 | } |
43cd72b9 | 5715 | |
e0001a05 NC |
5716 | |
5717 | /* TC_FRAG_INIT hook */ | |
5718 | ||
5719 | void | |
7fa3d080 | 5720 | xtensa_frag_init (fragS *frag) |
e0001a05 | 5721 | { |
43cd72b9 | 5722 | xtensa_set_frag_assembly_state (frag); |
e0001a05 NC |
5723 | } |
5724 | ||
5725 | ||
5726 | symbolS * | |
7fa3d080 | 5727 | md_undefined_symbol (char *name ATTRIBUTE_UNUSED) |
e0001a05 NC |
5728 | { |
5729 | return NULL; | |
5730 | } | |
5731 | ||
5732 | ||
5733 | /* Round up a section size to the appropriate boundary. */ | |
5734 | ||
5735 | valueT | |
7fa3d080 | 5736 | md_section_align (segT segment ATTRIBUTE_UNUSED, valueT size) |
e0001a05 NC |
5737 | { |
5738 | return size; /* Byte alignment is fine. */ | |
5739 | } | |
5740 | ||
5741 | ||
5742 | long | |
7fa3d080 | 5743 | md_pcrel_from (fixS *fixP) |
e0001a05 NC |
5744 | { |
5745 | char *insn_p; | |
5746 | static xtensa_insnbuf insnbuf = NULL; | |
43cd72b9 | 5747 | static xtensa_insnbuf slotbuf = NULL; |
e0001a05 | 5748 | int opnum; |
43cd72b9 | 5749 | uint32 opnd_value; |
e0001a05 | 5750 | xtensa_opcode opcode; |
43cd72b9 BW |
5751 | xtensa_format fmt; |
5752 | int slot; | |
e0001a05 NC |
5753 | xtensa_isa isa = xtensa_default_isa; |
5754 | valueT addr = fixP->fx_where + fixP->fx_frag->fr_address; | |
43cd72b9 | 5755 | bfd_boolean alt_reloc; |
e0001a05 | 5756 | |
e0001a05 | 5757 | if (fixP->fx_r_type == BFD_RELOC_XTENSA_ASM_EXPAND) |
30f725a1 | 5758 | return 0; |
e0001a05 | 5759 | |
1bbb5f21 BW |
5760 | if (fixP->fx_r_type == BFD_RELOC_32_PCREL) |
5761 | return addr; | |
5762 | ||
e0001a05 | 5763 | if (!insnbuf) |
43cd72b9 BW |
5764 | { |
5765 | insnbuf = xtensa_insnbuf_alloc (isa); | |
5766 | slotbuf = xtensa_insnbuf_alloc (isa); | |
5767 | } | |
e0001a05 NC |
5768 | |
5769 | insn_p = &fixP->fx_frag->fr_literal[fixP->fx_where]; | |
d77b99c9 | 5770 | xtensa_insnbuf_from_chars (isa, insnbuf, (unsigned char *) insn_p, 0); |
43cd72b9 BW |
5771 | fmt = xtensa_format_decode (isa, insnbuf); |
5772 | ||
5773 | if (fmt == XTENSA_UNDEFINED) | |
5774 | as_fatal (_("bad instruction format")); | |
5775 | ||
5776 | if (decode_reloc (fixP->fx_r_type, &slot, &alt_reloc) != 0) | |
5777 | as_fatal (_("invalid relocation")); | |
5778 | ||
5779 | xtensa_format_get_slot (isa, fmt, slot, insnbuf, slotbuf); | |
5780 | opcode = xtensa_opcode_decode (isa, fmt, slot, slotbuf); | |
5781 | ||
30f725a1 BW |
5782 | /* Check for "alternate" relocations (operand not specified). None |
5783 | of the current uses for these are really PC-relative. */ | |
43cd72b9 BW |
5784 | if (alt_reloc || opcode == xtensa_const16_opcode) |
5785 | { | |
5786 | if (opcode != xtensa_l32r_opcode | |
5787 | && opcode != xtensa_const16_opcode) | |
5788 | as_fatal (_("invalid relocation for '%s' instruction"), | |
5789 | xtensa_opcode_name (isa, opcode)); | |
30f725a1 | 5790 | return 0; |
e0001a05 NC |
5791 | } |
5792 | ||
43cd72b9 BW |
5793 | opnum = get_relaxable_immed (opcode); |
5794 | opnd_value = 0; | |
5795 | if (xtensa_operand_is_PCrelative (isa, opcode, opnum) != 1 | |
5796 | || xtensa_operand_do_reloc (isa, opcode, opnum, &opnd_value, addr)) | |
e0001a05 NC |
5797 | { |
5798 | as_bad_where (fixP->fx_file, | |
5799 | fixP->fx_line, | |
5800 | _("invalid relocation for operand %d of '%s'"), | |
5801 | opnum, xtensa_opcode_name (isa, opcode)); | |
30f725a1 | 5802 | return 0; |
e0001a05 | 5803 | } |
43cd72b9 BW |
5804 | return 0 - opnd_value; |
5805 | } | |
5806 | ||
5807 | ||
5808 | /* TC_FORCE_RELOCATION hook */ | |
5809 | ||
5810 | int | |
7fa3d080 | 5811 | xtensa_force_relocation (fixS *fix) |
43cd72b9 BW |
5812 | { |
5813 | switch (fix->fx_r_type) | |
30f725a1 BW |
5814 | { |
5815 | case BFD_RELOC_XTENSA_ASM_EXPAND: | |
43cd72b9 BW |
5816 | case BFD_RELOC_XTENSA_SLOT0_ALT: |
5817 | case BFD_RELOC_XTENSA_SLOT1_ALT: | |
5818 | case BFD_RELOC_XTENSA_SLOT2_ALT: | |
5819 | case BFD_RELOC_XTENSA_SLOT3_ALT: | |
5820 | case BFD_RELOC_XTENSA_SLOT4_ALT: | |
5821 | case BFD_RELOC_XTENSA_SLOT5_ALT: | |
5822 | case BFD_RELOC_XTENSA_SLOT6_ALT: | |
5823 | case BFD_RELOC_XTENSA_SLOT7_ALT: | |
5824 | case BFD_RELOC_XTENSA_SLOT8_ALT: | |
5825 | case BFD_RELOC_XTENSA_SLOT9_ALT: | |
5826 | case BFD_RELOC_XTENSA_SLOT10_ALT: | |
5827 | case BFD_RELOC_XTENSA_SLOT11_ALT: | |
5828 | case BFD_RELOC_XTENSA_SLOT12_ALT: | |
5829 | case BFD_RELOC_XTENSA_SLOT13_ALT: | |
5830 | case BFD_RELOC_XTENSA_SLOT14_ALT: | |
43cd72b9 BW |
5831 | return 1; |
5832 | default: | |
5833 | break; | |
e0001a05 NC |
5834 | } |
5835 | ||
43cd72b9 BW |
5836 | if (linkrelax && fix->fx_addsy |
5837 | && relaxable_section (S_GET_SEGMENT (fix->fx_addsy))) | |
5838 | return 1; | |
5839 | ||
5840 | return generic_force_reloc (fix); | |
5841 | } | |
5842 | ||
5843 | ||
30f725a1 BW |
5844 | /* TC_VALIDATE_FIX_SUB hook */ |
5845 | ||
5846 | int | |
5847 | xtensa_validate_fix_sub (fixS *fix) | |
5848 | { | |
5849 | segT add_symbol_segment, sub_symbol_segment; | |
5850 | ||
5851 | /* The difference of two symbols should be resolved by the assembler when | |
5852 | linkrelax is not set. If the linker may relax the section containing | |
5853 | the symbols, then an Xtensa DIFF relocation must be generated so that | |
5854 | the linker knows to adjust the difference value. */ | |
5855 | if (!linkrelax || fix->fx_addsy == NULL) | |
5856 | return 0; | |
5857 | ||
5858 | /* Make sure both symbols are in the same segment, and that segment is | |
5859 | "normal" and relaxable. If the segment is not "normal", then the | |
5860 | fix is not valid. If the segment is not "relaxable", then the fix | |
5861 | should have been handled earlier. */ | |
5862 | add_symbol_segment = S_GET_SEGMENT (fix->fx_addsy); | |
5863 | if (! SEG_NORMAL (add_symbol_segment) || | |
5864 | ! relaxable_section (add_symbol_segment)) | |
5865 | return 0; | |
5866 | sub_symbol_segment = S_GET_SEGMENT (fix->fx_subsy); | |
5867 | return (sub_symbol_segment == add_symbol_segment); | |
5868 | } | |
5869 | ||
5870 | ||
43cd72b9 BW |
5871 | /* NO_PSEUDO_DOT hook */ |
5872 | ||
5873 | /* This function has nothing to do with pseudo dots, but this is the | |
5874 | nearest macro to where the check needs to take place. FIXME: This | |
5875 | seems wrong. */ | |
5876 | ||
5877 | bfd_boolean | |
7fa3d080 | 5878 | xtensa_check_inside_bundle (void) |
43cd72b9 BW |
5879 | { |
5880 | if (cur_vinsn.inside_bundle && input_line_pointer[-1] == '.') | |
5881 | as_bad (_("directives are not valid inside bundles")); | |
5882 | ||
5883 | /* This function must always return FALSE because it is called via a | |
5884 | macro that has nothing to do with bundling. */ | |
5885 | return FALSE; | |
e0001a05 NC |
5886 | } |
5887 | ||
5888 | ||
43cd72b9 | 5889 | /* md_elf_section_change_hook */ |
e0001a05 NC |
5890 | |
5891 | void | |
7fa3d080 | 5892 | xtensa_elf_section_change_hook (void) |
e0001a05 | 5893 | { |
43cd72b9 BW |
5894 | /* Set up the assembly state. */ |
5895 | if (!frag_now->tc_frag_data.is_assembly_state_set) | |
5896 | xtensa_set_frag_assembly_state (frag_now); | |
e0001a05 NC |
5897 | } |
5898 | ||
5899 | ||
5900 | /* tc_fix_adjustable hook */ | |
5901 | ||
5902 | bfd_boolean | |
7fa3d080 | 5903 | xtensa_fix_adjustable (fixS *fixP) |
e0001a05 NC |
5904 | { |
5905 | /* We need the symbol name for the VTABLE entries. */ | |
5906 | if (fixP->fx_r_type == BFD_RELOC_VTABLE_INHERIT | |
5907 | || fixP->fx_r_type == BFD_RELOC_VTABLE_ENTRY) | |
5908 | return 0; | |
5909 | ||
5910 | return 1; | |
5911 | } | |
5912 | ||
5913 | ||
6a7eedfe BW |
5914 | /* tc_symbol_new_hook */ |
5915 | ||
5916 | symbolS *expr_symbols = NULL; | |
5917 | ||
3739860c | 5918 | void |
6a7eedfe BW |
5919 | xtensa_symbol_new_hook (symbolS *sym) |
5920 | { | |
fb227da0 | 5921 | if (is_leb128_expr && S_GET_SEGMENT (sym) == expr_section) |
6a7eedfe BW |
5922 | { |
5923 | symbol_get_tc (sym)->next_expr_symbol = expr_symbols; | |
5924 | expr_symbols = sym; | |
5925 | } | |
5926 | } | |
5927 | ||
5928 | ||
e0001a05 | 5929 | void |
55cf6793 | 5930 | md_apply_fix (fixS *fixP, valueT *valP, segT seg) |
e0001a05 | 5931 | { |
30f725a1 | 5932 | char *const fixpos = fixP->fx_frag->fr_literal + fixP->fx_where; |
d47d412e | 5933 | valueT val = 0; |
30f725a1 | 5934 | |
e7da6241 BW |
5935 | /* Subtracted symbols are only allowed for a few relocation types, and |
5936 | unless linkrelax is enabled, they should not make it to this point. */ | |
5937 | if (fixP->fx_subsy && !(linkrelax && (fixP->fx_r_type == BFD_RELOC_32 | |
5938 | || fixP->fx_r_type == BFD_RELOC_16 | |
5939 | || fixP->fx_r_type == BFD_RELOC_8))) | |
5940 | as_bad_where (fixP->fx_file, fixP->fx_line, _("expression too complex")); | |
5941 | ||
30f725a1 | 5942 | switch (fixP->fx_r_type) |
e0001a05 | 5943 | { |
1bbb5f21 | 5944 | case BFD_RELOC_32_PCREL: |
30f725a1 BW |
5945 | case BFD_RELOC_32: |
5946 | case BFD_RELOC_16: | |
5947 | case BFD_RELOC_8: | |
e7da6241 | 5948 | if (fixP->fx_subsy) |
30f725a1 BW |
5949 | { |
5950 | switch (fixP->fx_r_type) | |
5951 | { | |
5952 | case BFD_RELOC_8: | |
5953 | fixP->fx_r_type = BFD_RELOC_XTENSA_DIFF8; | |
ea173078 | 5954 | fixP->fx_signed = 0; |
30f725a1 BW |
5955 | break; |
5956 | case BFD_RELOC_16: | |
5957 | fixP->fx_r_type = BFD_RELOC_XTENSA_DIFF16; | |
ea173078 | 5958 | fixP->fx_signed = 0; |
30f725a1 BW |
5959 | break; |
5960 | case BFD_RELOC_32: | |
5961 | fixP->fx_r_type = BFD_RELOC_XTENSA_DIFF32; | |
ea173078 | 5962 | fixP->fx_signed = 0; |
30f725a1 BW |
5963 | break; |
5964 | default: | |
5965 | break; | |
5966 | } | |
e0001a05 | 5967 | |
30f725a1 BW |
5968 | val = (S_GET_VALUE (fixP->fx_addsy) + fixP->fx_offset |
5969 | - S_GET_VALUE (fixP->fx_subsy)); | |
5970 | ||
5971 | /* The difference value gets written out, and the DIFF reloc | |
5972 | identifies the address of the subtracted symbol (i.e., the one | |
5973 | with the lowest address). */ | |
5974 | *valP = val; | |
5975 | fixP->fx_offset -= val; | |
5976 | fixP->fx_subsy = NULL; | |
5977 | } | |
5978 | else if (! fixP->fx_addsy) | |
e0001a05 | 5979 | { |
30f725a1 | 5980 | val = *valP; |
e0001a05 | 5981 | fixP->fx_done = 1; |
30f725a1 | 5982 | } |
d47d412e BW |
5983 | /* fall through */ |
5984 | ||
5985 | case BFD_RELOC_XTENSA_PLT: | |
30f725a1 BW |
5986 | md_number_to_chars (fixpos, val, fixP->fx_size); |
5987 | fixP->fx_no_overflow = 0; /* Use the standard overflow check. */ | |
5988 | break; | |
e0001a05 | 5989 | |
28dbbc02 BW |
5990 | case BFD_RELOC_XTENSA_TLSDESC_FN: |
5991 | case BFD_RELOC_XTENSA_TLSDESC_ARG: | |
5992 | case BFD_RELOC_XTENSA_TLS_TPOFF: | |
5993 | case BFD_RELOC_XTENSA_TLS_DTPOFF: | |
5994 | S_SET_THREAD_LOCAL (fixP->fx_addsy); | |
5995 | md_number_to_chars (fixpos, 0, fixP->fx_size); | |
5996 | fixP->fx_no_overflow = 0; /* Use the standard overflow check. */ | |
5997 | break; | |
5998 | ||
30f725a1 BW |
5999 | case BFD_RELOC_XTENSA_SLOT0_OP: |
6000 | case BFD_RELOC_XTENSA_SLOT1_OP: | |
6001 | case BFD_RELOC_XTENSA_SLOT2_OP: | |
6002 | case BFD_RELOC_XTENSA_SLOT3_OP: | |
6003 | case BFD_RELOC_XTENSA_SLOT4_OP: | |
6004 | case BFD_RELOC_XTENSA_SLOT5_OP: | |
6005 | case BFD_RELOC_XTENSA_SLOT6_OP: | |
6006 | case BFD_RELOC_XTENSA_SLOT7_OP: | |
6007 | case BFD_RELOC_XTENSA_SLOT8_OP: | |
6008 | case BFD_RELOC_XTENSA_SLOT9_OP: | |
6009 | case BFD_RELOC_XTENSA_SLOT10_OP: | |
6010 | case BFD_RELOC_XTENSA_SLOT11_OP: | |
6011 | case BFD_RELOC_XTENSA_SLOT12_OP: | |
6012 | case BFD_RELOC_XTENSA_SLOT13_OP: | |
6013 | case BFD_RELOC_XTENSA_SLOT14_OP: | |
6014 | if (linkrelax) | |
6015 | { | |
6016 | /* Write the tentative value of a PC-relative relocation to a | |
6017 | local symbol into the instruction. The value will be ignored | |
6018 | by the linker, and it makes the object file disassembly | |
6019 | readable when all branch targets are encoded in relocations. */ | |
6020 | ||
9c2799c2 | 6021 | gas_assert (fixP->fx_addsy); |
20ee54e8 | 6022 | if (S_GET_SEGMENT (fixP->fx_addsy) == seg |
30f725a1 BW |
6023 | && !S_FORCE_RELOC (fixP->fx_addsy, 1)) |
6024 | { | |
6025 | val = (S_GET_VALUE (fixP->fx_addsy) + fixP->fx_offset | |
6026 | - md_pcrel_from (fixP)); | |
6027 | (void) xg_apply_fix_value (fixP, val); | |
6028 | } | |
6029 | } | |
6030 | else if (! fixP->fx_addsy) | |
6031 | { | |
6032 | val = *valP; | |
6033 | if (xg_apply_fix_value (fixP, val)) | |
6034 | fixP->fx_done = 1; | |
6035 | } | |
6036 | break; | |
e0001a05 | 6037 | |
30f725a1 | 6038 | case BFD_RELOC_XTENSA_ASM_EXPAND: |
28dbbc02 BW |
6039 | case BFD_RELOC_XTENSA_TLS_FUNC: |
6040 | case BFD_RELOC_XTENSA_TLS_ARG: | |
6041 | case BFD_RELOC_XTENSA_TLS_CALL: | |
30f725a1 BW |
6042 | case BFD_RELOC_XTENSA_SLOT0_ALT: |
6043 | case BFD_RELOC_XTENSA_SLOT1_ALT: | |
6044 | case BFD_RELOC_XTENSA_SLOT2_ALT: | |
6045 | case BFD_RELOC_XTENSA_SLOT3_ALT: | |
6046 | case BFD_RELOC_XTENSA_SLOT4_ALT: | |
6047 | case BFD_RELOC_XTENSA_SLOT5_ALT: | |
6048 | case BFD_RELOC_XTENSA_SLOT6_ALT: | |
6049 | case BFD_RELOC_XTENSA_SLOT7_ALT: | |
6050 | case BFD_RELOC_XTENSA_SLOT8_ALT: | |
6051 | case BFD_RELOC_XTENSA_SLOT9_ALT: | |
6052 | case BFD_RELOC_XTENSA_SLOT10_ALT: | |
6053 | case BFD_RELOC_XTENSA_SLOT11_ALT: | |
6054 | case BFD_RELOC_XTENSA_SLOT12_ALT: | |
6055 | case BFD_RELOC_XTENSA_SLOT13_ALT: | |
6056 | case BFD_RELOC_XTENSA_SLOT14_ALT: | |
6057 | /* These all need to be resolved at link-time. Do nothing now. */ | |
6058 | break; | |
e0001a05 | 6059 | |
30f725a1 BW |
6060 | case BFD_RELOC_VTABLE_INHERIT: |
6061 | case BFD_RELOC_VTABLE_ENTRY: | |
6062 | fixP->fx_done = 0; | |
6063 | break; | |
e0001a05 | 6064 | |
30f725a1 BW |
6065 | default: |
6066 | as_bad (_("unhandled local relocation fix %s"), | |
6067 | bfd_get_reloc_code_name (fixP->fx_r_type)); | |
e0001a05 NC |
6068 | } |
6069 | } | |
6070 | ||
6071 | ||
6d4af3c2 | 6072 | const char * |
7fa3d080 | 6073 | md_atof (int type, char *litP, int *sizeP) |
e0001a05 | 6074 | { |
499ac353 | 6075 | return ieee_md_atof (type, litP, sizeP, target_big_endian); |
e0001a05 NC |
6076 | } |
6077 | ||
6078 | ||
6079 | int | |
7fa3d080 | 6080 | md_estimate_size_before_relax (fragS *fragP, segT seg ATTRIBUTE_UNUSED) |
e0001a05 | 6081 | { |
34e41783 | 6082 | return total_frag_text_expansion (fragP); |
e0001a05 NC |
6083 | } |
6084 | ||
6085 | ||
6086 | /* Translate internal representation of relocation info to BFD target | |
6087 | format. */ | |
6088 | ||
6089 | arelent * | |
30f725a1 | 6090 | tc_gen_reloc (asection *section ATTRIBUTE_UNUSED, fixS *fixp) |
e0001a05 NC |
6091 | { |
6092 | arelent *reloc; | |
6093 | ||
325801bd TS |
6094 | reloc = XNEW (arelent); |
6095 | reloc->sym_ptr_ptr = XNEW (asymbol *); | |
e0001a05 NC |
6096 | *reloc->sym_ptr_ptr = symbol_get_bfdsym (fixp->fx_addsy); |
6097 | reloc->address = fixp->fx_frag->fr_address + fixp->fx_where; | |
6098 | ||
6099 | /* Make sure none of our internal relocations make it this far. | |
6100 | They'd better have been fully resolved by this point. */ | |
9c2799c2 | 6101 | gas_assert ((int) fixp->fx_r_type > 0); |
e0001a05 | 6102 | |
30f725a1 | 6103 | reloc->addend = fixp->fx_offset; |
43cd72b9 | 6104 | |
e0001a05 NC |
6105 | reloc->howto = bfd_reloc_type_lookup (stdoutput, fixp->fx_r_type); |
6106 | if (reloc->howto == NULL) | |
6107 | { | |
6108 | as_bad_where (fixp->fx_file, fixp->fx_line, | |
6109 | _("cannot represent `%s' relocation in object file"), | |
6110 | bfd_get_reloc_code_name (fixp->fx_r_type)); | |
43cd72b9 BW |
6111 | free (reloc->sym_ptr_ptr); |
6112 | free (reloc); | |
e0001a05 NC |
6113 | return NULL; |
6114 | } | |
6115 | ||
6116 | if (!fixp->fx_pcrel != !reloc->howto->pc_relative) | |
1bbb5f21 | 6117 | as_fatal (_("internal error; cannot generate `%s' relocation"), |
43cd72b9 | 6118 | bfd_get_reloc_code_name (fixp->fx_r_type)); |
e0001a05 | 6119 | |
e0001a05 NC |
6120 | return reloc; |
6121 | } | |
6122 | ||
7fa3d080 BW |
6123 | \f |
6124 | /* Checks for resource conflicts between instructions. */ | |
6125 | ||
c138bc38 BW |
6126 | /* The func unit stuff could be implemented as bit-vectors rather |
6127 | than the iterative approach here. If it ends up being too | |
7fa3d080 BW |
6128 | slow, we will switch it. */ |
6129 | ||
c138bc38 | 6130 | resource_table * |
7fa3d080 BW |
6131 | new_resource_table (void *data, |
6132 | int cycles, | |
6133 | int nu, | |
6134 | unit_num_copies_func uncf, | |
6135 | opcode_num_units_func onuf, | |
6136 | opcode_funcUnit_use_unit_func ouuf, | |
6137 | opcode_funcUnit_use_stage_func ousf) | |
6138 | { | |
6139 | int i; | |
325801bd | 6140 | resource_table *rt = XNEW (resource_table); |
7fa3d080 BW |
6141 | rt->data = data; |
6142 | rt->cycles = cycles; | |
6143 | rt->allocated_cycles = cycles; | |
6144 | rt->num_units = nu; | |
6145 | rt->unit_num_copies = uncf; | |
6146 | rt->opcode_num_units = onuf; | |
6147 | rt->opcode_unit_use = ouuf; | |
6148 | rt->opcode_unit_stage = ousf; | |
6149 | ||
add39d23 | 6150 | rt->units = XCNEWVEC (unsigned char *, cycles); |
7fa3d080 | 6151 | for (i = 0; i < cycles; i++) |
add39d23 | 6152 | rt->units[i] = XCNEWVEC (unsigned char, nu); |
7fa3d080 BW |
6153 | |
6154 | return rt; | |
6155 | } | |
6156 | ||
6157 | ||
c138bc38 | 6158 | void |
7fa3d080 BW |
6159 | clear_resource_table (resource_table *rt) |
6160 | { | |
6161 | int i, j; | |
6162 | for (i = 0; i < rt->allocated_cycles; i++) | |
6163 | for (j = 0; j < rt->num_units; j++) | |
6164 | rt->units[i][j] = 0; | |
6165 | } | |
6166 | ||
6167 | ||
6168 | /* We never shrink it, just fake it into thinking so. */ | |
6169 | ||
c138bc38 | 6170 | void |
7fa3d080 BW |
6171 | resize_resource_table (resource_table *rt, int cycles) |
6172 | { | |
6173 | int i, old_cycles; | |
6174 | ||
6175 | rt->cycles = cycles; | |
6176 | if (cycles <= rt->allocated_cycles) | |
6177 | return; | |
6178 | ||
6179 | old_cycles = rt->allocated_cycles; | |
6180 | rt->allocated_cycles = cycles; | |
6181 | ||
325801bd | 6182 | rt->units = XRESIZEVEC (unsigned char *, rt->units, rt->allocated_cycles); |
7fa3d080 | 6183 | for (i = 0; i < old_cycles; i++) |
325801bd | 6184 | rt->units[i] = XRESIZEVEC (unsigned char, rt->units[i], rt->num_units); |
7fa3d080 | 6185 | for (i = old_cycles; i < cycles; i++) |
add39d23 | 6186 | rt->units[i] = XCNEWVEC (unsigned char, rt->num_units); |
7fa3d080 BW |
6187 | } |
6188 | ||
6189 | ||
c138bc38 | 6190 | bfd_boolean |
7fa3d080 BW |
6191 | resources_available (resource_table *rt, xtensa_opcode opcode, int cycle) |
6192 | { | |
6193 | int i; | |
6194 | int uses = (rt->opcode_num_units) (rt->data, opcode); | |
6195 | ||
c138bc38 | 6196 | for (i = 0; i < uses; i++) |
7fa3d080 BW |
6197 | { |
6198 | xtensa_funcUnit unit = (rt->opcode_unit_use) (rt->data, opcode, i); | |
6199 | int stage = (rt->opcode_unit_stage) (rt->data, opcode, i); | |
6200 | int copies_in_use = rt->units[stage + cycle][unit]; | |
6201 | int copies = (rt->unit_num_copies) (rt->data, unit); | |
6202 | if (copies_in_use >= copies) | |
6203 | return FALSE; | |
6204 | } | |
6205 | return TRUE; | |
6206 | } | |
7fa3d080 | 6207 | |
c138bc38 BW |
6208 | |
6209 | void | |
7fa3d080 BW |
6210 | reserve_resources (resource_table *rt, xtensa_opcode opcode, int cycle) |
6211 | { | |
6212 | int i; | |
6213 | int uses = (rt->opcode_num_units) (rt->data, opcode); | |
6214 | ||
c138bc38 | 6215 | for (i = 0; i < uses; i++) |
7fa3d080 BW |
6216 | { |
6217 | xtensa_funcUnit unit = (rt->opcode_unit_use) (rt->data, opcode, i); | |
6218 | int stage = (rt->opcode_unit_stage) (rt->data, opcode, i); | |
c138bc38 BW |
6219 | /* Note that this allows resources to be oversubscribed. That's |
6220 | essential to the way the optional scheduler works. | |
7fa3d080 BW |
6221 | resources_available reports when a resource is over-subscribed, |
6222 | so it's easy to tell. */ | |
6223 | rt->units[stage + cycle][unit]++; | |
6224 | } | |
6225 | } | |
6226 | ||
6227 | ||
c138bc38 | 6228 | void |
7fa3d080 BW |
6229 | release_resources (resource_table *rt, xtensa_opcode opcode, int cycle) |
6230 | { | |
6231 | int i; | |
6232 | int uses = (rt->opcode_num_units) (rt->data, opcode); | |
6233 | ||
c138bc38 | 6234 | for (i = 0; i < uses; i++) |
7fa3d080 BW |
6235 | { |
6236 | xtensa_funcUnit unit = (rt->opcode_unit_use) (rt->data, opcode, i); | |
6237 | int stage = (rt->opcode_unit_stage) (rt->data, opcode, i); | |
9c2799c2 | 6238 | gas_assert (rt->units[stage + cycle][unit] > 0); |
7fa3d080 | 6239 | rt->units[stage + cycle][unit]--; |
7fa3d080 BW |
6240 | } |
6241 | } | |
c138bc38 | 6242 | |
7fa3d080 BW |
6243 | |
6244 | /* Wrapper functions make parameterized resource reservation | |
6245 | more convenient. */ | |
6246 | ||
c138bc38 | 6247 | int |
7fa3d080 BW |
6248 | opcode_funcUnit_use_unit (void *data, xtensa_opcode opcode, int idx) |
6249 | { | |
6250 | xtensa_funcUnit_use *use = xtensa_opcode_funcUnit_use (data, opcode, idx); | |
c138bc38 | 6251 | return use->unit; |
7fa3d080 BW |
6252 | } |
6253 | ||
6254 | ||
c138bc38 | 6255 | int |
7fa3d080 BW |
6256 | opcode_funcUnit_use_stage (void *data, xtensa_opcode opcode, int idx) |
6257 | { | |
6258 | xtensa_funcUnit_use *use = xtensa_opcode_funcUnit_use (data, opcode, idx); | |
6259 | return use->stage; | |
6260 | } | |
6261 | ||
6262 | ||
6263 | /* Note that this function does not check issue constraints, but | |
6264 | solely whether the hardware is available to execute the given | |
c138bc38 | 6265 | instructions together. It also doesn't check if the tinsns |
7fa3d080 | 6266 | write the same state, or access the same tieports. That is |
a1ace8d8 | 6267 | checked by check_t1_t2_reads_and_writes. */ |
7fa3d080 BW |
6268 | |
6269 | static bfd_boolean | |
6270 | resources_conflict (vliw_insn *vinsn) | |
6271 | { | |
6272 | int i; | |
6273 | static resource_table *rt = NULL; | |
6274 | ||
6275 | /* This is the most common case by far. Optimize it. */ | |
6276 | if (vinsn->num_slots == 1) | |
6277 | return FALSE; | |
43cd72b9 | 6278 | |
c138bc38 | 6279 | if (rt == NULL) |
7fa3d080 BW |
6280 | { |
6281 | xtensa_isa isa = xtensa_default_isa; | |
6282 | rt = new_resource_table | |
77cba8a3 | 6283 | (isa, xtensa_num_pipe_stages, |
7fa3d080 BW |
6284 | xtensa_isa_num_funcUnits (isa), |
6285 | (unit_num_copies_func) xtensa_funcUnit_num_copies, | |
6286 | (opcode_num_units_func) xtensa_opcode_num_funcUnit_uses, | |
6287 | opcode_funcUnit_use_unit, | |
6288 | opcode_funcUnit_use_stage); | |
6289 | } | |
43cd72b9 | 6290 | |
7fa3d080 | 6291 | clear_resource_table (rt); |
43cd72b9 | 6292 | |
7fa3d080 BW |
6293 | for (i = 0; i < vinsn->num_slots; i++) |
6294 | { | |
6295 | if (!resources_available (rt, vinsn->slots[i].opcode, 0)) | |
6296 | return TRUE; | |
6297 | reserve_resources (rt, vinsn->slots[i].opcode, 0); | |
6298 | } | |
e0001a05 | 6299 | |
7fa3d080 BW |
6300 | return FALSE; |
6301 | } | |
e0001a05 | 6302 | |
7fa3d080 BW |
6303 | \f |
6304 | /* finish_vinsn, emit_single_op and helper functions. */ | |
e0001a05 | 6305 | |
7fa3d080 BW |
6306 | static bfd_boolean find_vinsn_conflicts (vliw_insn *); |
6307 | static xtensa_format xg_find_narrowest_format (vliw_insn *); | |
7fa3d080 | 6308 | static void xg_assemble_vliw_tokens (vliw_insn *); |
e0001a05 NC |
6309 | |
6310 | ||
43cd72b9 BW |
6311 | /* We have reached the end of a bundle; emit into the frag. */ |
6312 | ||
e0001a05 | 6313 | static void |
7fa3d080 | 6314 | finish_vinsn (vliw_insn *vinsn) |
e0001a05 | 6315 | { |
43cd72b9 BW |
6316 | IStack slotstack; |
6317 | int i; | |
e0001a05 | 6318 | |
43cd72b9 | 6319 | if (find_vinsn_conflicts (vinsn)) |
a1ace8d8 BW |
6320 | { |
6321 | xg_clear_vinsn (vinsn); | |
6322 | return; | |
6323 | } | |
43cd72b9 BW |
6324 | |
6325 | /* First, find a format that works. */ | |
6326 | if (vinsn->format == XTENSA_UNDEFINED) | |
6327 | vinsn->format = xg_find_narrowest_format (vinsn); | |
6328 | ||
19fc3723 SA |
6329 | if (xtensa_format_num_slots (xtensa_default_isa, vinsn->format) > 1 |
6330 | && produce_flix == FLIX_NONE) | |
6331 | { | |
6332 | as_bad (_("The option \"--no-allow-flix\" prohibits multi-slot flix.")); | |
6333 | xg_clear_vinsn (vinsn); | |
6334 | return; | |
6335 | } | |
6336 | ||
43cd72b9 BW |
6337 | if (vinsn->format == XTENSA_UNDEFINED) |
6338 | { | |
3b4dbbbf | 6339 | as_bad (_("couldn't find a valid instruction format")); |
43cd72b9 BW |
6340 | fprintf (stderr, _(" ops were: ")); |
6341 | for (i = 0; i < vinsn->num_slots; i++) | |
6342 | fprintf (stderr, _(" %s;"), | |
6343 | xtensa_opcode_name (xtensa_default_isa, | |
6344 | vinsn->slots[i].opcode)); | |
6345 | fprintf (stderr, _("\n")); | |
6346 | xg_clear_vinsn (vinsn); | |
6347 | return; | |
6348 | } | |
6349 | ||
6350 | if (vinsn->num_slots | |
6351 | != xtensa_format_num_slots (xtensa_default_isa, vinsn->format)) | |
e0001a05 | 6352 | { |
43cd72b9 BW |
6353 | as_bad (_("format '%s' allows %d slots, but there are %d opcodes"), |
6354 | xtensa_format_name (xtensa_default_isa, vinsn->format), | |
6355 | xtensa_format_num_slots (xtensa_default_isa, vinsn->format), | |
6356 | vinsn->num_slots); | |
6357 | xg_clear_vinsn (vinsn); | |
6358 | return; | |
6359 | } | |
e0001a05 | 6360 | |
c138bc38 | 6361 | if (resources_conflict (vinsn)) |
43cd72b9 | 6362 | { |
3b4dbbbf | 6363 | as_bad (_("illegal resource usage in bundle")); |
43cd72b9 BW |
6364 | fprintf (stderr, " ops were: "); |
6365 | for (i = 0; i < vinsn->num_slots; i++) | |
6366 | fprintf (stderr, " %s;", | |
6367 | xtensa_opcode_name (xtensa_default_isa, | |
6368 | vinsn->slots[i].opcode)); | |
6369 | fprintf (stderr, "\n"); | |
6370 | xg_clear_vinsn (vinsn); | |
6371 | return; | |
6372 | } | |
6373 | ||
6374 | for (i = 0; i < vinsn->num_slots; i++) | |
6375 | { | |
6376 | if (vinsn->slots[i].opcode != XTENSA_UNDEFINED) | |
e0001a05 | 6377 | { |
43cd72b9 BW |
6378 | symbolS *lit_sym = NULL; |
6379 | int j; | |
6380 | bfd_boolean e = FALSE; | |
6381 | bfd_boolean saved_density = density_supported; | |
6382 | ||
6383 | /* We don't want to narrow ops inside multi-slot bundles. */ | |
6384 | if (vinsn->num_slots > 1) | |
6385 | density_supported = FALSE; | |
6386 | ||
6387 | istack_init (&slotstack); | |
6388 | if (vinsn->slots[i].opcode == xtensa_nop_opcode) | |
e0001a05 | 6389 | { |
43cd72b9 BW |
6390 | vinsn->slots[i].opcode = |
6391 | xtensa_format_slot_nop_opcode (xtensa_default_isa, | |
6392 | vinsn->format, i); | |
6393 | vinsn->slots[i].ntok = 0; | |
6394 | } | |
e0001a05 | 6395 | |
43cd72b9 BW |
6396 | if (xg_expand_assembly_insn (&slotstack, &vinsn->slots[i])) |
6397 | { | |
6398 | e = TRUE; | |
6399 | continue; | |
e0001a05 | 6400 | } |
e0001a05 | 6401 | |
43cd72b9 | 6402 | density_supported = saved_density; |
e0001a05 | 6403 | |
43cd72b9 BW |
6404 | if (e) |
6405 | { | |
6406 | xg_clear_vinsn (vinsn); | |
6407 | return; | |
6408 | } | |
e0001a05 | 6409 | |
0fa77c95 | 6410 | for (j = 0; j < slotstack.ninsn; j++) |
43cd72b9 BW |
6411 | { |
6412 | TInsn *insn = &slotstack.insn[j]; | |
6413 | if (insn->insn_type == ITYPE_LITERAL) | |
6414 | { | |
9c2799c2 | 6415 | gas_assert (lit_sym == NULL); |
43cd72b9 BW |
6416 | lit_sym = xg_assemble_literal (insn); |
6417 | } | |
6418 | else | |
6419 | { | |
9c2799c2 | 6420 | gas_assert (insn->insn_type == ITYPE_INSN); |
43cd72b9 BW |
6421 | if (lit_sym) |
6422 | xg_resolve_literals (insn, lit_sym); | |
0fa77c95 BW |
6423 | if (j != slotstack.ninsn - 1) |
6424 | emit_single_op (insn); | |
43cd72b9 BW |
6425 | } |
6426 | } | |
6427 | ||
6428 | if (vinsn->num_slots > 1) | |
6429 | { | |
6430 | if (opcode_fits_format_slot | |
6431 | (slotstack.insn[slotstack.ninsn - 1].opcode, | |
6432 | vinsn->format, i)) | |
6433 | { | |
6434 | vinsn->slots[i] = slotstack.insn[slotstack.ninsn - 1]; | |
6435 | } | |
6436 | else | |
6437 | { | |
b2d179be | 6438 | emit_single_op (&slotstack.insn[slotstack.ninsn - 1]); |
43cd72b9 BW |
6439 | if (vinsn->format == XTENSA_UNDEFINED) |
6440 | vinsn->slots[i].opcode = xtensa_nop_opcode; | |
6441 | else | |
c138bc38 | 6442 | vinsn->slots[i].opcode |
43cd72b9 BW |
6443 | = xtensa_format_slot_nop_opcode (xtensa_default_isa, |
6444 | vinsn->format, i); | |
6445 | ||
6446 | vinsn->slots[i].ntok = 0; | |
6447 | } | |
6448 | } | |
6449 | else | |
6450 | { | |
6451 | vinsn->slots[0] = slotstack.insn[slotstack.ninsn - 1]; | |
6452 | vinsn->format = XTENSA_UNDEFINED; | |
6453 | } | |
6454 | } | |
6455 | } | |
6456 | ||
6457 | /* Now check resource conflicts on the modified bundle. */ | |
c138bc38 | 6458 | if (resources_conflict (vinsn)) |
43cd72b9 | 6459 | { |
3b4dbbbf | 6460 | as_bad (_("illegal resource usage in bundle")); |
43cd72b9 BW |
6461 | fprintf (stderr, " ops were: "); |
6462 | for (i = 0; i < vinsn->num_slots; i++) | |
6463 | fprintf (stderr, " %s;", | |
6464 | xtensa_opcode_name (xtensa_default_isa, | |
6465 | vinsn->slots[i].opcode)); | |
6466 | fprintf (stderr, "\n"); | |
6467 | xg_clear_vinsn (vinsn); | |
6468 | return; | |
6469 | } | |
6470 | ||
6471 | /* First, find a format that works. */ | |
6472 | if (vinsn->format == XTENSA_UNDEFINED) | |
6473 | vinsn->format = xg_find_narrowest_format (vinsn); | |
6474 | ||
6475 | xg_assemble_vliw_tokens (vinsn); | |
6476 | ||
6477 | xg_clear_vinsn (vinsn); | |
a82c7d90 DW |
6478 | |
6479 | xtensa_check_frag_count (); | |
43cd72b9 BW |
6480 | } |
6481 | ||
6482 | ||
6483 | /* Given an vliw instruction, what conflicts are there in register | |
6484 | usage and in writes to states and queues? | |
6485 | ||
6486 | This function does two things: | |
6487 | 1. Reports an error when a vinsn contains illegal combinations | |
6488 | of writes to registers states or queues. | |
6489 | 2. Marks individual tinsns as not relaxable if the combination | |
6490 | contains antidependencies. | |
6491 | ||
6492 | Job 2 handles things like swap semantics in instructions that need | |
6493 | to be relaxed. For example, | |
6494 | ||
6495 | addi a0, a1, 100000 | |
6496 | ||
6497 | normally would be relaxed to | |
6498 | ||
6499 | l32r a0, some_label | |
6500 | add a0, a1, a0 | |
6501 | ||
6502 | _but_, if the above instruction is bundled with an a0 reader, e.g., | |
6503 | ||
6504 | { addi a0, a1, 10000 ; add a2, a0, a4 ; } | |
6505 | ||
6506 | then we can't relax it into | |
6507 | ||
6508 | l32r a0, some_label | |
6509 | { add a0, a1, a0 ; add a2, a0, a4 ; } | |
6510 | ||
6511 | because the value of a0 is trashed before the second add can read it. */ | |
6512 | ||
7fa3d080 BW |
6513 | static char check_t1_t2_reads_and_writes (TInsn *, TInsn *); |
6514 | ||
43cd72b9 | 6515 | static bfd_boolean |
7fa3d080 | 6516 | find_vinsn_conflicts (vliw_insn *vinsn) |
43cd72b9 BW |
6517 | { |
6518 | int i, j; | |
6519 | int branches = 0; | |
6520 | xtensa_isa isa = xtensa_default_isa; | |
6521 | ||
9c2799c2 | 6522 | gas_assert (!past_xtensa_end); |
43cd72b9 BW |
6523 | |
6524 | for (i = 0 ; i < vinsn->num_slots; i++) | |
6525 | { | |
6526 | TInsn *op1 = &vinsn->slots[i]; | |
6527 | if (op1->is_specific_opcode) | |
6528 | op1->keep_wide = TRUE; | |
6529 | else | |
6530 | op1->keep_wide = FALSE; | |
6531 | } | |
6532 | ||
6533 | for (i = 0 ; i < vinsn->num_slots; i++) | |
6534 | { | |
6535 | TInsn *op1 = &vinsn->slots[i]; | |
6536 | ||
6537 | if (xtensa_opcode_is_branch (isa, op1->opcode) == 1) | |
6538 | branches++; | |
6539 | ||
6540 | for (j = 0; j < vinsn->num_slots; j++) | |
6541 | { | |
6542 | if (i != j) | |
6543 | { | |
6544 | TInsn *op2 = &vinsn->slots[j]; | |
6545 | char conflict_type = check_t1_t2_reads_and_writes (op1, op2); | |
6546 | switch (conflict_type) | |
6547 | { | |
6548 | case 'c': | |
6549 | as_bad (_("opcodes '%s' (slot %d) and '%s' (slot %d) write the same register"), | |
6550 | xtensa_opcode_name (isa, op1->opcode), i, | |
6551 | xtensa_opcode_name (isa, op2->opcode), j); | |
6552 | return TRUE; | |
6553 | case 'd': | |
6554 | as_bad (_("opcodes '%s' (slot %d) and '%s' (slot %d) write the same state"), | |
6555 | xtensa_opcode_name (isa, op1->opcode), i, | |
6556 | xtensa_opcode_name (isa, op2->opcode), j); | |
6557 | return TRUE; | |
6558 | case 'e': | |
53dfbcc7 | 6559 | as_bad (_("opcodes '%s' (slot %d) and '%s' (slot %d) write the same port"), |
43cd72b9 BW |
6560 | xtensa_opcode_name (isa, op1->opcode), i, |
6561 | xtensa_opcode_name (isa, op2->opcode), j); | |
6562 | return TRUE; | |
6563 | case 'f': | |
53dfbcc7 | 6564 | as_bad (_("opcodes '%s' (slot %d) and '%s' (slot %d) both have volatile port accesses"), |
43cd72b9 BW |
6565 | xtensa_opcode_name (isa, op1->opcode), i, |
6566 | xtensa_opcode_name (isa, op2->opcode), j); | |
6567 | return TRUE; | |
6568 | default: | |
6569 | /* Everything is OK. */ | |
6570 | break; | |
6571 | } | |
6572 | op2->is_specific_opcode = (op2->is_specific_opcode | |
6573 | || conflict_type == 'a'); | |
6574 | } | |
6575 | } | |
6576 | } | |
6577 | ||
6578 | if (branches > 1) | |
6579 | { | |
6580 | as_bad (_("multiple branches or jumps in the same bundle")); | |
6581 | return TRUE; | |
6582 | } | |
6583 | ||
6584 | return FALSE; | |
6585 | } | |
6586 | ||
6587 | ||
a1ace8d8 | 6588 | /* Check how the state used by t1 and t2 relate. |
43cd72b9 BW |
6589 | Cases found are: |
6590 | ||
6591 | case A: t1 reads a register t2 writes (an antidependency within a bundle) | |
6592 | case B: no relationship between what is read and written (both could | |
6593 | read the same reg though) | |
c138bc38 | 6594 | case C: t1 writes a register t2 writes (a register conflict within a |
43cd72b9 BW |
6595 | bundle) |
6596 | case D: t1 writes a state that t2 also writes | |
6597 | case E: t1 writes a tie queue that t2 also writes | |
a1ace8d8 | 6598 | case F: two volatile queue accesses |
43cd72b9 BW |
6599 | */ |
6600 | ||
6601 | static char | |
7fa3d080 | 6602 | check_t1_t2_reads_and_writes (TInsn *t1, TInsn *t2) |
43cd72b9 BW |
6603 | { |
6604 | xtensa_isa isa = xtensa_default_isa; | |
6605 | xtensa_regfile t1_regfile, t2_regfile; | |
6606 | int t1_reg, t2_reg; | |
6607 | int t1_base_reg, t1_last_reg; | |
6608 | int t2_base_reg, t2_last_reg; | |
6609 | char t1_inout, t2_inout; | |
6610 | int i, j; | |
6611 | char conflict = 'b'; | |
6612 | int t1_states; | |
6613 | int t2_states; | |
6614 | int t1_interfaces; | |
6615 | int t2_interfaces; | |
6616 | bfd_boolean t1_volatile = FALSE; | |
6617 | bfd_boolean t2_volatile = FALSE; | |
6618 | ||
6619 | /* Check registers. */ | |
6620 | for (j = 0; j < t2->ntok; j++) | |
6621 | { | |
6622 | if (xtensa_operand_is_register (isa, t2->opcode, j) != 1) | |
6623 | continue; | |
6624 | ||
6625 | t2_regfile = xtensa_operand_regfile (isa, t2->opcode, j); | |
6626 | t2_base_reg = t2->tok[j].X_add_number; | |
6627 | t2_last_reg = t2_base_reg + xtensa_operand_num_regs (isa, t2->opcode, j); | |
6628 | ||
6629 | for (i = 0; i < t1->ntok; i++) | |
6630 | { | |
6631 | if (xtensa_operand_is_register (isa, t1->opcode, i) != 1) | |
6632 | continue; | |
6633 | ||
6634 | t1_regfile = xtensa_operand_regfile (isa, t1->opcode, i); | |
6635 | ||
6636 | if (t1_regfile != t2_regfile) | |
6637 | continue; | |
6638 | ||
6639 | t1_inout = xtensa_operand_inout (isa, t1->opcode, i); | |
6640 | t2_inout = xtensa_operand_inout (isa, t2->opcode, j); | |
6641 | ||
6642 | if (xtensa_operand_is_known_reg (isa, t1->opcode, i) == 0 | |
6643 | || xtensa_operand_is_known_reg (isa, t2->opcode, j) == 0) | |
6644 | { | |
6645 | if (t1_inout == 'm' || t1_inout == 'o' | |
6646 | || t2_inout == 'm' || t2_inout == 'o') | |
6647 | { | |
6648 | conflict = 'a'; | |
6649 | continue; | |
6650 | } | |
6651 | } | |
6652 | ||
6653 | t1_base_reg = t1->tok[i].X_add_number; | |
6654 | t1_last_reg = (t1_base_reg | |
6655 | + xtensa_operand_num_regs (isa, t1->opcode, i)); | |
6656 | ||
6657 | for (t1_reg = t1_base_reg; t1_reg < t1_last_reg; t1_reg++) | |
6658 | { | |
6659 | for (t2_reg = t2_base_reg; t2_reg < t2_last_reg; t2_reg++) | |
6660 | { | |
6661 | if (t1_reg != t2_reg) | |
6662 | continue; | |
6663 | ||
6664 | if (t2_inout == 'i' && (t1_inout == 'm' || t1_inout == 'o')) | |
7fa3d080 BW |
6665 | { |
6666 | conflict = 'a'; | |
6667 | continue; | |
6668 | } | |
43cd72b9 | 6669 | |
7fa3d080 BW |
6670 | if (t1_inout == 'i' && (t2_inout == 'm' || t2_inout == 'o')) |
6671 | { | |
6672 | conflict = 'a'; | |
6673 | continue; | |
6674 | } | |
43cd72b9 | 6675 | |
7fa3d080 BW |
6676 | if (t1_inout != 'i' && t2_inout != 'i') |
6677 | return 'c'; | |
6678 | } | |
6679 | } | |
6680 | } | |
6681 | } | |
43cd72b9 | 6682 | |
7fa3d080 BW |
6683 | /* Check states. */ |
6684 | t1_states = xtensa_opcode_num_stateOperands (isa, t1->opcode); | |
6685 | t2_states = xtensa_opcode_num_stateOperands (isa, t2->opcode); | |
6686 | for (j = 0; j < t2_states; j++) | |
43cd72b9 | 6687 | { |
7fa3d080 BW |
6688 | xtensa_state t2_so = xtensa_stateOperand_state (isa, t2->opcode, j); |
6689 | t2_inout = xtensa_stateOperand_inout (isa, t2->opcode, j); | |
6690 | for (i = 0; i < t1_states; i++) | |
6691 | { | |
6692 | xtensa_state t1_so = xtensa_stateOperand_state (isa, t1->opcode, i); | |
6693 | t1_inout = xtensa_stateOperand_inout (isa, t1->opcode, i); | |
1fa3cd83 | 6694 | if (t1_so != t2_so || xtensa_state_is_shared_or (isa, t1_so) == 1) |
7fa3d080 | 6695 | continue; |
43cd72b9 | 6696 | |
7fa3d080 BW |
6697 | if (t2_inout == 'i' && (t1_inout == 'm' || t1_inout == 'o')) |
6698 | { | |
6699 | conflict = 'a'; | |
6700 | continue; | |
6701 | } | |
c138bc38 | 6702 | |
7fa3d080 BW |
6703 | if (t1_inout == 'i' && (t2_inout == 'm' || t2_inout == 'o')) |
6704 | { | |
6705 | conflict = 'a'; | |
6706 | continue; | |
6707 | } | |
c138bc38 | 6708 | |
7fa3d080 BW |
6709 | if (t1_inout != 'i' && t2_inout != 'i') |
6710 | return 'd'; | |
c138bc38 | 6711 | } |
7fa3d080 | 6712 | } |
43cd72b9 | 6713 | |
7fa3d080 BW |
6714 | /* Check tieports. */ |
6715 | t1_interfaces = xtensa_opcode_num_interfaceOperands (isa, t1->opcode); | |
6716 | t2_interfaces = xtensa_opcode_num_interfaceOperands (isa, t2->opcode); | |
c138bc38 | 6717 | for (j = 0; j < t2_interfaces; j++) |
43cd72b9 | 6718 | { |
7fa3d080 BW |
6719 | xtensa_interface t2_int |
6720 | = xtensa_interfaceOperand_interface (isa, t2->opcode, j); | |
a1ace8d8 BW |
6721 | int t2_class = xtensa_interface_class_id (isa, t2_int); |
6722 | ||
53dfbcc7 | 6723 | t2_inout = xtensa_interface_inout (isa, t2_int); |
a1ace8d8 | 6724 | if (xtensa_interface_has_side_effect (isa, t2_int) == 1) |
7fa3d080 | 6725 | t2_volatile = TRUE; |
a1ace8d8 | 6726 | |
7fa3d080 BW |
6727 | for (i = 0; i < t1_interfaces; i++) |
6728 | { | |
6729 | xtensa_interface t1_int | |
6730 | = xtensa_interfaceOperand_interface (isa, t1->opcode, j); | |
2eccd1b4 | 6731 | int t1_class = xtensa_interface_class_id (isa, t1_int); |
a1ace8d8 | 6732 | |
53dfbcc7 | 6733 | t1_inout = xtensa_interface_inout (isa, t1_int); |
a1ace8d8 | 6734 | if (xtensa_interface_has_side_effect (isa, t1_int) == 1) |
7fa3d080 | 6735 | t1_volatile = TRUE; |
a1ace8d8 BW |
6736 | |
6737 | if (t1_volatile && t2_volatile && (t1_class == t2_class)) | |
6738 | return 'f'; | |
c138bc38 | 6739 | |
7fa3d080 BW |
6740 | if (t1_int != t2_int) |
6741 | continue; | |
c138bc38 | 6742 | |
7fa3d080 BW |
6743 | if (t2_inout == 'i' && t1_inout == 'o') |
6744 | { | |
6745 | conflict = 'a'; | |
6746 | continue; | |
6747 | } | |
c138bc38 | 6748 | |
7fa3d080 BW |
6749 | if (t1_inout == 'i' && t2_inout == 'o') |
6750 | { | |
6751 | conflict = 'a'; | |
6752 | continue; | |
6753 | } | |
c138bc38 | 6754 | |
7fa3d080 BW |
6755 | if (t1_inout != 'i' && t2_inout != 'i') |
6756 | return 'e'; | |
6757 | } | |
43cd72b9 | 6758 | } |
c138bc38 | 6759 | |
7fa3d080 | 6760 | return conflict; |
43cd72b9 BW |
6761 | } |
6762 | ||
6763 | ||
6764 | static xtensa_format | |
7fa3d080 | 6765 | xg_find_narrowest_format (vliw_insn *vinsn) |
43cd72b9 BW |
6766 | { |
6767 | /* Right now we assume that the ops within the vinsn are properly | |
6768 | ordered for the slots that the programmer wanted them in. In | |
6769 | other words, we don't rearrange the ops in hopes of finding a | |
6770 | better format. The scheduler handles that. */ | |
6771 | ||
6772 | xtensa_isa isa = xtensa_default_isa; | |
6773 | xtensa_format format; | |
43cd72b9 BW |
6774 | xtensa_opcode nop_opcode = xtensa_nop_opcode; |
6775 | ||
65738a7d BW |
6776 | if (vinsn->num_slots == 1) |
6777 | return xg_get_single_format (vinsn->slots[0].opcode); | |
6778 | ||
43cd72b9 BW |
6779 | for (format = 0; format < xtensa_isa_num_formats (isa); format++) |
6780 | { | |
d8392fd9 SA |
6781 | vliw_insn v_copy; |
6782 | xg_copy_vinsn (&v_copy, vinsn); | |
43cd72b9 BW |
6783 | if (xtensa_format_num_slots (isa, format) == v_copy.num_slots) |
6784 | { | |
6785 | int slot; | |
6786 | int fit = 0; | |
6787 | for (slot = 0; slot < v_copy.num_slots; slot++) | |
6788 | { | |
6789 | if (v_copy.slots[slot].opcode == nop_opcode) | |
6790 | { | |
6791 | v_copy.slots[slot].opcode = | |
6792 | xtensa_format_slot_nop_opcode (isa, format, slot); | |
6793 | v_copy.slots[slot].ntok = 0; | |
6794 | } | |
6795 | ||
6796 | if (opcode_fits_format_slot (v_copy.slots[slot].opcode, | |
6797 | format, slot)) | |
6798 | fit++; | |
7fa3d080 | 6799 | else if (v_copy.num_slots > 1) |
43cd72b9 | 6800 | { |
7fa3d080 BW |
6801 | TInsn widened; |
6802 | /* Try the widened version. */ | |
6803 | if (!v_copy.slots[slot].keep_wide | |
6804 | && !v_copy.slots[slot].is_specific_opcode | |
84b08ed9 BW |
6805 | && xg_is_single_relaxable_insn (&v_copy.slots[slot], |
6806 | &widened, TRUE) | |
7fa3d080 BW |
6807 | && opcode_fits_format_slot (widened.opcode, |
6808 | format, slot)) | |
43cd72b9 | 6809 | { |
7fa3d080 BW |
6810 | v_copy.slots[slot] = widened; |
6811 | fit++; | |
43cd72b9 BW |
6812 | } |
6813 | } | |
6814 | } | |
6815 | if (fit == v_copy.num_slots) | |
6816 | { | |
d8392fd9 | 6817 | xg_copy_vinsn (vinsn, &v_copy); |
43cd72b9 BW |
6818 | xtensa_format_encode (isa, format, vinsn->insnbuf); |
6819 | vinsn->format = format; | |
6820 | break; | |
6821 | } | |
6822 | } | |
6823 | } | |
6824 | ||
6825 | if (format == xtensa_isa_num_formats (isa)) | |
6826 | return XTENSA_UNDEFINED; | |
6827 | ||
6828 | return format; | |
6829 | } | |
6830 | ||
6831 | ||
6832 | /* Return the additional space needed in a frag | |
6833 | for possible relaxations of any ops in a VLIW insn. | |
6834 | Also fill out the relaxations that might be required of | |
6835 | each tinsn in the vinsn. */ | |
6836 | ||
6837 | static int | |
e7da6241 | 6838 | relaxation_requirements (vliw_insn *vinsn, bfd_boolean *pfinish_frag) |
43cd72b9 | 6839 | { |
e7da6241 | 6840 | bfd_boolean finish_frag = FALSE; |
43cd72b9 BW |
6841 | int extra_space = 0; |
6842 | int slot; | |
6843 | ||
6844 | for (slot = 0; slot < vinsn->num_slots; slot++) | |
6845 | { | |
6846 | TInsn *tinsn = &vinsn->slots[slot]; | |
6847 | if (!tinsn_has_symbolic_operands (tinsn)) | |
6848 | { | |
6849 | /* A narrow instruction could be widened later to help | |
6850 | alignment issues. */ | |
84b08ed9 | 6851 | if (xg_is_single_relaxable_insn (tinsn, 0, TRUE) |
43cd72b9 BW |
6852 | && !tinsn->is_specific_opcode |
6853 | && vinsn->num_slots == 1) | |
6854 | { | |
6855 | /* Difference in bytes between narrow and wide insns... */ | |
6856 | extra_space += 1; | |
6857 | tinsn->subtype = RELAX_NARROW; | |
43cd72b9 BW |
6858 | } |
6859 | } | |
6860 | else | |
6861 | { | |
b08b5071 BW |
6862 | if (workaround_b_j_loop_end |
6863 | && tinsn->opcode == xtensa_jx_opcode | |
43cd72b9 BW |
6864 | && use_transform ()) |
6865 | { | |
6866 | /* Add 2 of these. */ | |
6867 | extra_space += 3; /* for the nop size */ | |
6868 | tinsn->subtype = RELAX_ADD_NOP_IF_PRE_LOOP_END; | |
6869 | } | |
c138bc38 | 6870 | |
43cd72b9 BW |
6871 | /* Need to assemble it with space for the relocation. */ |
6872 | if (xg_is_relaxable_insn (tinsn, 0) | |
6873 | && !tinsn->is_specific_opcode) | |
6874 | { | |
6875 | int max_size = xg_get_max_insn_widen_size (tinsn->opcode); | |
6876 | int max_literal_size = | |
6877 | xg_get_max_insn_widen_literal_size (tinsn->opcode); | |
c138bc38 | 6878 | |
43cd72b9 | 6879 | tinsn->literal_space = max_literal_size; |
c138bc38 | 6880 | |
43cd72b9 | 6881 | tinsn->subtype = RELAX_IMMED; |
43cd72b9 BW |
6882 | extra_space += max_size; |
6883 | } | |
6884 | else | |
6885 | { | |
e7da6241 BW |
6886 | /* A fix record will be added for this instruction prior |
6887 | to relaxation, so make it end the frag. */ | |
6888 | finish_frag = TRUE; | |
43cd72b9 BW |
6889 | } |
6890 | } | |
6891 | } | |
e7da6241 | 6892 | *pfinish_frag = finish_frag; |
43cd72b9 BW |
6893 | return extra_space; |
6894 | } | |
6895 | ||
6896 | ||
6897 | static void | |
b2d179be | 6898 | bundle_tinsn (TInsn *tinsn, vliw_insn *vinsn) |
43cd72b9 BW |
6899 | { |
6900 | xtensa_isa isa = xtensa_default_isa; | |
b2d179be | 6901 | int slot, chosen_slot; |
43cd72b9 | 6902 | |
b2d179be | 6903 | vinsn->format = xg_get_single_format (tinsn->opcode); |
9c2799c2 | 6904 | gas_assert (vinsn->format != XTENSA_UNDEFINED); |
b2d179be | 6905 | vinsn->num_slots = xtensa_format_num_slots (isa, vinsn->format); |
43cd72b9 | 6906 | |
b2d179be BW |
6907 | chosen_slot = xg_get_single_slot (tinsn->opcode); |
6908 | for (slot = 0; slot < vinsn->num_slots; slot++) | |
43cd72b9 | 6909 | { |
b2d179be BW |
6910 | if (slot == chosen_slot) |
6911 | vinsn->slots[slot] = *tinsn; | |
6912 | else | |
6913 | { | |
6914 | vinsn->slots[slot].opcode = | |
6915 | xtensa_format_slot_nop_opcode (isa, vinsn->format, slot); | |
6916 | vinsn->slots[slot].ntok = 0; | |
6917 | vinsn->slots[slot].insn_type = ITYPE_INSN; | |
6918 | } | |
43cd72b9 | 6919 | } |
43cd72b9 BW |
6920 | } |
6921 | ||
6922 | ||
6923 | static bfd_boolean | |
7fa3d080 | 6924 | emit_single_op (TInsn *orig_insn) |
43cd72b9 BW |
6925 | { |
6926 | int i; | |
6927 | IStack istack; /* put instructions into here */ | |
6928 | symbolS *lit_sym = NULL; | |
6929 | symbolS *label_sym = NULL; | |
6930 | ||
6931 | istack_init (&istack); | |
6932 | ||
6933 | /* Special-case for "movi aX, foo" which is guaranteed to need relaxing. | |
c138bc38 BW |
6934 | Because the scheduling and bundling characteristics of movi and |
6935 | l32r or const16 are so different, we can do much better if we relax | |
43cd72b9 | 6936 | it prior to scheduling and bundling, rather than after. */ |
c138bc38 | 6937 | if ((orig_insn->opcode == xtensa_movi_opcode |
b08b5071 BW |
6938 | || orig_insn->opcode == xtensa_movi_n_opcode) |
6939 | && !cur_vinsn.inside_bundle | |
43cd72b9 | 6940 | && (orig_insn->tok[1].X_op == O_symbol |
28dbbc02 BW |
6941 | || orig_insn->tok[1].X_op == O_pltrel |
6942 | || orig_insn->tok[1].X_op == O_tlsfunc | |
6943 | || orig_insn->tok[1].X_op == O_tlsarg | |
6944 | || orig_insn->tok[1].X_op == O_tpoff | |
6945 | || orig_insn->tok[1].X_op == O_dtpoff) | |
482fd9f9 | 6946 | && !orig_insn->is_specific_opcode && use_transform ()) |
43cd72b9 BW |
6947 | xg_assembly_relax (&istack, orig_insn, now_seg, frag_now, 0, 1, 0); |
6948 | else | |
6949 | if (xg_expand_assembly_insn (&istack, orig_insn)) | |
6950 | return TRUE; | |
6951 | ||
6952 | for (i = 0; i < istack.ninsn; i++) | |
6953 | { | |
6954 | TInsn *insn = &istack.insn[i]; | |
c138bc38 | 6955 | switch (insn->insn_type) |
43cd72b9 BW |
6956 | { |
6957 | case ITYPE_LITERAL: | |
9c2799c2 | 6958 | gas_assert (lit_sym == NULL); |
43cd72b9 BW |
6959 | lit_sym = xg_assemble_literal (insn); |
6960 | break; | |
6961 | case ITYPE_LABEL: | |
6962 | { | |
6963 | static int relaxed_sym_idx = 0; | |
325801bd | 6964 | char *label = XNEWVEC (char, strlen (FAKE_LABEL_NAME) + 12); |
43cd72b9 BW |
6965 | sprintf (label, "%s_rl_%x", FAKE_LABEL_NAME, relaxed_sym_idx++); |
6966 | colon (label); | |
9c2799c2 | 6967 | gas_assert (label_sym == NULL); |
43cd72b9 | 6968 | label_sym = symbol_find_or_make (label); |
9c2799c2 | 6969 | gas_assert (label_sym); |
43cd72b9 BW |
6970 | free (label); |
6971 | } | |
6972 | break; | |
6973 | case ITYPE_INSN: | |
b2d179be BW |
6974 | { |
6975 | vliw_insn v; | |
6976 | if (lit_sym) | |
6977 | xg_resolve_literals (insn, lit_sym); | |
6978 | if (label_sym) | |
6979 | xg_resolve_labels (insn, label_sym); | |
6980 | xg_init_vinsn (&v); | |
6981 | bundle_tinsn (insn, &v); | |
6982 | finish_vinsn (&v); | |
6983 | xg_free_vinsn (&v); | |
6984 | } | |
43cd72b9 BW |
6985 | break; |
6986 | default: | |
9c2799c2 | 6987 | gas_assert (0); |
43cd72b9 BW |
6988 | break; |
6989 | } | |
6990 | } | |
6991 | return FALSE; | |
6992 | } | |
6993 | ||
6994 | ||
34e41783 BW |
6995 | static int |
6996 | total_frag_text_expansion (fragS *fragP) | |
6997 | { | |
6998 | int slot; | |
6999 | int total_expansion = 0; | |
7000 | ||
62af60e2 | 7001 | for (slot = 0; slot < config_max_slots; slot++) |
34e41783 BW |
7002 | total_expansion += fragP->tc_frag_data.text_expansion[slot]; |
7003 | ||
7004 | return total_expansion; | |
7005 | } | |
7006 | ||
7007 | ||
43cd72b9 BW |
7008 | /* Emit a vliw instruction to the current fragment. */ |
7009 | ||
7fa3d080 BW |
7010 | static void |
7011 | xg_assemble_vliw_tokens (vliw_insn *vinsn) | |
43cd72b9 | 7012 | { |
e7da6241 | 7013 | bfd_boolean finish_frag; |
43cd72b9 BW |
7014 | bfd_boolean is_jump = FALSE; |
7015 | bfd_boolean is_branch = FALSE; | |
7016 | xtensa_isa isa = xtensa_default_isa; | |
43cd72b9 BW |
7017 | int insn_size; |
7018 | int extra_space; | |
7019 | char *f = NULL; | |
7020 | int slot; | |
b224e962 BW |
7021 | struct dwarf2_line_info debug_line; |
7022 | bfd_boolean loc_directive_seen = FALSE; | |
7023 | TInsn *tinsn; | |
43cd72b9 | 7024 | |
b224e962 | 7025 | memset (&debug_line, 0, sizeof (struct dwarf2_line_info)); |
43cd72b9 BW |
7026 | |
7027 | if (generating_literals) | |
7028 | { | |
7029 | static int reported = 0; | |
7030 | if (reported < 4) | |
7031 | as_bad_where (frag_now->fr_file, frag_now->fr_line, | |
7032 | _("cannot assemble into a literal fragment")); | |
7033 | if (reported == 3) | |
7034 | as_bad (_("...")); | |
7035 | reported++; | |
7036 | return; | |
7037 | } | |
7038 | ||
7039 | if (frag_now_fix () != 0 | |
b08b5071 | 7040 | && (! frag_now->tc_frag_data.is_insn |
43cd72b9 | 7041 | || (vinsn_has_specific_opcodes (vinsn) && use_transform ()) |
28a0da39 | 7042 | || (!use_transform ()) != frag_now->tc_frag_data.is_no_transform |
7c834684 BW |
7043 | || (directive_state[directive_longcalls] |
7044 | != frag_now->tc_frag_data.use_longcalls) | |
43cd72b9 BW |
7045 | || (directive_state[directive_absolute_literals] |
7046 | != frag_now->tc_frag_data.use_absolute_literals))) | |
7047 | { | |
7048 | frag_wane (frag_now); | |
7049 | frag_new (0); | |
7050 | xtensa_set_frag_assembly_state (frag_now); | |
7051 | } | |
7052 | ||
7053 | if (workaround_a0_b_retw | |
7054 | && vinsn->num_slots == 1 | |
7055 | && (get_last_insn_flags (now_seg, now_subseg) & FLAG_IS_A0_WRITER) != 0 | |
7056 | && xtensa_opcode_is_branch (isa, vinsn->slots[0].opcode) == 1 | |
7057 | && use_transform ()) | |
7058 | { | |
7059 | has_a0_b_retw = TRUE; | |
7060 | ||
7061 | /* Mark this fragment with the special RELAX_ADD_NOP_IF_A0_B_RETW. | |
7062 | After the first assembly pass we will check all of them and | |
7063 | add a nop if needed. */ | |
7064 | frag_now->tc_frag_data.is_insn = TRUE; | |
7065 | frag_var (rs_machine_dependent, 4, 4, | |
7066 | RELAX_ADD_NOP_IF_A0_B_RETW, | |
7067 | frag_now->fr_symbol, | |
7068 | frag_now->fr_offset, | |
7069 | NULL); | |
7070 | xtensa_set_frag_assembly_state (frag_now); | |
7071 | frag_now->tc_frag_data.is_insn = TRUE; | |
7072 | frag_var (rs_machine_dependent, 4, 4, | |
7073 | RELAX_ADD_NOP_IF_A0_B_RETW, | |
7074 | frag_now->fr_symbol, | |
7075 | frag_now->fr_offset, | |
7076 | NULL); | |
7077 | xtensa_set_frag_assembly_state (frag_now); | |
7078 | } | |
7079 | ||
b224e962 | 7080 | for (slot = 0; slot < vinsn->num_slots; slot++) |
43cd72b9 | 7081 | { |
b224e962 BW |
7082 | tinsn = &vinsn->slots[slot]; |
7083 | ||
43cd72b9 | 7084 | /* See if the instruction implies an aligned section. */ |
b224e962 | 7085 | if (xtensa_opcode_is_loop (isa, tinsn->opcode) == 1) |
43cd72b9 | 7086 | record_alignment (now_seg, 2); |
c138bc38 | 7087 | |
b224e962 BW |
7088 | /* Determine the best line number for debug info. */ |
7089 | if ((tinsn->loc_directive_seen || !loc_directive_seen) | |
7090 | && (tinsn->debug_line.filenum != debug_line.filenum | |
7091 | || tinsn->debug_line.line < debug_line.line | |
7092 | || tinsn->debug_line.column < debug_line.column)) | |
7093 | debug_line = tinsn->debug_line; | |
7094 | if (tinsn->loc_directive_seen) | |
7095 | loc_directive_seen = TRUE; | |
43cd72b9 BW |
7096 | } |
7097 | ||
7098 | /* Special cases for instructions that force an alignment... */ | |
7099 | /* None of these opcodes are bundle-able. */ | |
7100 | if (xtensa_opcode_is_loop (isa, vinsn->slots[0].opcode) == 1) | |
7101 | { | |
d77b99c9 | 7102 | int max_fill; |
c138bc38 | 7103 | |
05d58145 BW |
7104 | /* Remember the symbol that marks the end of the loop in the frag |
7105 | that marks the start of the loop. This way we can easily find | |
7106 | the end of the loop at the beginning, without adding special code | |
7107 | to mark the loop instructions themselves. */ | |
7108 | symbolS *target_sym = NULL; | |
7109 | if (vinsn->slots[0].tok[1].X_op == O_symbol) | |
7110 | target_sym = vinsn->slots[0].tok[1].X_add_symbol; | |
7111 | ||
43cd72b9 BW |
7112 | xtensa_set_frag_assembly_state (frag_now); |
7113 | frag_now->tc_frag_data.is_insn = TRUE; | |
c138bc38 | 7114 | |
43cd72b9 BW |
7115 | max_fill = get_text_align_max_fill_size |
7116 | (get_text_align_power (xtensa_fetch_width), | |
7117 | TRUE, frag_now->tc_frag_data.is_no_density); | |
7118 | ||
7119 | if (use_transform ()) | |
7120 | frag_var (rs_machine_dependent, max_fill, max_fill, | |
05d58145 | 7121 | RELAX_ALIGN_NEXT_OPCODE, target_sym, 0, NULL); |
43cd72b9 | 7122 | else |
c138bc38 | 7123 | frag_var (rs_machine_dependent, 0, 0, |
05d58145 | 7124 | RELAX_CHECK_ALIGN_NEXT_OPCODE, target_sym, 0, NULL); |
43cd72b9 | 7125 | xtensa_set_frag_assembly_state (frag_now); |
43cd72b9 BW |
7126 | } |
7127 | ||
b08b5071 | 7128 | if (vinsn->slots[0].opcode == xtensa_entry_opcode |
43cd72b9 BW |
7129 | && !vinsn->slots[0].is_specific_opcode) |
7130 | { | |
7131 | xtensa_mark_literal_pool_location (); | |
c3ea6048 | 7132 | xtensa_move_labels (frag_now, 0); |
43cd72b9 BW |
7133 | frag_var (rs_align_test, 1, 1, 0, NULL, 2, NULL); |
7134 | } | |
7135 | ||
7136 | if (vinsn->num_slots == 1) | |
7137 | { | |
7138 | if (workaround_a0_b_retw && use_transform ()) | |
7139 | set_last_insn_flags (now_seg, now_subseg, FLAG_IS_A0_WRITER, | |
7140 | is_register_writer (&vinsn->slots[0], "a", 0)); | |
7141 | ||
7142 | set_last_insn_flags (now_seg, now_subseg, FLAG_IS_BAD_LOOPEND, | |
7143 | is_bad_loopend_opcode (&vinsn->slots[0])); | |
7144 | } | |
7145 | else | |
7146 | set_last_insn_flags (now_seg, now_subseg, FLAG_IS_BAD_LOOPEND, FALSE); | |
7147 | ||
7148 | insn_size = xtensa_format_length (isa, vinsn->format); | |
7149 | ||
e7da6241 | 7150 | extra_space = relaxation_requirements (vinsn, &finish_frag); |
43cd72b9 BW |
7151 | |
7152 | /* vinsn_to_insnbuf will produce the error. */ | |
7153 | if (vinsn->format != XTENSA_UNDEFINED) | |
7154 | { | |
d77b99c9 | 7155 | f = frag_more (insn_size + extra_space); |
43cd72b9 BW |
7156 | xtensa_set_frag_assembly_state (frag_now); |
7157 | frag_now->tc_frag_data.is_insn = TRUE; | |
7158 | } | |
7159 | ||
e7da6241 | 7160 | vinsn_to_insnbuf (vinsn, f, frag_now, FALSE); |
43cd72b9 BW |
7161 | if (vinsn->format == XTENSA_UNDEFINED) |
7162 | return; | |
7163 | ||
d77b99c9 | 7164 | xtensa_insnbuf_to_chars (isa, vinsn->insnbuf, (unsigned char *) f, 0); |
c138bc38 | 7165 | |
b224e962 BW |
7166 | if (debug_type == DEBUG_DWARF2 || loc_directive_seen) |
7167 | dwarf2_gen_line_info (frag_now_fix () - (insn_size + extra_space), | |
7168 | &debug_line); | |
43cd72b9 BW |
7169 | |
7170 | for (slot = 0; slot < vinsn->num_slots; slot++) | |
7171 | { | |
b224e962 | 7172 | tinsn = &vinsn->slots[slot]; |
43cd72b9 | 7173 | frag_now->tc_frag_data.slot_subtypes[slot] = tinsn->subtype; |
7c834684 | 7174 | frag_now->tc_frag_data.slot_symbols[slot] = tinsn->symbol; |
7c834684 | 7175 | frag_now->tc_frag_data.slot_offsets[slot] = tinsn->offset; |
43cd72b9 | 7176 | frag_now->tc_frag_data.literal_frags[slot] = tinsn->literal_frag; |
b46824bd MF |
7177 | if (tinsn->opcode == xtensa_l32r_opcode) |
7178 | { | |
7179 | frag_now->tc_frag_data.literal_frags[slot] = | |
7180 | tinsn->tok[1].X_add_symbol->sy_frag; | |
7181 | } | |
43cd72b9 BW |
7182 | if (tinsn->literal_space != 0) |
7183 | xg_assemble_literal_space (tinsn->literal_space, slot); | |
19e8f41a | 7184 | frag_now->tc_frag_data.free_reg[slot] = tinsn->extra_arg; |
43cd72b9 BW |
7185 | |
7186 | if (tinsn->subtype == RELAX_NARROW) | |
9c2799c2 | 7187 | gas_assert (vinsn->num_slots == 1); |
43cd72b9 BW |
7188 | if (xtensa_opcode_is_jump (isa, tinsn->opcode) == 1) |
7189 | is_jump = TRUE; | |
7190 | if (xtensa_opcode_is_branch (isa, tinsn->opcode) == 1) | |
7191 | is_branch = TRUE; | |
7192 | ||
e7da6241 BW |
7193 | if (tinsn->subtype || tinsn->symbol || tinsn->offset |
7194 | || tinsn->literal_frag || is_jump || is_branch) | |
43cd72b9 BW |
7195 | finish_frag = TRUE; |
7196 | } | |
7197 | ||
7198 | if (vinsn_has_specific_opcodes (vinsn) && use_transform ()) | |
b08b5071 | 7199 | frag_now->tc_frag_data.is_specific_opcode = TRUE; |
43cd72b9 BW |
7200 | |
7201 | if (finish_frag) | |
7202 | { | |
7203 | frag_variant (rs_machine_dependent, | |
7204 | extra_space, extra_space, RELAX_SLOTS, | |
7205 | frag_now->fr_symbol, frag_now->fr_offset, f); | |
7206 | xtensa_set_frag_assembly_state (frag_now); | |
7207 | } | |
7208 | ||
7209 | /* Special cases for loops: | |
7210 | close_loop_end should be inserted AFTER short_loop. | |
7211 | Make sure that CLOSE loops are processed BEFORE short_loops | |
7212 | when converting them. */ | |
7213 | ||
7214 | /* "short_loop": Add a NOP if the loop is < 4 bytes. */ | |
64b607e6 | 7215 | if (xtensa_opcode_is_loop (isa, vinsn->slots[0].opcode) == 1 |
43cd72b9 BW |
7216 | && !vinsn->slots[0].is_specific_opcode) |
7217 | { | |
7218 | if (workaround_short_loop && use_transform ()) | |
7219 | { | |
7220 | maybe_has_short_loop = TRUE; | |
7221 | frag_now->tc_frag_data.is_insn = TRUE; | |
7222 | frag_var (rs_machine_dependent, 4, 4, | |
7223 | RELAX_ADD_NOP_IF_SHORT_LOOP, | |
7224 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
7225 | frag_now->tc_frag_data.is_insn = TRUE; | |
7226 | frag_var (rs_machine_dependent, 4, 4, | |
7227 | RELAX_ADD_NOP_IF_SHORT_LOOP, | |
7228 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
7229 | } | |
7230 | ||
7231 | /* "close_loop_end": Add up to 12 bytes of NOPs to keep a | |
7232 | loop at least 12 bytes away from another loop's end. */ | |
7233 | if (workaround_close_loop_end && use_transform ()) | |
7234 | { | |
7235 | maybe_has_close_loop_end = TRUE; | |
7236 | frag_now->tc_frag_data.is_insn = TRUE; | |
7237 | frag_var (rs_machine_dependent, 12, 12, | |
7238 | RELAX_ADD_NOP_IF_CLOSE_LOOP_END, | |
7239 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
7240 | } | |
7241 | } | |
7242 | ||
7243 | if (use_transform ()) | |
7244 | { | |
7245 | if (is_jump) | |
7246 | { | |
9c2799c2 | 7247 | gas_assert (finish_frag); |
43cd72b9 | 7248 | frag_var (rs_machine_dependent, |
1beeb686 | 7249 | xtensa_fetch_width, xtensa_fetch_width, |
43cd72b9 BW |
7250 | RELAX_UNREACHABLE, |
7251 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
7252 | xtensa_set_frag_assembly_state (frag_now); | |
a82c7d90 | 7253 | xtensa_maybe_create_trampoline_frag (); |
b46824bd MF |
7254 | /* Always create one here. */ |
7255 | xtensa_maybe_create_literal_pool_frag (TRUE, FALSE); | |
43cd72b9 | 7256 | } |
7b1cc377 | 7257 | else if (is_branch && do_align_targets ()) |
43cd72b9 | 7258 | { |
9c2799c2 | 7259 | gas_assert (finish_frag); |
43cd72b9 | 7260 | frag_var (rs_machine_dependent, |
1beeb686 | 7261 | xtensa_fetch_width, xtensa_fetch_width, |
43cd72b9 BW |
7262 | RELAX_MAYBE_UNREACHABLE, |
7263 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
7264 | xtensa_set_frag_assembly_state (frag_now); | |
7265 | frag_var (rs_machine_dependent, | |
7266 | 0, 0, | |
7267 | RELAX_MAYBE_DESIRE_ALIGN, | |
7268 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
7269 | xtensa_set_frag_assembly_state (frag_now); | |
7270 | } | |
7271 | } | |
7272 | ||
7273 | /* Now, if the original opcode was a call... */ | |
7274 | if (do_align_targets () | |
7275 | && xtensa_opcode_is_call (isa, vinsn->slots[0].opcode) == 1) | |
7276 | { | |
b08b5071 | 7277 | float freq = get_subseg_total_freq (now_seg, now_subseg); |
43cd72b9 BW |
7278 | frag_now->tc_frag_data.is_insn = TRUE; |
7279 | frag_var (rs_machine_dependent, 4, (int) freq, RELAX_DESIRE_ALIGN, | |
7280 | frag_now->fr_symbol, frag_now->fr_offset, NULL); | |
7281 | xtensa_set_frag_assembly_state (frag_now); | |
7282 | } | |
7283 | ||
7284 | if (vinsn_has_specific_opcodes (vinsn) && use_transform ()) | |
7285 | { | |
7286 | frag_wane (frag_now); | |
7287 | frag_new (0); | |
7288 | xtensa_set_frag_assembly_state (frag_now); | |
7289 | } | |
7290 | } | |
7291 | ||
7292 | \f | |
7fa3d080 BW |
7293 | /* xtensa_end and helper functions. */ |
7294 | ||
7295 | static void xtensa_cleanup_align_frags (void); | |
7296 | static void xtensa_fix_target_frags (void); | |
7297 | static void xtensa_mark_narrow_branches (void); | |
7298 | static void xtensa_mark_zcl_first_insns (void); | |
6a7eedfe | 7299 | static void xtensa_mark_difference_of_two_symbols (void); |
7fa3d080 BW |
7300 | static void xtensa_fix_a0_b_retw_frags (void); |
7301 | static void xtensa_fix_b_j_loop_end_frags (void); | |
7302 | static void xtensa_fix_close_loop_end_frags (void); | |
7303 | static void xtensa_fix_short_loop_frags (void); | |
7304 | static void xtensa_sanity_check (void); | |
2caa7ca0 | 7305 | static void xtensa_add_config_info (void); |
7fa3d080 | 7306 | |
43cd72b9 | 7307 | void |
7fa3d080 | 7308 | xtensa_end (void) |
43cd72b9 BW |
7309 | { |
7310 | directive_balance (); | |
7311 | xtensa_flush_pending_output (); | |
7312 | ||
7313 | past_xtensa_end = TRUE; | |
7314 | ||
7315 | xtensa_move_literals (); | |
7316 | ||
7317 | xtensa_reorder_segments (); | |
7318 | xtensa_cleanup_align_frags (); | |
7319 | xtensa_fix_target_frags (); | |
7320 | if (workaround_a0_b_retw && has_a0_b_retw) | |
7321 | xtensa_fix_a0_b_retw_frags (); | |
7322 | if (workaround_b_j_loop_end) | |
7323 | xtensa_fix_b_j_loop_end_frags (); | |
7324 | ||
7325 | /* "close_loop_end" should be processed BEFORE "short_loop". */ | |
7326 | if (workaround_close_loop_end && maybe_has_close_loop_end) | |
7327 | xtensa_fix_close_loop_end_frags (); | |
7328 | ||
7329 | if (workaround_short_loop && maybe_has_short_loop) | |
7330 | xtensa_fix_short_loop_frags (); | |
03aaa593 BW |
7331 | if (align_targets) |
7332 | xtensa_mark_narrow_branches (); | |
43cd72b9 BW |
7333 | xtensa_mark_zcl_first_insns (); |
7334 | ||
7335 | xtensa_sanity_check (); | |
2caa7ca0 BW |
7336 | |
7337 | xtensa_add_config_info (); | |
a82c7d90 DW |
7338 | |
7339 | xtensa_check_frag_count (); | |
43cd72b9 BW |
7340 | } |
7341 | ||
7342 | ||
a82c7d90 DW |
7343 | struct trampoline_frag |
7344 | { | |
7345 | struct trampoline_frag *next; | |
7346 | bfd_boolean needs_jump_around; | |
7347 | fragS *fragP; | |
7348 | fixS *fixP; | |
7349 | }; | |
7350 | ||
7351 | struct trampoline_seg | |
7352 | { | |
7353 | struct trampoline_seg *next; | |
7354 | asection *seg; | |
7355 | struct trampoline_frag trampoline_list; | |
7356 | }; | |
7357 | ||
7358 | static struct trampoline_seg trampoline_seg_list; | |
7359 | #define J_RANGE (128 * 1024) | |
7360 | ||
7361 | static int unreachable_count = 0; | |
7362 | ||
7363 | ||
7364 | static void | |
7365 | xtensa_maybe_create_trampoline_frag (void) | |
7366 | { | |
7367 | if (!use_trampolines) | |
7368 | return; | |
7369 | ||
7370 | /* We create an area for possible trampolines every 10 unreachable frags. | |
7371 | These are preferred over the ones not preceded by an unreachable frag, | |
7372 | because we don't have to jump around them. This function is called after | |
7373 | each RELAX_UNREACHABLE frag is created. */ | |
7374 | ||
7375 | if (++unreachable_count > 10) | |
7376 | { | |
7377 | xtensa_create_trampoline_frag (FALSE); | |
7378 | clear_frag_count (); | |
7379 | unreachable_count = 0; | |
7380 | } | |
7381 | } | |
7382 | ||
7383 | static void | |
7384 | xtensa_check_frag_count (void) | |
7385 | { | |
7386 | if (!use_trampolines || frag_now->tc_frag_data.is_no_transform) | |
7387 | return; | |
7388 | ||
7389 | /* We create an area for possible trampolines every 8000 frags or so. This | |
7390 | is an estimate based on the max range of a "j" insn (+/-128K) divided | |
7391 | by a typical frag byte count (16), minus a few for safety. This function | |
7392 | is called after each source line is processed. */ | |
7393 | ||
7394 | if (get_frag_count () > 8000) | |
7395 | { | |
7396 | xtensa_create_trampoline_frag (TRUE); | |
7397 | clear_frag_count (); | |
7398 | unreachable_count = 0; | |
7399 | } | |
b46824bd MF |
7400 | |
7401 | /* We create an area for a possible literal pool every N (default 5000) | |
7402 | frags or so. */ | |
7403 | xtensa_maybe_create_literal_pool_frag (TRUE, TRUE); | |
a82c7d90 DW |
7404 | } |
7405 | ||
7406 | static xtensa_insnbuf trampoline_buf = NULL; | |
7407 | static xtensa_insnbuf trampoline_slotbuf = NULL; | |
7408 | ||
b46824bd MF |
7409 | static xtensa_insnbuf litpool_buf = NULL; |
7410 | static xtensa_insnbuf litpool_slotbuf = NULL; | |
7411 | ||
a82c7d90 DW |
7412 | #define TRAMPOLINE_FRAG_SIZE 3000 |
7413 | ||
7414 | static void | |
7415 | xtensa_create_trampoline_frag (bfd_boolean needs_jump_around) | |
7416 | { | |
7417 | /* Emit a frag where we can place intermediate jump instructions, | |
7418 | in case we need to jump farther than 128K bytes. | |
7419 | Each jump instruction takes three bytes. | |
7420 | We allocate enough for 1000 trampolines in each frag. | |
7421 | If that's not enough, oh well. */ | |
7422 | ||
7423 | struct trampoline_seg *ts = trampoline_seg_list.next; | |
7424 | struct trampoline_frag *tf; | |
7425 | char *varP; | |
7426 | fragS *fragP; | |
7427 | int size = TRAMPOLINE_FRAG_SIZE; | |
7428 | ||
7429 | for ( ; ts; ts = ts->next) | |
7430 | { | |
7431 | if (ts->seg == now_seg) | |
7432 | break; | |
7433 | } | |
7434 | ||
7435 | if (ts == NULL) | |
7436 | { | |
add39d23 | 7437 | ts = XCNEW(struct trampoline_seg); |
a82c7d90 DW |
7438 | ts->next = trampoline_seg_list.next; |
7439 | trampoline_seg_list.next = ts; | |
7440 | ts->seg = now_seg; | |
7441 | } | |
7442 | ||
7443 | frag_wane (frag_now); | |
7444 | frag_new (0); | |
7445 | xtensa_set_frag_assembly_state (frag_now); | |
7446 | varP = frag_var (rs_machine_dependent, size, size, RELAX_TRAMPOLINE, NULL, 0, NULL); | |
7447 | fragP = (fragS *)(varP - SIZEOF_STRUCT_FRAG); | |
7448 | if (trampoline_buf == NULL) | |
7449 | { | |
7450 | trampoline_buf = xtensa_insnbuf_alloc (xtensa_default_isa); | |
7451 | trampoline_slotbuf = xtensa_insnbuf_alloc (xtensa_default_isa); | |
7452 | } | |
325801bd | 7453 | tf = XNEW (struct trampoline_frag); |
a82c7d90 DW |
7454 | tf->next = ts->trampoline_list.next; |
7455 | ts->trampoline_list.next = tf; | |
7456 | tf->needs_jump_around = needs_jump_around; | |
7457 | tf->fragP = fragP; | |
7458 | tf->fixP = NULL; | |
7459 | } | |
7460 | ||
7461 | ||
7462 | static struct trampoline_seg * | |
7463 | find_trampoline_seg (asection *seg) | |
7464 | { | |
7465 | struct trampoline_seg *ts = trampoline_seg_list.next; | |
7466 | ||
7467 | for ( ; ts; ts = ts->next) | |
7468 | { | |
7469 | if (ts->seg == seg) | |
7470 | return ts; | |
7471 | } | |
7472 | ||
7473 | return NULL; | |
7474 | } | |
7475 | ||
7476 | ||
7477 | void dump_trampolines (void); | |
7478 | ||
7479 | void | |
7480 | dump_trampolines (void) | |
7481 | { | |
7482 | struct trampoline_seg *ts = trampoline_seg_list.next; | |
7483 | ||
7484 | for ( ; ts; ts = ts->next) | |
7485 | { | |
7486 | asection *seg = ts->seg; | |
7487 | ||
7488 | if (seg == NULL) | |
7489 | continue; | |
7490 | fprintf(stderr, "SECTION %s\n", seg->name); | |
7491 | struct trampoline_frag *tf = ts->trampoline_list.next; | |
7492 | for ( ; tf; tf = tf->next) | |
7493 | { | |
7494 | if (tf->fragP == NULL) | |
7495 | continue; | |
7496 | fprintf(stderr, " 0x%08x: fix=%d, jump_around=%s\n", | |
7497 | (int)tf->fragP->fr_address, (int)tf->fragP->fr_fix, | |
7498 | tf->needs_jump_around ? "T" : "F"); | |
7499 | } | |
7500 | } | |
7501 | } | |
7502 | ||
b46824bd MF |
7503 | static void dump_litpools (void) __attribute__ ((unused)); |
7504 | ||
7505 | static void | |
7506 | dump_litpools (void) | |
7507 | { | |
7508 | struct litpool_seg *lps = litpool_seg_list.next; | |
7509 | struct litpool_frag *lpf; | |
7510 | ||
7511 | for ( ; lps ; lps = lps->next ) | |
7512 | { | |
7513 | printf("litpool seg %s\n", lps->seg->name); | |
7514 | for ( lpf = lps->frag_list.next; lpf->fragP; lpf = lpf->next ) | |
7515 | { | |
7516 | fragS *litfrag = lpf->fragP->fr_next; | |
7517 | int count = 0; | |
7518 | while (litfrag && litfrag->fr_subtype != RELAX_LITERAL_POOL_END) | |
7519 | { | |
7520 | if (litfrag->fr_fix == 4) | |
7521 | count++; | |
7522 | litfrag = litfrag->fr_next; | |
7523 | } | |
7524 | printf(" %ld <%d:%d> (%d) [%d]: ", | |
7525 | lpf->addr, lpf->priority, lpf->original_priority, | |
7526 | lpf->fragP->fr_line, count); | |
7527 | //dump_frag(lpf->fragP); | |
7528 | } | |
7529 | } | |
7530 | } | |
7531 | ||
7532 | static void | |
7533 | xtensa_maybe_create_literal_pool_frag (bfd_boolean create, | |
7534 | bfd_boolean only_if_needed) | |
7535 | { | |
7536 | struct litpool_seg *lps = litpool_seg_list.next; | |
7537 | fragS *fragP; | |
7538 | struct litpool_frag *lpf; | |
7539 | bfd_boolean needed = FALSE; | |
7540 | ||
7541 | if (use_literal_section || !auto_litpools) | |
7542 | return; | |
7543 | ||
7544 | for ( ; lps ; lps = lps->next ) | |
7545 | { | |
7546 | if (lps->seg == now_seg) | |
7547 | break; | |
7548 | } | |
7549 | ||
7550 | if (lps == NULL) | |
7551 | { | |
add39d23 | 7552 | lps = XCNEW (struct litpool_seg); |
b46824bd MF |
7553 | lps->next = litpool_seg_list.next; |
7554 | litpool_seg_list.next = lps; | |
7555 | lps->seg = now_seg; | |
7556 | lps->frag_list.next = &lps->frag_list; | |
7557 | lps->frag_list.prev = &lps->frag_list; | |
7558 | } | |
7559 | ||
7560 | lps->frag_count++; | |
7561 | ||
7562 | if (create) | |
7563 | { | |
7564 | if (only_if_needed) | |
7565 | { | |
7566 | if (past_xtensa_end || !use_transform() || | |
7567 | frag_now->tc_frag_data.is_no_transform) | |
7568 | { | |
7569 | return; | |
7570 | } | |
7571 | if (auto_litpool_limit <= 0) | |
7572 | { | |
7573 | /* Don't create a litpool based only on frag count. */ | |
7574 | return; | |
7575 | } | |
7576 | else if (lps->frag_count > auto_litpool_limit) | |
7577 | { | |
7578 | needed = TRUE; | |
7579 | } | |
7580 | else | |
7581 | { | |
7582 | return; | |
7583 | } | |
7584 | } | |
7585 | else | |
7586 | { | |
7587 | needed = TRUE; | |
7588 | } | |
7589 | } | |
7590 | ||
7591 | if (needed) | |
7592 | { | |
7593 | int size = (only_if_needed) ? 3 : 0; /* Space for a "j" insn. */ | |
7594 | /* Create a potential site for a literal pool. */ | |
7595 | frag_wane (frag_now); | |
7596 | frag_new (0); | |
7597 | xtensa_set_frag_assembly_state (frag_now); | |
7598 | fragP = frag_now; | |
7599 | fragP->tc_frag_data.lit_frchain = frchain_now; | |
7600 | fragP->tc_frag_data.literal_frag = fragP; | |
7601 | frag_var (rs_machine_dependent, size, size, | |
7602 | (only_if_needed) ? | |
7603 | RELAX_LITERAL_POOL_CANDIDATE_BEGIN : | |
7604 | RELAX_LITERAL_POOL_BEGIN, | |
7605 | NULL, 0, NULL); | |
7606 | frag_now->tc_frag_data.lit_seg = now_seg; | |
7607 | frag_variant (rs_machine_dependent, 0, 0, | |
7608 | RELAX_LITERAL_POOL_END, NULL, 0, NULL); | |
7609 | xtensa_set_frag_assembly_state (frag_now); | |
7610 | } | |
7611 | else | |
7612 | { | |
7613 | /* RELAX_LITERAL_POOL_BEGIN frag is being created; | |
7614 | just record it here. */ | |
7615 | fragP = frag_now; | |
7616 | } | |
7617 | ||
325801bd | 7618 | lpf = XNEW (struct litpool_frag); |
b46824bd MF |
7619 | /* Insert at tail of circular list. */ |
7620 | lpf->addr = 0; | |
7621 | lps->frag_list.prev->next = lpf; | |
7622 | lpf->next = &lps->frag_list; | |
7623 | lpf->prev = lps->frag_list.prev; | |
7624 | lps->frag_list.prev = lpf; | |
7625 | lpf->fragP = fragP; | |
7626 | lpf->priority = (needed) ? (only_if_needed) ? 3 : 2 : 1; | |
7627 | lpf->original_priority = lpf->priority; | |
7628 | ||
7629 | lps->frag_count = 0; | |
7630 | } | |
7631 | ||
43cd72b9 | 7632 | static void |
7fa3d080 | 7633 | xtensa_cleanup_align_frags (void) |
43cd72b9 BW |
7634 | { |
7635 | frchainS *frchP; | |
c9049d30 | 7636 | asection *s; |
43cd72b9 | 7637 | |
c9049d30 AM |
7638 | for (s = stdoutput->sections; s; s = s->next) |
7639 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7640 | { | |
7641 | fragS *fragP; | |
7642 | /* Walk over all of the fragments in a subsection. */ | |
7643 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7644 | { | |
7645 | if ((fragP->fr_type == rs_align | |
7646 | || fragP->fr_type == rs_align_code | |
7647 | || (fragP->fr_type == rs_machine_dependent | |
7648 | && (fragP->fr_subtype == RELAX_DESIRE_ALIGN | |
7649 | || fragP->fr_subtype == RELAX_DESIRE_ALIGN_IF_TARGET))) | |
7650 | && fragP->fr_fix == 0) | |
7651 | { | |
7652 | fragS *next = fragP->fr_next; | |
7653 | ||
7654 | while (next | |
7655 | && next->fr_fix == 0 | |
7656 | && next->fr_type == rs_machine_dependent | |
7657 | && next->fr_subtype == RELAX_DESIRE_ALIGN_IF_TARGET) | |
7658 | { | |
7659 | frag_wane (next); | |
7660 | next = next->fr_next; | |
7661 | } | |
7662 | } | |
7663 | /* If we don't widen branch targets, then they | |
7664 | will be easier to align. */ | |
7665 | if (fragP->tc_frag_data.is_branch_target | |
7666 | && fragP->fr_opcode == fragP->fr_literal | |
7667 | && fragP->fr_type == rs_machine_dependent | |
7668 | && fragP->fr_subtype == RELAX_SLOTS | |
7669 | && fragP->tc_frag_data.slot_subtypes[0] == RELAX_NARROW) | |
7670 | frag_wane (fragP); | |
7671 | if (fragP->fr_type == rs_machine_dependent | |
7672 | && fragP->fr_subtype == RELAX_UNREACHABLE) | |
7673 | fragP->tc_frag_data.is_unreachable = TRUE; | |
7674 | } | |
7675 | } | |
43cd72b9 BW |
7676 | } |
7677 | ||
7678 | ||
7679 | /* Re-process all of the fragments looking to convert all of the | |
7680 | RELAX_DESIRE_ALIGN_IF_TARGET fragments. If there is a branch | |
7681 | target in the next fragment, convert this to RELAX_DESIRE_ALIGN. | |
7b1cc377 | 7682 | Otherwise, convert to a .fill 0. */ |
7fa3d080 | 7683 | |
43cd72b9 | 7684 | static void |
7fa3d080 | 7685 | xtensa_fix_target_frags (void) |
e0001a05 NC |
7686 | { |
7687 | frchainS *frchP; | |
c9049d30 | 7688 | asection *s; |
e0001a05 NC |
7689 | |
7690 | /* When this routine is called, all of the subsections are still intact | |
7691 | so we walk over subsections instead of sections. */ | |
c9049d30 AM |
7692 | for (s = stdoutput->sections; s; s = s->next) |
7693 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7694 | { | |
7695 | fragS *fragP; | |
e0001a05 | 7696 | |
c9049d30 AM |
7697 | /* Walk over all of the fragments in a subsection. */ |
7698 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7699 | { | |
7700 | if (fragP->fr_type == rs_machine_dependent | |
7701 | && fragP->fr_subtype == RELAX_DESIRE_ALIGN_IF_TARGET) | |
7702 | { | |
7703 | if (next_frag_is_branch_target (fragP)) | |
7704 | fragP->fr_subtype = RELAX_DESIRE_ALIGN; | |
7705 | else | |
7706 | frag_wane (fragP); | |
7707 | } | |
7708 | } | |
7709 | } | |
e0001a05 NC |
7710 | } |
7711 | ||
7712 | ||
7fa3d080 BW |
7713 | static bfd_boolean is_narrow_branch_guaranteed_in_range (fragS *, TInsn *); |
7714 | ||
43cd72b9 | 7715 | static void |
7fa3d080 | 7716 | xtensa_mark_narrow_branches (void) |
43cd72b9 BW |
7717 | { |
7718 | frchainS *frchP; | |
c9049d30 | 7719 | asection *s; |
43cd72b9 | 7720 | |
c9049d30 AM |
7721 | for (s = stdoutput->sections; s; s = s->next) |
7722 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7723 | { | |
7724 | fragS *fragP; | |
7725 | /* Walk over all of the fragments in a subsection. */ | |
7726 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7727 | { | |
7728 | if (fragP->fr_type == rs_machine_dependent | |
7729 | && fragP->fr_subtype == RELAX_SLOTS | |
7730 | && fragP->tc_frag_data.slot_subtypes[0] == RELAX_IMMED) | |
7731 | { | |
7732 | vliw_insn vinsn; | |
7733 | ||
7734 | vinsn_from_chars (&vinsn, fragP->fr_opcode); | |
7735 | tinsn_immed_from_frag (&vinsn.slots[0], fragP, 0); | |
7736 | ||
7737 | if (vinsn.num_slots == 1 | |
7738 | && xtensa_opcode_is_branch (xtensa_default_isa, | |
64b607e6 | 7739 | vinsn.slots[0].opcode) == 1 |
c9049d30 AM |
7740 | && xg_get_single_size (vinsn.slots[0].opcode) == 2 |
7741 | && is_narrow_branch_guaranteed_in_range (fragP, | |
7742 | &vinsn.slots[0])) | |
7743 | { | |
7744 | fragP->fr_subtype = RELAX_SLOTS; | |
7745 | fragP->tc_frag_data.slot_subtypes[0] = RELAX_NARROW; | |
7746 | fragP->tc_frag_data.is_aligning_branch = 1; | |
7747 | } | |
7748 | } | |
7749 | } | |
7750 | } | |
43cd72b9 BW |
7751 | } |
7752 | ||
7753 | ||
7754 | /* A branch is typically widened only when its target is out of | |
7755 | range. However, we would like to widen them to align a subsequent | |
7756 | branch target when possible. | |
7757 | ||
7758 | Because the branch relaxation code is so convoluted, the optimal solution | |
7759 | (combining the two cases) is difficult to get right in all circumstances. | |
7760 | We therefore go with an "almost as good" solution, where we only | |
7761 | use for alignment narrow branches that definitely will not expand to a | |
7762 | jump and a branch. These functions find and mark these cases. */ | |
7763 | ||
a67517f4 BW |
7764 | /* The range in bytes of BNEZ.N and BEQZ.N. The target operand is encoded |
7765 | as PC + 4 + imm6, where imm6 is a 6-bit immediate ranging from 0 to 63. | |
7766 | We start counting beginning with the frag after the 2-byte branch, so the | |
7767 | maximum offset is (4 - 2) + 63 = 65. */ | |
7768 | #define MAX_IMMED6 65 | |
43cd72b9 | 7769 | |
d77b99c9 | 7770 | static offsetT unrelaxed_frag_max_size (fragS *); |
7fa3d080 | 7771 | |
43cd72b9 | 7772 | static bfd_boolean |
7fa3d080 | 7773 | is_narrow_branch_guaranteed_in_range (fragS *fragP, TInsn *tinsn) |
43cd72b9 | 7774 | { |
91d6fa6a NC |
7775 | const expressionS *exp = &tinsn->tok[1]; |
7776 | symbolS *symbolP = exp->X_add_symbol; | |
7777 | offsetT max_distance = exp->X_add_number; | |
e7da6241 BW |
7778 | fragS *target_frag; |
7779 | ||
91d6fa6a | 7780 | if (exp->X_op != O_symbol) |
e7da6241 BW |
7781 | return FALSE; |
7782 | ||
7783 | target_frag = symbol_get_frag (symbolP); | |
7784 | ||
43cd72b9 BW |
7785 | max_distance += (S_GET_VALUE (symbolP) - target_frag->fr_address); |
7786 | if (is_branch_jmp_to_next (tinsn, fragP)) | |
7787 | return FALSE; | |
7788 | ||
7789 | /* The branch doesn't branch over it's own frag, | |
7790 | but over the subsequent ones. */ | |
7791 | fragP = fragP->fr_next; | |
7792 | while (fragP != NULL && fragP != target_frag && max_distance <= MAX_IMMED6) | |
7793 | { | |
7794 | max_distance += unrelaxed_frag_max_size (fragP); | |
7795 | fragP = fragP->fr_next; | |
7796 | } | |
7797 | if (max_distance <= MAX_IMMED6 && fragP == target_frag) | |
7798 | return TRUE; | |
e0001a05 NC |
7799 | return FALSE; |
7800 | } | |
7801 | ||
7802 | ||
43cd72b9 | 7803 | static void |
7fa3d080 | 7804 | xtensa_mark_zcl_first_insns (void) |
43cd72b9 BW |
7805 | { |
7806 | frchainS *frchP; | |
c9049d30 | 7807 | asection *s; |
43cd72b9 | 7808 | |
c9049d30 AM |
7809 | for (s = stdoutput->sections; s; s = s->next) |
7810 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7811 | { | |
7812 | fragS *fragP; | |
7813 | /* Walk over all of the fragments in a subsection. */ | |
7814 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7815 | { | |
7816 | if (fragP->fr_type == rs_machine_dependent | |
7817 | && (fragP->fr_subtype == RELAX_ALIGN_NEXT_OPCODE | |
7818 | || fragP->fr_subtype == RELAX_CHECK_ALIGN_NEXT_OPCODE)) | |
7819 | { | |
7820 | /* Find the loop frag. */ | |
3a1e9c4a | 7821 | fragS *loop_frag = next_non_empty_frag (fragP); |
c9049d30 | 7822 | /* Find the first insn frag. */ |
3a1e9c4a SA |
7823 | fragS *targ_frag = next_non_empty_frag (loop_frag); |
7824 | ||
7825 | /* Handle a corner case that comes up in hardware | |
7826 | diagnostics. The original assembly looks like this: | |
3739860c | 7827 | |
3a1e9c4a SA |
7828 | loop aX, LabelA |
7829 | <empty_frag>--not found by next_non_empty_frag | |
7830 | loop aY, LabelB | |
7831 | ||
7832 | Depending on the start address, the assembler may or | |
7833 | may not change it to look something like this: | |
7834 | ||
7835 | loop aX, LabelA | |
7836 | nop--frag isn't empty anymore | |
7837 | loop aY, LabelB | |
7838 | ||
7839 | So set up to check the alignment of the nop if it | |
7840 | exists */ | |
7841 | while (loop_frag != targ_frag) | |
7842 | { | |
7843 | if (loop_frag->fr_type == rs_machine_dependent | |
7844 | && (loop_frag->fr_subtype == RELAX_ALIGN_NEXT_OPCODE | |
3739860c | 7845 | || loop_frag->fr_subtype |
3a1e9c4a SA |
7846 | == RELAX_CHECK_ALIGN_NEXT_OPCODE)) |
7847 | targ_frag = loop_frag; | |
7848 | else | |
7849 | loop_frag = loop_frag->fr_next; | |
7850 | } | |
c9049d30 AM |
7851 | |
7852 | /* Of course, sometimes (mostly for toy test cases) a | |
7853 | zero-cost loop instruction is the last in a section. */ | |
7854 | if (targ_frag) | |
7855 | { | |
7856 | targ_frag->tc_frag_data.is_first_loop_insn = TRUE; | |
7857 | /* Do not widen a frag that is the first instruction of a | |
7858 | zero-cost loop. It makes that loop harder to align. */ | |
7859 | if (targ_frag->fr_type == rs_machine_dependent | |
7860 | && targ_frag->fr_subtype == RELAX_SLOTS | |
7861 | && (targ_frag->tc_frag_data.slot_subtypes[0] | |
7862 | == RELAX_NARROW)) | |
7863 | { | |
7864 | if (targ_frag->tc_frag_data.is_aligning_branch) | |
7865 | targ_frag->tc_frag_data.slot_subtypes[0] = RELAX_IMMED; | |
7866 | else | |
7867 | { | |
7868 | frag_wane (targ_frag); | |
7869 | targ_frag->tc_frag_data.slot_subtypes[0] = 0; | |
7870 | } | |
7871 | } | |
7872 | } | |
7873 | if (fragP->fr_subtype == RELAX_CHECK_ALIGN_NEXT_OPCODE) | |
7874 | frag_wane (fragP); | |
7875 | } | |
7876 | } | |
7877 | } | |
43cd72b9 BW |
7878 | } |
7879 | ||
7880 | ||
fb227da0 BW |
7881 | /* When a difference-of-symbols expression is encoded as a uleb128 or |
7882 | sleb128 value, the linker is unable to adjust that value to account for | |
7883 | link-time relaxation. Mark all the code between such symbols so that | |
7884 | its size cannot be changed by linker relaxation. */ | |
3739860c | 7885 | |
6a7eedfe BW |
7886 | static void |
7887 | xtensa_mark_difference_of_two_symbols (void) | |
7888 | { | |
7889 | symbolS *expr_sym; | |
7890 | ||
3739860c | 7891 | for (expr_sym = expr_symbols; expr_sym; |
6a7eedfe BW |
7892 | expr_sym = symbol_get_tc (expr_sym)->next_expr_symbol) |
7893 | { | |
91d6fa6a | 7894 | expressionS *exp = symbol_get_value_expression (expr_sym); |
6a7eedfe | 7895 | |
91d6fa6a | 7896 | if (exp->X_op == O_subtract) |
6a7eedfe | 7897 | { |
91d6fa6a NC |
7898 | symbolS *left = exp->X_add_symbol; |
7899 | symbolS *right = exp->X_op_symbol; | |
3739860c | 7900 | |
6a7eedfe BW |
7901 | /* Difference of two symbols not in the same section |
7902 | are handled with relocations in the linker. */ | |
7903 | if (S_GET_SEGMENT (left) == S_GET_SEGMENT (right)) | |
7904 | { | |
7905 | fragS *start; | |
7906 | fragS *end; | |
983f90e3 | 7907 | fragS *walk; |
6a7eedfe | 7908 | |
3739860c | 7909 | if (symbol_get_frag (left)->fr_address |
6a7eedfe BW |
7910 | <= symbol_get_frag (right)->fr_address) |
7911 | { | |
7912 | start = symbol_get_frag (left); | |
7913 | end = symbol_get_frag (right); | |
7914 | } | |
7915 | else | |
7916 | { | |
7917 | start = symbol_get_frag (right); | |
7918 | end = symbol_get_frag (left); | |
7919 | } | |
983f90e3 SA |
7920 | |
7921 | if (start->tc_frag_data.no_transform_end != NULL) | |
7922 | walk = start->tc_frag_data.no_transform_end; | |
7923 | else | |
7924 | walk = start; | |
3739860c | 7925 | do |
6a7eedfe | 7926 | { |
983f90e3 SA |
7927 | walk->tc_frag_data.is_no_transform = 1; |
7928 | walk = walk->fr_next; | |
6a7eedfe | 7929 | } |
983f90e3 SA |
7930 | while (walk && walk->fr_address < end->fr_address); |
7931 | ||
7932 | start->tc_frag_data.no_transform_end = walk; | |
6a7eedfe BW |
7933 | } |
7934 | } | |
7935 | } | |
7936 | } | |
7937 | ||
7938 | ||
e0001a05 NC |
7939 | /* Re-process all of the fragments looking to convert all of the |
7940 | RELAX_ADD_NOP_IF_A0_B_RETW. If the next instruction is a | |
7941 | conditional branch or a retw/retw.n, convert this frag to one that | |
7942 | will generate a NOP. In any case close it off with a .fill 0. */ | |
7943 | ||
7fa3d080 BW |
7944 | static bfd_boolean next_instrs_are_b_retw (fragS *); |
7945 | ||
e0001a05 | 7946 | static void |
7fa3d080 | 7947 | xtensa_fix_a0_b_retw_frags (void) |
e0001a05 NC |
7948 | { |
7949 | frchainS *frchP; | |
c9049d30 | 7950 | asection *s; |
e0001a05 NC |
7951 | |
7952 | /* When this routine is called, all of the subsections are still intact | |
7953 | so we walk over subsections instead of sections. */ | |
c9049d30 AM |
7954 | for (s = stdoutput->sections; s; s = s->next) |
7955 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
7956 | { | |
7957 | fragS *fragP; | |
e0001a05 | 7958 | |
c9049d30 AM |
7959 | /* Walk over all of the fragments in a subsection. */ |
7960 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
7961 | { | |
7962 | if (fragP->fr_type == rs_machine_dependent | |
7963 | && fragP->fr_subtype == RELAX_ADD_NOP_IF_A0_B_RETW) | |
7964 | { | |
7965 | if (next_instrs_are_b_retw (fragP)) | |
7966 | { | |
7967 | if (fragP->tc_frag_data.is_no_transform) | |
7968 | as_bad (_("instruction sequence (write a0, branch, retw) may trigger hardware errata")); | |
7969 | else | |
7970 | relax_frag_add_nop (fragP); | |
7971 | } | |
7972 | frag_wane (fragP); | |
7973 | } | |
7974 | } | |
7975 | } | |
e0001a05 NC |
7976 | } |
7977 | ||
7978 | ||
7fa3d080 BW |
7979 | static bfd_boolean |
7980 | next_instrs_are_b_retw (fragS *fragP) | |
e0001a05 NC |
7981 | { |
7982 | xtensa_opcode opcode; | |
43cd72b9 | 7983 | xtensa_format fmt; |
e0001a05 NC |
7984 | const fragS *next_fragP = next_non_empty_frag (fragP); |
7985 | static xtensa_insnbuf insnbuf = NULL; | |
43cd72b9 | 7986 | static xtensa_insnbuf slotbuf = NULL; |
e0001a05 NC |
7987 | xtensa_isa isa = xtensa_default_isa; |
7988 | int offset = 0; | |
43cd72b9 BW |
7989 | int slot; |
7990 | bfd_boolean branch_seen = FALSE; | |
e0001a05 NC |
7991 | |
7992 | if (!insnbuf) | |
43cd72b9 BW |
7993 | { |
7994 | insnbuf = xtensa_insnbuf_alloc (isa); | |
7995 | slotbuf = xtensa_insnbuf_alloc (isa); | |
7996 | } | |
e0001a05 NC |
7997 | |
7998 | if (next_fragP == NULL) | |
7999 | return FALSE; | |
8000 | ||
8001 | /* Check for the conditional branch. */ | |
d77b99c9 BW |
8002 | xtensa_insnbuf_from_chars |
8003 | (isa, insnbuf, (unsigned char *) &next_fragP->fr_literal[offset], 0); | |
43cd72b9 BW |
8004 | fmt = xtensa_format_decode (isa, insnbuf); |
8005 | if (fmt == XTENSA_UNDEFINED) | |
8006 | return FALSE; | |
8007 | ||
8008 | for (slot = 0; slot < xtensa_format_num_slots (isa, fmt); slot++) | |
8009 | { | |
8010 | xtensa_format_get_slot (isa, fmt, slot, insnbuf, slotbuf); | |
8011 | opcode = xtensa_opcode_decode (isa, fmt, slot, slotbuf); | |
8012 | ||
8013 | branch_seen = (branch_seen | |
8014 | || xtensa_opcode_is_branch (isa, opcode) == 1); | |
8015 | } | |
e0001a05 | 8016 | |
43cd72b9 | 8017 | if (!branch_seen) |
e0001a05 NC |
8018 | return FALSE; |
8019 | ||
43cd72b9 | 8020 | offset += xtensa_format_length (isa, fmt); |
e0001a05 NC |
8021 | if (offset == next_fragP->fr_fix) |
8022 | { | |
8023 | next_fragP = next_non_empty_frag (next_fragP); | |
8024 | offset = 0; | |
8025 | } | |
43cd72b9 | 8026 | |
e0001a05 NC |
8027 | if (next_fragP == NULL) |
8028 | return FALSE; | |
8029 | ||
8030 | /* Check for the retw/retw.n. */ | |
d77b99c9 BW |
8031 | xtensa_insnbuf_from_chars |
8032 | (isa, insnbuf, (unsigned char *) &next_fragP->fr_literal[offset], 0); | |
43cd72b9 BW |
8033 | fmt = xtensa_format_decode (isa, insnbuf); |
8034 | ||
8035 | /* Because RETW[.N] is not bundleable, a VLIW bundle here means that we | |
8036 | have no problems. */ | |
8037 | if (fmt == XTENSA_UNDEFINED | |
8038 | || xtensa_format_num_slots (isa, fmt) != 1) | |
8039 | return FALSE; | |
8040 | ||
8041 | xtensa_format_get_slot (isa, fmt, 0, insnbuf, slotbuf); | |
8042 | opcode = xtensa_opcode_decode (isa, fmt, 0, slotbuf); | |
e0001a05 | 8043 | |
b08b5071 | 8044 | if (opcode == xtensa_retw_opcode || opcode == xtensa_retw_n_opcode) |
e0001a05 | 8045 | return TRUE; |
43cd72b9 | 8046 | |
e0001a05 NC |
8047 | return FALSE; |
8048 | } | |
8049 | ||
8050 | ||
8051 | /* Re-process all of the fragments looking to convert all of the | |
8052 | RELAX_ADD_NOP_IF_PRE_LOOP_END. If there is one instruction and a | |
8053 | loop end label, convert this frag to one that will generate a NOP. | |
8054 | In any case close it off with a .fill 0. */ | |
8055 | ||
7fa3d080 BW |
8056 | static bfd_boolean next_instr_is_loop_end (fragS *); |
8057 | ||
e0001a05 | 8058 | static void |
7fa3d080 | 8059 | xtensa_fix_b_j_loop_end_frags (void) |
e0001a05 NC |
8060 | { |
8061 | frchainS *frchP; | |
c9049d30 | 8062 | asection *s; |
e0001a05 NC |
8063 | |
8064 | /* When this routine is called, all of the subsections are still intact | |
8065 | so we walk over subsections instead of sections. */ | |
c9049d30 AM |
8066 | for (s = stdoutput->sections; s; s = s->next) |
8067 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
8068 | { | |
8069 | fragS *fragP; | |
e0001a05 | 8070 | |
c9049d30 AM |
8071 | /* Walk over all of the fragments in a subsection. */ |
8072 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
8073 | { | |
8074 | if (fragP->fr_type == rs_machine_dependent | |
8075 | && fragP->fr_subtype == RELAX_ADD_NOP_IF_PRE_LOOP_END) | |
8076 | { | |
8077 | if (next_instr_is_loop_end (fragP)) | |
8078 | { | |
8079 | if (fragP->tc_frag_data.is_no_transform) | |
8080 | as_bad (_("branching or jumping to a loop end may trigger hardware errata")); | |
8081 | else | |
8082 | relax_frag_add_nop (fragP); | |
8083 | } | |
8084 | frag_wane (fragP); | |
8085 | } | |
8086 | } | |
8087 | } | |
e0001a05 NC |
8088 | } |
8089 | ||
8090 | ||
7fa3d080 BW |
8091 | static bfd_boolean |
8092 | next_instr_is_loop_end (fragS *fragP) | |
e0001a05 NC |
8093 | { |
8094 | const fragS *next_fragP; | |
8095 | ||
8096 | if (next_frag_is_loop_target (fragP)) | |
8097 | return FALSE; | |
8098 | ||
8099 | next_fragP = next_non_empty_frag (fragP); | |
8100 | if (next_fragP == NULL) | |
8101 | return FALSE; | |
8102 | ||
8103 | if (!next_frag_is_loop_target (next_fragP)) | |
8104 | return FALSE; | |
8105 | ||
8106 | /* If the size is >= 3 then there is more than one instruction here. | |
8107 | The hardware bug will not fire. */ | |
8108 | if (next_fragP->fr_fix > 3) | |
8109 | return FALSE; | |
8110 | ||
8111 | return TRUE; | |
8112 | } | |
8113 | ||
8114 | ||
8115 | /* Re-process all of the fragments looking to convert all of the | |
8116 | RELAX_ADD_NOP_IF_CLOSE_LOOP_END. If there is an loop end that is | |
8117 | not MY loop's loop end within 12 bytes, add enough nops here to | |
8118 | make it at least 12 bytes away. In any case close it off with a | |
8119 | .fill 0. */ | |
8120 | ||
d77b99c9 | 8121 | static offsetT min_bytes_to_other_loop_end |
05d58145 | 8122 | (fragS *, fragS *, offsetT); |
7fa3d080 | 8123 | |
e0001a05 | 8124 | static void |
7fa3d080 | 8125 | xtensa_fix_close_loop_end_frags (void) |
e0001a05 NC |
8126 | { |
8127 | frchainS *frchP; | |
c9049d30 | 8128 | asection *s; |
e0001a05 NC |
8129 | |
8130 | /* When this routine is called, all of the subsections are still intact | |
8131 | so we walk over subsections instead of sections. */ | |
c9049d30 AM |
8132 | for (s = stdoutput->sections; s; s = s->next) |
8133 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
8134 | { | |
8135 | fragS *fragP; | |
e0001a05 | 8136 | |
c9049d30 | 8137 | fragS *current_target = NULL; |
e0001a05 | 8138 | |
c9049d30 AM |
8139 | /* Walk over all of the fragments in a subsection. */ |
8140 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
8141 | { | |
8142 | if (fragP->fr_type == rs_machine_dependent | |
8143 | && ((fragP->fr_subtype == RELAX_ALIGN_NEXT_OPCODE) | |
8144 | || (fragP->fr_subtype == RELAX_CHECK_ALIGN_NEXT_OPCODE))) | |
05d58145 | 8145 | current_target = symbol_get_frag (fragP->fr_symbol); |
e0001a05 | 8146 | |
c9049d30 AM |
8147 | if (current_target |
8148 | && fragP->fr_type == rs_machine_dependent | |
8149 | && fragP->fr_subtype == RELAX_ADD_NOP_IF_CLOSE_LOOP_END) | |
8150 | { | |
8151 | offsetT min_bytes; | |
8152 | int bytes_added = 0; | |
e0001a05 NC |
8153 | |
8154 | #define REQUIRED_LOOP_DIVIDING_BYTES 12 | |
c9049d30 AM |
8155 | /* Max out at 12. */ |
8156 | min_bytes = min_bytes_to_other_loop_end | |
8157 | (fragP->fr_next, current_target, REQUIRED_LOOP_DIVIDING_BYTES); | |
8158 | ||
8159 | if (min_bytes < REQUIRED_LOOP_DIVIDING_BYTES) | |
8160 | { | |
8161 | if (fragP->tc_frag_data.is_no_transform) | |
8162 | as_bad (_("loop end too close to another loop end may trigger hardware errata")); | |
8163 | else | |
8164 | { | |
8165 | while (min_bytes + bytes_added | |
8166 | < REQUIRED_LOOP_DIVIDING_BYTES) | |
8167 | { | |
8168 | int length = 3; | |
8169 | ||
8170 | if (fragP->fr_var < length) | |
8171 | as_fatal (_("fr_var %lu < length %d"), | |
8172 | (long) fragP->fr_var, length); | |
8173 | else | |
8174 | { | |
8175 | assemble_nop (length, | |
8176 | fragP->fr_literal + fragP->fr_fix); | |
8177 | fragP->fr_fix += length; | |
8178 | fragP->fr_var -= length; | |
8179 | } | |
8180 | bytes_added += length; | |
8181 | } | |
8182 | } | |
8183 | } | |
8184 | frag_wane (fragP); | |
8185 | } | |
9c2799c2 | 8186 | gas_assert (fragP->fr_type != rs_machine_dependent |
c9049d30 AM |
8187 | || fragP->fr_subtype != RELAX_ADD_NOP_IF_CLOSE_LOOP_END); |
8188 | } | |
8189 | } | |
e0001a05 NC |
8190 | } |
8191 | ||
8192 | ||
d77b99c9 | 8193 | static offsetT unrelaxed_frag_min_size (fragS *); |
7fa3d080 | 8194 | |
d77b99c9 | 8195 | static offsetT |
7fa3d080 BW |
8196 | min_bytes_to_other_loop_end (fragS *fragP, |
8197 | fragS *current_target, | |
d77b99c9 | 8198 | offsetT max_size) |
e0001a05 | 8199 | { |
d77b99c9 | 8200 | offsetT offset = 0; |
e0001a05 NC |
8201 | fragS *current_fragP; |
8202 | ||
8203 | for (current_fragP = fragP; | |
8204 | current_fragP; | |
8205 | current_fragP = current_fragP->fr_next) | |
8206 | { | |
8207 | if (current_fragP->tc_frag_data.is_loop_target | |
8208 | && current_fragP != current_target) | |
05d58145 | 8209 | return offset; |
e0001a05 NC |
8210 | |
8211 | offset += unrelaxed_frag_min_size (current_fragP); | |
8212 | ||
05d58145 | 8213 | if (offset >= max_size) |
e0001a05 NC |
8214 | return max_size; |
8215 | } | |
8216 | return max_size; | |
8217 | } | |
8218 | ||
8219 | ||
d77b99c9 | 8220 | static offsetT |
7fa3d080 | 8221 | unrelaxed_frag_min_size (fragS *fragP) |
e0001a05 | 8222 | { |
d77b99c9 | 8223 | offsetT size = fragP->fr_fix; |
e0001a05 | 8224 | |
d77b99c9 | 8225 | /* Add fill size. */ |
e0001a05 NC |
8226 | if (fragP->fr_type == rs_fill) |
8227 | size += fragP->fr_offset; | |
8228 | ||
8229 | return size; | |
8230 | } | |
8231 | ||
8232 | ||
d77b99c9 | 8233 | static offsetT |
7fa3d080 | 8234 | unrelaxed_frag_max_size (fragS *fragP) |
43cd72b9 | 8235 | { |
d77b99c9 | 8236 | offsetT size = fragP->fr_fix; |
43cd72b9 BW |
8237 | switch (fragP->fr_type) |
8238 | { | |
8239 | case 0: | |
c138bc38 | 8240 | /* Empty frags created by the obstack allocation scheme |
43cd72b9 BW |
8241 | end up with type 0. */ |
8242 | break; | |
8243 | case rs_fill: | |
8244 | case rs_org: | |
8245 | case rs_space: | |
8246 | size += fragP->fr_offset; | |
8247 | break; | |
8248 | case rs_align: | |
8249 | case rs_align_code: | |
8250 | case rs_align_test: | |
8251 | case rs_leb128: | |
8252 | case rs_cfa: | |
8253 | case rs_dwarf2dbg: | |
8254 | /* No further adjustments needed. */ | |
8255 | break; | |
8256 | case rs_machine_dependent: | |
8257 | if (fragP->fr_subtype != RELAX_DESIRE_ALIGN) | |
8258 | size += fragP->fr_var; | |
8259 | break; | |
8260 | default: | |
8261 | /* We had darn well better know how big it is. */ | |
9c2799c2 | 8262 | gas_assert (0); |
43cd72b9 BW |
8263 | break; |
8264 | } | |
8265 | ||
8266 | return size; | |
8267 | } | |
8268 | ||
8269 | ||
e0001a05 NC |
8270 | /* Re-process all of the fragments looking to convert all |
8271 | of the RELAX_ADD_NOP_IF_SHORT_LOOP. If: | |
8272 | ||
8273 | A) | |
8274 | 1) the instruction size count to the loop end label | |
8275 | is too short (<= 2 instructions), | |
8276 | 2) loop has a jump or branch in it | |
8277 | ||
8278 | or B) | |
43cd72b9 | 8279 | 1) workaround_all_short_loops is TRUE |
e0001a05 NC |
8280 | 2) The generating loop was a 'loopgtz' or 'loopnez' |
8281 | 3) the instruction size count to the loop end label is too short | |
8282 | (<= 2 instructions) | |
8283 | then convert this frag (and maybe the next one) to generate a NOP. | |
8284 | In any case close it off with a .fill 0. */ | |
8285 | ||
d77b99c9 | 8286 | static int count_insns_to_loop_end (fragS *, bfd_boolean, int); |
7fa3d080 BW |
8287 | static bfd_boolean branch_before_loop_end (fragS *); |
8288 | ||
e0001a05 | 8289 | static void |
7fa3d080 | 8290 | xtensa_fix_short_loop_frags (void) |
e0001a05 NC |
8291 | { |
8292 | frchainS *frchP; | |
c9049d30 | 8293 | asection *s; |
e0001a05 NC |
8294 | |
8295 | /* When this routine is called, all of the subsections are still intact | |
8296 | so we walk over subsections instead of sections. */ | |
c9049d30 AM |
8297 | for (s = stdoutput->sections; s; s = s->next) |
8298 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
8299 | { | |
8300 | fragS *fragP; | |
c9049d30 | 8301 | xtensa_opcode current_opcode = XTENSA_UNDEFINED; |
e0001a05 | 8302 | |
c9049d30 AM |
8303 | /* Walk over all of the fragments in a subsection. */ |
8304 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
8305 | { | |
8306 | if (fragP->fr_type == rs_machine_dependent | |
8307 | && ((fragP->fr_subtype == RELAX_ALIGN_NEXT_OPCODE) | |
8308 | || (fragP->fr_subtype == RELAX_CHECK_ALIGN_NEXT_OPCODE))) | |
8309 | { | |
8310 | TInsn t_insn; | |
8311 | fragS *loop_frag = next_non_empty_frag (fragP); | |
8312 | tinsn_from_chars (&t_insn, loop_frag->fr_opcode, 0); | |
c9049d30 | 8313 | current_opcode = t_insn.opcode; |
9c2799c2 | 8314 | gas_assert (xtensa_opcode_is_loop (xtensa_default_isa, |
64b607e6 | 8315 | current_opcode) == 1); |
c9049d30 | 8316 | } |
e0001a05 | 8317 | |
c9049d30 AM |
8318 | if (fragP->fr_type == rs_machine_dependent |
8319 | && fragP->fr_subtype == RELAX_ADD_NOP_IF_SHORT_LOOP) | |
8320 | { | |
8321 | if (count_insns_to_loop_end (fragP->fr_next, TRUE, 3) < 3 | |
8322 | && (branch_before_loop_end (fragP->fr_next) | |
8323 | || (workaround_all_short_loops | |
8324 | && current_opcode != XTENSA_UNDEFINED | |
8325 | && current_opcode != xtensa_loop_opcode))) | |
8326 | { | |
8327 | if (fragP->tc_frag_data.is_no_transform) | |
8328 | as_bad (_("loop containing less than three instructions may trigger hardware errata")); | |
8329 | else | |
8330 | relax_frag_add_nop (fragP); | |
8331 | } | |
8332 | frag_wane (fragP); | |
8333 | } | |
8334 | } | |
8335 | } | |
e0001a05 NC |
8336 | } |
8337 | ||
8338 | ||
d77b99c9 | 8339 | static int unrelaxed_frag_min_insn_count (fragS *); |
7fa3d080 | 8340 | |
d77b99c9 | 8341 | static int |
7fa3d080 BW |
8342 | count_insns_to_loop_end (fragS *base_fragP, |
8343 | bfd_boolean count_relax_add, | |
d77b99c9 | 8344 | int max_count) |
e0001a05 NC |
8345 | { |
8346 | fragS *fragP = NULL; | |
d77b99c9 | 8347 | int insn_count = 0; |
e0001a05 NC |
8348 | |
8349 | fragP = base_fragP; | |
8350 | ||
8351 | for (; fragP && !fragP->tc_frag_data.is_loop_target; fragP = fragP->fr_next) | |
8352 | { | |
8353 | insn_count += unrelaxed_frag_min_insn_count (fragP); | |
8354 | if (insn_count >= max_count) | |
8355 | return max_count; | |
8356 | ||
8357 | if (count_relax_add) | |
8358 | { | |
8359 | if (fragP->fr_type == rs_machine_dependent | |
8360 | && fragP->fr_subtype == RELAX_ADD_NOP_IF_SHORT_LOOP) | |
8361 | { | |
8362 | /* In order to add the appropriate number of | |
8363 | NOPs, we count an instruction for downstream | |
8364 | occurrences. */ | |
8365 | insn_count++; | |
8366 | if (insn_count >= max_count) | |
8367 | return max_count; | |
8368 | } | |
8369 | } | |
8370 | } | |
8371 | return insn_count; | |
8372 | } | |
8373 | ||
8374 | ||
d77b99c9 | 8375 | static int |
7fa3d080 | 8376 | unrelaxed_frag_min_insn_count (fragS *fragP) |
e0001a05 | 8377 | { |
43cd72b9 BW |
8378 | xtensa_isa isa = xtensa_default_isa; |
8379 | static xtensa_insnbuf insnbuf = NULL; | |
d77b99c9 | 8380 | int insn_count = 0; |
e0001a05 NC |
8381 | int offset = 0; |
8382 | ||
8383 | if (!fragP->tc_frag_data.is_insn) | |
8384 | return insn_count; | |
8385 | ||
43cd72b9 BW |
8386 | if (!insnbuf) |
8387 | insnbuf = xtensa_insnbuf_alloc (isa); | |
8388 | ||
e0001a05 NC |
8389 | /* Decode the fixed instructions. */ |
8390 | while (offset < fragP->fr_fix) | |
8391 | { | |
43cd72b9 BW |
8392 | xtensa_format fmt; |
8393 | ||
d77b99c9 BW |
8394 | xtensa_insnbuf_from_chars |
8395 | (isa, insnbuf, (unsigned char *) fragP->fr_literal + offset, 0); | |
43cd72b9 BW |
8396 | fmt = xtensa_format_decode (isa, insnbuf); |
8397 | ||
8398 | if (fmt == XTENSA_UNDEFINED) | |
e0001a05 NC |
8399 | { |
8400 | as_fatal (_("undecodable instruction in instruction frag")); | |
8401 | return insn_count; | |
8402 | } | |
43cd72b9 | 8403 | offset += xtensa_format_length (isa, fmt); |
e0001a05 NC |
8404 | insn_count++; |
8405 | } | |
8406 | ||
8407 | return insn_count; | |
8408 | } | |
8409 | ||
8410 | ||
7fa3d080 BW |
8411 | static bfd_boolean unrelaxed_frag_has_b_j (fragS *); |
8412 | ||
43cd72b9 | 8413 | static bfd_boolean |
7fa3d080 | 8414 | branch_before_loop_end (fragS *base_fragP) |
e0001a05 NC |
8415 | { |
8416 | fragS *fragP; | |
8417 | ||
8418 | for (fragP = base_fragP; | |
8419 | fragP && !fragP->tc_frag_data.is_loop_target; | |
8420 | fragP = fragP->fr_next) | |
8421 | { | |
8422 | if (unrelaxed_frag_has_b_j (fragP)) | |
8423 | return TRUE; | |
8424 | } | |
8425 | return FALSE; | |
8426 | } | |
8427 | ||
8428 | ||
43cd72b9 | 8429 | static bfd_boolean |
7fa3d080 | 8430 | unrelaxed_frag_has_b_j (fragS *fragP) |
e0001a05 | 8431 | { |
43cd72b9 BW |
8432 | static xtensa_insnbuf insnbuf = NULL; |
8433 | xtensa_isa isa = xtensa_default_isa; | |
e0001a05 NC |
8434 | int offset = 0; |
8435 | ||
8436 | if (!fragP->tc_frag_data.is_insn) | |
8437 | return FALSE; | |
8438 | ||
43cd72b9 BW |
8439 | if (!insnbuf) |
8440 | insnbuf = xtensa_insnbuf_alloc (isa); | |
8441 | ||
e0001a05 NC |
8442 | /* Decode the fixed instructions. */ |
8443 | while (offset < fragP->fr_fix) | |
8444 | { | |
43cd72b9 BW |
8445 | xtensa_format fmt; |
8446 | int slot; | |
8447 | ||
d77b99c9 BW |
8448 | xtensa_insnbuf_from_chars |
8449 | (isa, insnbuf, (unsigned char *) fragP->fr_literal + offset, 0); | |
43cd72b9 BW |
8450 | fmt = xtensa_format_decode (isa, insnbuf); |
8451 | if (fmt == XTENSA_UNDEFINED) | |
8452 | return FALSE; | |
8453 | ||
8454 | for (slot = 0; slot < xtensa_format_num_slots (isa, fmt); slot++) | |
e0001a05 | 8455 | { |
43cd72b9 BW |
8456 | xtensa_opcode opcode = |
8457 | get_opcode_from_buf (fragP->fr_literal + offset, slot); | |
8458 | if (xtensa_opcode_is_branch (isa, opcode) == 1 | |
8459 | || xtensa_opcode_is_jump (isa, opcode) == 1) | |
8460 | return TRUE; | |
e0001a05 | 8461 | } |
43cd72b9 | 8462 | offset += xtensa_format_length (isa, fmt); |
e0001a05 NC |
8463 | } |
8464 | return FALSE; | |
8465 | } | |
8466 | ||
8467 | ||
8468 | /* Checks to be made after initial assembly but before relaxation. */ | |
8469 | ||
7fa3d080 BW |
8470 | static bfd_boolean is_empty_loop (const TInsn *, fragS *); |
8471 | static bfd_boolean is_local_forward_loop (const TInsn *, fragS *); | |
8472 | ||
e0001a05 | 8473 | static void |
7fa3d080 | 8474 | xtensa_sanity_check (void) |
e0001a05 | 8475 | { |
3b4dbbbf | 8476 | const char *file_name; |
d77b99c9 | 8477 | unsigned line; |
e0001a05 | 8478 | frchainS *frchP; |
c9049d30 | 8479 | asection *s; |
e0001a05 | 8480 | |
3b4dbbbf | 8481 | file_name = as_where (&line); |
c9049d30 AM |
8482 | for (s = stdoutput->sections; s; s = s->next) |
8483 | for (frchP = seg_info (s)->frchainP; frchP; frchP = frchP->frch_next) | |
8484 | { | |
8485 | fragS *fragP; | |
e0001a05 | 8486 | |
c9049d30 AM |
8487 | /* Walk over all of the fragments in a subsection. */ |
8488 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
8489 | { | |
c9049d30 | 8490 | if (fragP->fr_type == rs_machine_dependent |
3739860c | 8491 | && fragP->fr_subtype == RELAX_SLOTS |
a7284bf1 | 8492 | && fragP->tc_frag_data.slot_subtypes[0] == RELAX_IMMED) |
c9049d30 AM |
8493 | { |
8494 | static xtensa_insnbuf insnbuf = NULL; | |
8495 | TInsn t_insn; | |
8496 | ||
8497 | if (fragP->fr_opcode != NULL) | |
8498 | { | |
8499 | if (!insnbuf) | |
8500 | insnbuf = xtensa_insnbuf_alloc (xtensa_default_isa); | |
8501 | tinsn_from_chars (&t_insn, fragP->fr_opcode, 0); | |
8502 | tinsn_immed_from_frag (&t_insn, fragP, 0); | |
8503 | ||
8504 | if (xtensa_opcode_is_loop (xtensa_default_isa, | |
8505 | t_insn.opcode) == 1) | |
8506 | { | |
8507 | if (is_empty_loop (&t_insn, fragP)) | |
8508 | { | |
8509 | new_logical_line (fragP->fr_file, fragP->fr_line); | |
8510 | as_bad (_("invalid empty loop")); | |
8511 | } | |
8512 | if (!is_local_forward_loop (&t_insn, fragP)) | |
8513 | { | |
8514 | new_logical_line (fragP->fr_file, fragP->fr_line); | |
8515 | as_bad (_("loop target does not follow " | |
8516 | "loop instruction in section")); | |
8517 | } | |
8518 | } | |
8519 | } | |
8520 | } | |
8521 | } | |
8522 | } | |
e0001a05 NC |
8523 | new_logical_line (file_name, line); |
8524 | } | |
8525 | ||
8526 | ||
8527 | #define LOOP_IMMED_OPN 1 | |
8528 | ||
43cd72b9 | 8529 | /* Return TRUE if the loop target is the next non-zero fragment. */ |
e0001a05 | 8530 | |
7fa3d080 BW |
8531 | static bfd_boolean |
8532 | is_empty_loop (const TInsn *insn, fragS *fragP) | |
e0001a05 | 8533 | { |
91d6fa6a | 8534 | const expressionS *exp; |
e0001a05 NC |
8535 | symbolS *symbolP; |
8536 | fragS *next_fragP; | |
8537 | ||
8538 | if (insn->insn_type != ITYPE_INSN) | |
8539 | return FALSE; | |
8540 | ||
43cd72b9 | 8541 | if (xtensa_opcode_is_loop (xtensa_default_isa, insn->opcode) != 1) |
e0001a05 NC |
8542 | return FALSE; |
8543 | ||
8544 | if (insn->ntok <= LOOP_IMMED_OPN) | |
8545 | return FALSE; | |
8546 | ||
91d6fa6a | 8547 | exp = &insn->tok[LOOP_IMMED_OPN]; |
e0001a05 | 8548 | |
91d6fa6a | 8549 | if (exp->X_op != O_symbol) |
e0001a05 NC |
8550 | return FALSE; |
8551 | ||
91d6fa6a | 8552 | symbolP = exp->X_add_symbol; |
e0001a05 NC |
8553 | if (!symbolP) |
8554 | return FALSE; | |
8555 | ||
8556 | if (symbol_get_frag (symbolP) == NULL) | |
8557 | return FALSE; | |
8558 | ||
8559 | if (S_GET_VALUE (symbolP) != 0) | |
8560 | return FALSE; | |
8561 | ||
8562 | /* Walk through the zero-size fragments from this one. If we find | |
8563 | the target fragment, then this is a zero-size loop. */ | |
43cd72b9 | 8564 | |
e0001a05 NC |
8565 | for (next_fragP = fragP->fr_next; |
8566 | next_fragP != NULL; | |
8567 | next_fragP = next_fragP->fr_next) | |
8568 | { | |
8569 | if (next_fragP == symbol_get_frag (symbolP)) | |
8570 | return TRUE; | |
8571 | if (next_fragP->fr_fix != 0) | |
8572 | return FALSE; | |
8573 | } | |
8574 | return FALSE; | |
8575 | } | |
8576 | ||
8577 | ||
7fa3d080 BW |
8578 | static bfd_boolean |
8579 | is_local_forward_loop (const TInsn *insn, fragS *fragP) | |
e0001a05 | 8580 | { |
91d6fa6a | 8581 | const expressionS *exp; |
e0001a05 NC |
8582 | symbolS *symbolP; |
8583 | fragS *next_fragP; | |
8584 | ||
8585 | if (insn->insn_type != ITYPE_INSN) | |
8586 | return FALSE; | |
8587 | ||
64b607e6 | 8588 | if (xtensa_opcode_is_loop (xtensa_default_isa, insn->opcode) != 1) |
e0001a05 NC |
8589 | return FALSE; |
8590 | ||
8591 | if (insn->ntok <= LOOP_IMMED_OPN) | |
8592 | return FALSE; | |
8593 | ||
91d6fa6a | 8594 | exp = &insn->tok[LOOP_IMMED_OPN]; |
e0001a05 | 8595 | |
91d6fa6a | 8596 | if (exp->X_op != O_symbol) |
e0001a05 NC |
8597 | return FALSE; |
8598 | ||
91d6fa6a | 8599 | symbolP = exp->X_add_symbol; |
e0001a05 NC |
8600 | if (!symbolP) |
8601 | return FALSE; | |
8602 | ||
8603 | if (symbol_get_frag (symbolP) == NULL) | |
8604 | return FALSE; | |
8605 | ||
8606 | /* Walk through fragments until we find the target. | |
8607 | If we do not find the target, then this is an invalid loop. */ | |
43cd72b9 | 8608 | |
e0001a05 NC |
8609 | for (next_fragP = fragP->fr_next; |
8610 | next_fragP != NULL; | |
8611 | next_fragP = next_fragP->fr_next) | |
43cd72b9 BW |
8612 | { |
8613 | if (next_fragP == symbol_get_frag (symbolP)) | |
8614 | return TRUE; | |
8615 | } | |
e0001a05 NC |
8616 | |
8617 | return FALSE; | |
8618 | } | |
8619 | ||
2caa7ca0 BW |
8620 | |
8621 | #define XTINFO_NAME "Xtensa_Info" | |
8622 | #define XTINFO_NAMESZ 12 | |
8623 | #define XTINFO_TYPE 1 | |
8624 | ||
8625 | static void | |
8626 | xtensa_add_config_info (void) | |
8627 | { | |
8628 | asection *info_sec; | |
8629 | char *data, *p; | |
8630 | int sz; | |
8631 | ||
8632 | info_sec = subseg_new (".xtensa.info", 0); | |
8633 | bfd_set_section_flags (stdoutput, info_sec, SEC_HAS_CONTENTS | SEC_READONLY); | |
8634 | ||
325801bd | 8635 | data = XNEWVEC (char, 100); |
2caa7ca0 BW |
8636 | sprintf (data, "USE_ABSOLUTE_LITERALS=%d\nABI=%d\n", |
8637 | XSHAL_USE_ABSOLUTE_LITERALS, XSHAL_ABI); | |
8638 | sz = strlen (data) + 1; | |
8639 | ||
8640 | /* Add enough null terminators to pad to a word boundary. */ | |
8641 | do | |
8642 | data[sz++] = 0; | |
8643 | while ((sz & 3) != 0); | |
8644 | ||
8645 | /* Follow the standard note section layout: | |
8646 | First write the length of the name string. */ | |
8647 | p = frag_more (4); | |
8648 | md_number_to_chars (p, (valueT) XTINFO_NAMESZ, 4); | |
8649 | ||
8650 | /* Next comes the length of the "descriptor", i.e., the actual data. */ | |
8651 | p = frag_more (4); | |
8652 | md_number_to_chars (p, (valueT) sz, 4); | |
8653 | ||
8654 | /* Write the note type. */ | |
8655 | p = frag_more (4); | |
8656 | md_number_to_chars (p, (valueT) XTINFO_TYPE, 4); | |
8657 | ||
8658 | /* Write the name field. */ | |
8659 | p = frag_more (XTINFO_NAMESZ); | |
8660 | memcpy (p, XTINFO_NAME, XTINFO_NAMESZ); | |
8661 | ||
8662 | /* Finally, write the descriptor. */ | |
8663 | p = frag_more (sz); | |
8664 | memcpy (p, data, sz); | |
8665 | ||
8666 | free (data); | |
8667 | } | |
8668 | ||
e0001a05 NC |
8669 | \f |
8670 | /* Alignment Functions. */ | |
8671 | ||
d77b99c9 BW |
8672 | static int |
8673 | get_text_align_power (unsigned target_size) | |
e0001a05 | 8674 | { |
03aaa593 BW |
8675 | if (target_size <= 4) |
8676 | return 2; | |
19ef5f3d SA |
8677 | |
8678 | if (target_size <= 8) | |
8679 | return 3; | |
8680 | ||
8681 | if (target_size <= 16) | |
8682 | return 4; | |
8683 | ||
8684 | if (target_size <= 32) | |
8685 | return 5; | |
8686 | ||
8687 | if (target_size <= 64) | |
8688 | return 6; | |
8689 | ||
8690 | if (target_size <= 128) | |
8691 | return 7; | |
8692 | ||
8693 | if (target_size <= 256) | |
8694 | return 8; | |
8695 | ||
8696 | if (target_size <= 512) | |
8697 | return 9; | |
8698 | ||
8699 | if (target_size <= 1024) | |
8700 | return 10; | |
8701 | ||
8702 | gas_assert (0); | |
8703 | return 0; | |
e0001a05 NC |
8704 | } |
8705 | ||
8706 | ||
d77b99c9 | 8707 | static int |
7fa3d080 BW |
8708 | get_text_align_max_fill_size (int align_pow, |
8709 | bfd_boolean use_nops, | |
8710 | bfd_boolean use_no_density) | |
e0001a05 NC |
8711 | { |
8712 | if (!use_nops) | |
8713 | return (1 << align_pow); | |
8714 | if (use_no_density) | |
8715 | return 3 * (1 << align_pow); | |
8716 | ||
8717 | return 1 + (1 << align_pow); | |
8718 | } | |
8719 | ||
8720 | ||
d77b99c9 BW |
8721 | /* Calculate the minimum bytes of fill needed at "address" to align a |
8722 | target instruction of size "target_size" so that it does not cross a | |
8723 | power-of-two boundary specified by "align_pow". If "use_nops" is FALSE, | |
8724 | the fill can be an arbitrary number of bytes. Otherwise, the space must | |
8725 | be filled by NOP instructions. */ | |
e0001a05 | 8726 | |
d77b99c9 | 8727 | static int |
7fa3d080 BW |
8728 | get_text_align_fill_size (addressT address, |
8729 | int align_pow, | |
8730 | int target_size, | |
8731 | bfd_boolean use_nops, | |
8732 | bfd_boolean use_no_density) | |
e0001a05 | 8733 | { |
d77b99c9 BW |
8734 | addressT alignment, fill, fill_limit, fill_step; |
8735 | bfd_boolean skip_one = FALSE; | |
e0001a05 | 8736 | |
d77b99c9 | 8737 | alignment = (1 << align_pow); |
9c2799c2 | 8738 | gas_assert (target_size > 0 && alignment >= (addressT) target_size); |
c138bc38 | 8739 | |
e0001a05 NC |
8740 | if (!use_nops) |
8741 | { | |
d77b99c9 BW |
8742 | fill_limit = alignment; |
8743 | fill_step = 1; | |
e0001a05 | 8744 | } |
d77b99c9 | 8745 | else if (!use_no_density) |
e0001a05 | 8746 | { |
d77b99c9 BW |
8747 | /* Combine 2- and 3-byte NOPs to fill anything larger than one. */ |
8748 | fill_limit = alignment * 2; | |
8749 | fill_step = 1; | |
8750 | skip_one = TRUE; | |
e0001a05 NC |
8751 | } |
8752 | else | |
8753 | { | |
d77b99c9 BW |
8754 | /* Fill with 3-byte NOPs -- can only fill multiples of 3. */ |
8755 | fill_limit = alignment * 3; | |
8756 | fill_step = 3; | |
8757 | } | |
e0001a05 | 8758 | |
d77b99c9 BW |
8759 | /* Try all fill sizes until finding one that works. */ |
8760 | for (fill = 0; fill < fill_limit; fill += fill_step) | |
8761 | { | |
8762 | if (skip_one && fill == 1) | |
8763 | continue; | |
8764 | if ((address + fill) >> align_pow | |
8765 | == (address + fill + target_size - 1) >> align_pow) | |
8766 | return fill; | |
e0001a05 | 8767 | } |
9c2799c2 | 8768 | gas_assert (0); |
e0001a05 NC |
8769 | return 0; |
8770 | } | |
8771 | ||
8772 | ||
664df4e4 BW |
8773 | static int |
8774 | branch_align_power (segT sec) | |
8775 | { | |
19ef5f3d SA |
8776 | /* If the Xtensa processor has a fetch width of X, and |
8777 | the section is aligned to at least that boundary, then a branch | |
8778 | target need only fit within that aligned block of memory to avoid | |
8779 | a stall. Otherwise, try to fit branch targets within 4-byte | |
8780 | aligned blocks (which may be insufficient, e.g., if the section | |
8781 | has no alignment, but it's good enough). */ | |
8782 | int fetch_align = get_text_align_power(xtensa_fetch_width); | |
8783 | int sec_align = get_recorded_alignment (sec); | |
8784 | ||
8785 | if (sec_align >= fetch_align) | |
8786 | return fetch_align; | |
664df4e4 BW |
8787 | |
8788 | return 2; | |
8789 | } | |
8790 | ||
8791 | ||
e0001a05 NC |
8792 | /* This will assert if it is not possible. */ |
8793 | ||
d77b99c9 BW |
8794 | static int |
8795 | get_text_align_nop_count (offsetT fill_size, bfd_boolean use_no_density) | |
e0001a05 | 8796 | { |
d77b99c9 BW |
8797 | int count = 0; |
8798 | ||
e0001a05 NC |
8799 | if (use_no_density) |
8800 | { | |
9c2799c2 | 8801 | gas_assert (fill_size % 3 == 0); |
e0001a05 NC |
8802 | return (fill_size / 3); |
8803 | } | |
8804 | ||
9c2799c2 | 8805 | gas_assert (fill_size != 1); /* Bad argument. */ |
e0001a05 NC |
8806 | |
8807 | while (fill_size > 1) | |
8808 | { | |
d77b99c9 | 8809 | int insn_size = 3; |
e0001a05 NC |
8810 | if (fill_size == 2 || fill_size == 4) |
8811 | insn_size = 2; | |
8812 | fill_size -= insn_size; | |
8813 | count++; | |
8814 | } | |
9c2799c2 | 8815 | gas_assert (fill_size != 1); /* Bad algorithm. */ |
e0001a05 NC |
8816 | return count; |
8817 | } | |
8818 | ||
8819 | ||
d77b99c9 BW |
8820 | static int |
8821 | get_text_align_nth_nop_size (offsetT fill_size, | |
8822 | int n, | |
7fa3d080 | 8823 | bfd_boolean use_no_density) |
e0001a05 | 8824 | { |
d77b99c9 | 8825 | int count = 0; |
e0001a05 NC |
8826 | |
8827 | if (use_no_density) | |
8828 | return 3; | |
8829 | ||
9c2799c2 | 8830 | gas_assert (fill_size != 1); /* Bad argument. */ |
d77b99c9 | 8831 | |
e0001a05 NC |
8832 | while (fill_size > 1) |
8833 | { | |
d77b99c9 | 8834 | int insn_size = 3; |
e0001a05 NC |
8835 | if (fill_size == 2 || fill_size == 4) |
8836 | insn_size = 2; | |
8837 | fill_size -= insn_size; | |
8838 | count++; | |
8839 | if (n + 1 == count) | |
8840 | return insn_size; | |
8841 | } | |
9c2799c2 | 8842 | gas_assert (0); |
e0001a05 NC |
8843 | return 0; |
8844 | } | |
8845 | ||
8846 | ||
8847 | /* For the given fragment, find the appropriate address | |
8848 | for it to begin at if we are using NOPs to align it. */ | |
8849 | ||
8850 | static addressT | |
7fa3d080 | 8851 | get_noop_aligned_address (fragS *fragP, addressT address) |
e0001a05 | 8852 | { |
43cd72b9 BW |
8853 | /* The rule is: get next fragment's FIRST instruction. Find |
8854 | the smallest number of bytes that need to be added to | |
8855 | ensure that the next fragment's FIRST instruction will fit | |
8856 | in a single word. | |
c138bc38 | 8857 | |
43cd72b9 BW |
8858 | E.G., 2 bytes : 0, 1, 2 mod 4 |
8859 | 3 bytes: 0, 1 mod 4 | |
c138bc38 | 8860 | |
43cd72b9 BW |
8861 | If the FIRST instruction MIGHT be relaxed, |
8862 | assume that it will become a 3-byte instruction. | |
c138bc38 | 8863 | |
43cd72b9 BW |
8864 | Note again here that LOOP instructions are not bundleable, |
8865 | and this relaxation only applies to LOOP opcodes. */ | |
c138bc38 | 8866 | |
d77b99c9 | 8867 | int fill_size = 0; |
43cd72b9 BW |
8868 | int first_insn_size; |
8869 | int loop_insn_size; | |
8870 | addressT pre_opcode_bytes; | |
d77b99c9 | 8871 | int align_power; |
43cd72b9 BW |
8872 | fragS *first_insn; |
8873 | xtensa_opcode opcode; | |
8874 | bfd_boolean is_loop; | |
e0001a05 | 8875 | |
9c2799c2 NC |
8876 | gas_assert (fragP->fr_type == rs_machine_dependent); |
8877 | gas_assert (fragP->fr_subtype == RELAX_ALIGN_NEXT_OPCODE); | |
e0001a05 | 8878 | |
43cd72b9 BW |
8879 | /* Find the loop frag. */ |
8880 | first_insn = next_non_empty_frag (fragP); | |
8881 | /* Now find the first insn frag. */ | |
8882 | first_insn = next_non_empty_frag (first_insn); | |
e0001a05 | 8883 | |
43cd72b9 | 8884 | is_loop = next_frag_opcode_is_loop (fragP, &opcode); |
9c2799c2 | 8885 | gas_assert (is_loop); |
43cd72b9 | 8886 | loop_insn_size = xg_get_single_size (opcode); |
e0001a05 | 8887 | |
43cd72b9 BW |
8888 | pre_opcode_bytes = next_frag_pre_opcode_bytes (fragP); |
8889 | pre_opcode_bytes += loop_insn_size; | |
e0001a05 | 8890 | |
43cd72b9 BW |
8891 | /* For loops, the alignment depends on the size of the |
8892 | instruction following the loop, not the LOOP instruction. */ | |
e0001a05 | 8893 | |
43cd72b9 | 8894 | if (first_insn == NULL) |
03aaa593 BW |
8895 | first_insn_size = xtensa_fetch_width; |
8896 | else | |
8897 | first_insn_size = get_loop_align_size (frag_format_size (first_insn)); | |
e0001a05 | 8898 | |
43cd72b9 | 8899 | /* If it was 8, then we'll need a larger alignment for the section. */ |
d77b99c9 BW |
8900 | align_power = get_text_align_power (first_insn_size); |
8901 | record_alignment (now_seg, align_power); | |
c138bc38 | 8902 | |
43cd72b9 | 8903 | fill_size = get_text_align_fill_size |
d77b99c9 BW |
8904 | (address + pre_opcode_bytes, align_power, first_insn_size, TRUE, |
8905 | fragP->tc_frag_data.is_no_density); | |
e0001a05 NC |
8906 | |
8907 | return address + fill_size; | |
8908 | } | |
8909 | ||
8910 | ||
43cd72b9 BW |
8911 | /* 3 mechanisms for relaxing an alignment: |
8912 | ||
8913 | Align to a power of 2. | |
8914 | Align so the next fragment's instruction does not cross a word boundary. | |
8915 | Align the current instruction so that if the next instruction | |
8916 | were 3 bytes, it would not cross a word boundary. | |
8917 | ||
e0001a05 NC |
8918 | We can align with: |
8919 | ||
43cd72b9 BW |
8920 | zeros - This is easy; always insert zeros. |
8921 | nops - 3-byte and 2-byte instructions | |
8922 | 2 - 2-byte nop | |
8923 | 3 - 3-byte nop | |
8924 | 4 - 2 2-byte nops | |
8925 | >=5 : 3-byte instruction + fn (n-3) | |
e0001a05 NC |
8926 | widening - widen previous instructions. */ |
8927 | ||
d77b99c9 BW |
8928 | static offsetT |
8929 | get_aligned_diff (fragS *fragP, addressT address, offsetT *max_diff) | |
e0001a05 | 8930 | { |
43cd72b9 BW |
8931 | addressT target_address, loop_insn_offset; |
8932 | int target_size; | |
8933 | xtensa_opcode loop_opcode; | |
8934 | bfd_boolean is_loop; | |
d77b99c9 BW |
8935 | int align_power; |
8936 | offsetT opt_diff; | |
5f9084e9 | 8937 | offsetT branch_align; |
def13efb | 8938 | fragS *loop_frag; |
e0001a05 | 8939 | |
9c2799c2 | 8940 | gas_assert (fragP->fr_type == rs_machine_dependent); |
43cd72b9 | 8941 | switch (fragP->fr_subtype) |
e0001a05 | 8942 | { |
43cd72b9 BW |
8943 | case RELAX_DESIRE_ALIGN: |
8944 | target_size = next_frag_format_size (fragP); | |
8945 | if (target_size == XTENSA_UNDEFINED) | |
8946 | target_size = 3; | |
664df4e4 BW |
8947 | align_power = branch_align_power (now_seg); |
8948 | branch_align = 1 << align_power; | |
0e5cd789 BW |
8949 | /* Don't count on the section alignment being as large as the target. */ |
8950 | if (target_size > branch_align) | |
8951 | target_size = branch_align; | |
d77b99c9 | 8952 | opt_diff = get_text_align_fill_size (address, align_power, |
43cd72b9 BW |
8953 | target_size, FALSE, FALSE); |
8954 | ||
664df4e4 BW |
8955 | *max_diff = (opt_diff + branch_align |
8956 | - (target_size + ((address + opt_diff) % branch_align))); | |
9c2799c2 | 8957 | gas_assert (*max_diff >= opt_diff); |
43cd72b9 | 8958 | return opt_diff; |
e0001a05 | 8959 | |
43cd72b9 | 8960 | case RELAX_ALIGN_NEXT_OPCODE: |
def13efb BW |
8961 | /* The next non-empty frag after this one holds the LOOP instruction |
8962 | that needs to be aligned. The required alignment depends on the | |
8963 | size of the next non-empty frag after the loop frag, i.e., the | |
8964 | first instruction in the loop. */ | |
8965 | loop_frag = next_non_empty_frag (fragP); | |
8966 | target_size = get_loop_align_size (next_frag_format_size (loop_frag)); | |
43cd72b9 BW |
8967 | loop_insn_offset = 0; |
8968 | is_loop = next_frag_opcode_is_loop (fragP, &loop_opcode); | |
9c2799c2 | 8969 | gas_assert (is_loop); |
43cd72b9 BW |
8970 | |
8971 | /* If the loop has been expanded then the LOOP instruction | |
8972 | could be at an offset from this fragment. */ | |
def13efb | 8973 | if (loop_frag->tc_frag_data.slot_subtypes[0] != RELAX_IMMED) |
43cd72b9 BW |
8974 | loop_insn_offset = get_expanded_loop_offset (loop_opcode); |
8975 | ||
43cd72b9 BW |
8976 | /* In an ideal world, which is what we are shooting for here, |
8977 | we wouldn't need to use any NOPs immediately prior to the | |
8978 | LOOP instruction. If this approach fails, relax_frag_loop_align | |
8979 | will call get_noop_aligned_address. */ | |
8980 | target_address = | |
8981 | address + loop_insn_offset + xg_get_single_size (loop_opcode); | |
def13efb | 8982 | align_power = get_text_align_power (target_size); |
d77b99c9 | 8983 | opt_diff = get_text_align_fill_size (target_address, align_power, |
43cd72b9 BW |
8984 | target_size, FALSE, FALSE); |
8985 | ||
8986 | *max_diff = xtensa_fetch_width | |
8987 | - ((target_address + opt_diff) % xtensa_fetch_width) | |
8988 | - target_size + opt_diff; | |
9c2799c2 | 8989 | gas_assert (*max_diff >= opt_diff); |
43cd72b9 | 8990 | return opt_diff; |
e0001a05 | 8991 | |
43cd72b9 BW |
8992 | default: |
8993 | break; | |
e0001a05 | 8994 | } |
9c2799c2 | 8995 | gas_assert (0); |
43cd72b9 | 8996 | return 0; |
e0001a05 NC |
8997 | } |
8998 | ||
8999 | \f | |
9000 | /* md_relax_frag Hook and Helper Functions. */ | |
9001 | ||
7fa3d080 BW |
9002 | static long relax_frag_loop_align (fragS *, long); |
9003 | static long relax_frag_for_align (fragS *, long); | |
9004 | static long relax_frag_immed | |
9005 | (segT, fragS *, long, int, xtensa_format, int, int *, bfd_boolean); | |
9006 | ||
b76f99d7 MF |
9007 | typedef struct cached_fixup cached_fixupS; |
9008 | struct cached_fixup | |
9009 | { | |
9010 | int addr; | |
9011 | int target; | |
9012 | int delta; | |
9013 | fixS *fixP; | |
9014 | }; | |
9015 | ||
9016 | typedef struct fixup_cache fixup_cacheS; | |
9017 | struct fixup_cache | |
9018 | { | |
9019 | cached_fixupS *fixups; | |
9020 | unsigned n_fixups; | |
9021 | unsigned n_max; | |
9022 | ||
9023 | segT seg; | |
9024 | fragS *first_frag; | |
9025 | }; | |
9026 | ||
9027 | static int fixup_order (const void *a, const void *b) | |
9028 | { | |
9029 | const cached_fixupS *pa = a; | |
9030 | const cached_fixupS *pb = b; | |
9031 | ||
9032 | if (pa->addr == pb->addr) | |
9033 | { | |
9034 | if (pa->target == pb->target) | |
9035 | { | |
9036 | if (pa->fixP->fx_r_type == pb->fixP->fx_r_type) | |
9037 | return 0; | |
9038 | return pa->fixP->fx_r_type < pb->fixP->fx_r_type ? -1 : 1; | |
9039 | } | |
9040 | return pa->target - pb->target; | |
9041 | } | |
9042 | return pa->addr - pb->addr; | |
9043 | } | |
9044 | ||
9045 | static bfd_boolean xtensa_make_cached_fixup (cached_fixupS *o, fixS *fixP) | |
9046 | { | |
9047 | xtensa_isa isa = xtensa_default_isa; | |
9048 | int addr = fixP->fx_frag->fr_address; | |
9049 | int target; | |
9050 | int delta; | |
9051 | symbolS *s = fixP->fx_addsy; | |
9052 | int slot; | |
9053 | xtensa_format fmt; | |
9054 | xtensa_opcode opcode; | |
9055 | ||
9056 | if (fixP->fx_r_type < BFD_RELOC_XTENSA_SLOT0_OP || | |
9057 | fixP->fx_r_type > BFD_RELOC_XTENSA_SLOT14_OP) | |
9058 | return FALSE; | |
9059 | target = S_GET_VALUE (s); | |
9060 | delta = target - addr; | |
9061 | ||
9062 | if (abs(delta) < J_RANGE / 2) | |
9063 | return FALSE; | |
9064 | ||
9065 | xtensa_insnbuf_from_chars (isa, trampoline_buf, | |
9066 | (unsigned char *) fixP->fx_frag->fr_literal + | |
9067 | fixP->fx_where, 0); | |
9068 | fmt = xtensa_format_decode (isa, trampoline_buf); | |
9069 | gas_assert (fmt != XTENSA_UNDEFINED); | |
9070 | slot = fixP->tc_fix_data.slot; | |
9071 | xtensa_format_get_slot (isa, fmt, slot, trampoline_buf, trampoline_slotbuf); | |
9072 | opcode = xtensa_opcode_decode (isa, fmt, slot, trampoline_slotbuf); | |
9073 | if (opcode != xtensa_j_opcode) | |
9074 | return FALSE; | |
9075 | ||
9076 | o->addr = addr; | |
9077 | o->target = target; | |
9078 | o->delta = delta; | |
9079 | o->fixP = fixP; | |
9080 | ||
9081 | return TRUE; | |
9082 | } | |
9083 | ||
9084 | static void xtensa_realloc_fixup_cache (fixup_cacheS *cache, unsigned add) | |
9085 | { | |
9086 | if (cache->n_fixups + add > cache->n_max) | |
9087 | { | |
9088 | cache->n_max = (cache->n_fixups + add) * 2; | |
325801bd | 9089 | cache->fixups = XRESIZEVEC (cached_fixupS, cache->fixups, cache->n_max); |
b76f99d7 MF |
9090 | } |
9091 | } | |
9092 | ||
9093 | static void xtensa_cache_relaxable_fixups (fixup_cacheS *cache, | |
9094 | segment_info_type *seginfo) | |
9095 | { | |
9096 | fixS *fixP; | |
9097 | ||
9098 | cache->n_fixups = 0; | |
9099 | ||
9100 | for (fixP = seginfo->fix_root; fixP ; fixP = fixP->fx_next) | |
9101 | { | |
9102 | xtensa_realloc_fixup_cache (cache, 1); | |
9103 | ||
9104 | if (xtensa_make_cached_fixup (cache->fixups + cache->n_fixups, fixP)) | |
9105 | ++cache->n_fixups; | |
9106 | } | |
9107 | qsort (cache->fixups, cache->n_fixups, sizeof (*cache->fixups), fixup_order); | |
9108 | } | |
9109 | ||
9110 | static unsigned xtensa_find_first_cached_fixup (const fixup_cacheS *cache, | |
9111 | int addr) | |
9112 | { | |
9113 | unsigned a = 0; | |
9114 | unsigned b = cache->n_fixups; | |
9115 | ||
9116 | while (b - a > 1) | |
9117 | { | |
9118 | unsigned c = (a + b) / 2; | |
9119 | ||
9120 | if (cache->fixups[c].addr < addr) | |
9121 | a = c; | |
9122 | else | |
9123 | b = c; | |
9124 | } | |
9125 | return a; | |
9126 | } | |
9127 | ||
9128 | static void xtensa_delete_cached_fixup (fixup_cacheS *cache, unsigned i) | |
9129 | { | |
9130 | memmove (cache->fixups + i, cache->fixups + i + 1, | |
9131 | (cache->n_fixups - i - 1) * sizeof (*cache->fixups)); | |
9132 | --cache->n_fixups; | |
9133 | } | |
9134 | ||
9135 | static bfd_boolean xtensa_add_cached_fixup (fixup_cacheS *cache, fixS *fixP) | |
9136 | { | |
9137 | cached_fixupS o; | |
9138 | unsigned i; | |
9139 | ||
9140 | if (!xtensa_make_cached_fixup (&o, fixP)) | |
9141 | return FALSE; | |
9142 | xtensa_realloc_fixup_cache (cache, 1); | |
9143 | i = xtensa_find_first_cached_fixup (cache, o.addr); | |
9144 | if (i < cache->n_fixups) | |
9145 | { | |
9146 | ++i; | |
9147 | memmove (cache->fixups + i + 1, cache->fixups + i, | |
9148 | (cache->n_fixups - i) * sizeof (*cache->fixups)); | |
9149 | } | |
9150 | cache->fixups[i] = o; | |
9151 | ++cache->n_fixups; | |
9152 | return TRUE; | |
9153 | } | |
7fa3d080 | 9154 | |
e0001a05 NC |
9155 | /* Return the number of bytes added to this fragment, given that the |
9156 | input has been stretched already by "stretch". */ | |
9157 | ||
9158 | long | |
7fa3d080 | 9159 | xtensa_relax_frag (fragS *fragP, long stretch, int *stretched_p) |
e0001a05 | 9160 | { |
43cd72b9 | 9161 | xtensa_isa isa = xtensa_default_isa; |
e0001a05 NC |
9162 | int unreported = fragP->tc_frag_data.unreported_expansion; |
9163 | long new_stretch = 0; | |
3b4dbbbf | 9164 | const char *file_name; |
d77b99c9 BW |
9165 | unsigned line; |
9166 | int lit_size; | |
43cd72b9 BW |
9167 | static xtensa_insnbuf vbuf = NULL; |
9168 | int slot, num_slots; | |
9169 | xtensa_format fmt; | |
e0001a05 | 9170 | |
3b4dbbbf | 9171 | file_name = as_where (&line); |
e0001a05 NC |
9172 | new_logical_line (fragP->fr_file, fragP->fr_line); |
9173 | ||
9174 | fragP->tc_frag_data.unreported_expansion = 0; | |
9175 | ||
9176 | switch (fragP->fr_subtype) | |
9177 | { | |
9178 | case RELAX_ALIGN_NEXT_OPCODE: | |
9179 | /* Always convert. */ | |
43cd72b9 BW |
9180 | if (fragP->tc_frag_data.relax_seen) |
9181 | new_stretch = relax_frag_loop_align (fragP, stretch); | |
e0001a05 NC |
9182 | break; |
9183 | ||
9184 | case RELAX_LOOP_END: | |
9185 | /* Do nothing. */ | |
9186 | break; | |
9187 | ||
9188 | case RELAX_LOOP_END_ADD_NOP: | |
9189 | /* Add a NOP and switch to .fill 0. */ | |
9190 | new_stretch = relax_frag_add_nop (fragP); | |
43cd72b9 | 9191 | frag_wane (fragP); |
e0001a05 NC |
9192 | break; |
9193 | ||
9194 | case RELAX_DESIRE_ALIGN: | |
43cd72b9 | 9195 | /* Do nothing. The narrowing before this frag will either align |
e0001a05 NC |
9196 | it or not. */ |
9197 | break; | |
9198 | ||
9199 | case RELAX_LITERAL: | |
9200 | case RELAX_LITERAL_FINAL: | |
9201 | return 0; | |
9202 | ||
9203 | case RELAX_LITERAL_NR: | |
9204 | lit_size = 4; | |
9205 | fragP->fr_subtype = RELAX_LITERAL_FINAL; | |
9c2799c2 | 9206 | gas_assert (unreported == lit_size); |
e0001a05 NC |
9207 | memset (&fragP->fr_literal[fragP->fr_fix], 0, 4); |
9208 | fragP->fr_var -= lit_size; | |
9209 | fragP->fr_fix += lit_size; | |
9210 | new_stretch = 4; | |
9211 | break; | |
9212 | ||
43cd72b9 BW |
9213 | case RELAX_SLOTS: |
9214 | if (vbuf == NULL) | |
9215 | vbuf = xtensa_insnbuf_alloc (isa); | |
9216 | ||
d77b99c9 BW |
9217 | xtensa_insnbuf_from_chars |
9218 | (isa, vbuf, (unsigned char *) fragP->fr_opcode, 0); | |
43cd72b9 BW |
9219 | fmt = xtensa_format_decode (isa, vbuf); |
9220 | num_slots = xtensa_format_num_slots (isa, fmt); | |
e0001a05 | 9221 | |
43cd72b9 BW |
9222 | for (slot = 0; slot < num_slots; slot++) |
9223 | { | |
9224 | switch (fragP->tc_frag_data.slot_subtypes[slot]) | |
9225 | { | |
9226 | case RELAX_NARROW: | |
9227 | if (fragP->tc_frag_data.relax_seen) | |
9228 | new_stretch += relax_frag_for_align (fragP, stretch); | |
9229 | break; | |
9230 | ||
9231 | case RELAX_IMMED: | |
9232 | case RELAX_IMMED_STEP1: | |
9233 | case RELAX_IMMED_STEP2: | |
b81bf389 | 9234 | case RELAX_IMMED_STEP3: |
43cd72b9 BW |
9235 | /* Place the immediate. */ |
9236 | new_stretch += relax_frag_immed | |
9237 | (now_seg, fragP, stretch, | |
9238 | fragP->tc_frag_data.slot_subtypes[slot] - RELAX_IMMED, | |
9239 | fmt, slot, stretched_p, FALSE); | |
9240 | break; | |
9241 | ||
9242 | default: | |
9243 | /* This is OK; see the note in xg_assemble_vliw_tokens. */ | |
9244 | break; | |
9245 | } | |
9246 | } | |
e0001a05 NC |
9247 | break; |
9248 | ||
9249 | case RELAX_LITERAL_POOL_BEGIN: | |
b46824bd MF |
9250 | if (fragP->fr_var != 0) |
9251 | { | |
9252 | /* We have a converted "candidate" literal pool; | |
9253 | assemble a jump around it. */ | |
9254 | TInsn insn; | |
9255 | if (!litpool_slotbuf) | |
9256 | { | |
9257 | litpool_buf = xtensa_insnbuf_alloc (isa); | |
9258 | litpool_slotbuf = xtensa_insnbuf_alloc (isa); | |
9259 | } | |
9260 | new_stretch += 3; | |
9261 | fragP->tc_frag_data.relax_seen = FALSE; /* Need another pass. */ | |
9262 | fragP->tc_frag_data.is_insn = TRUE; | |
9263 | tinsn_init (&insn); | |
9264 | insn.insn_type = ITYPE_INSN; | |
9265 | insn.opcode = xtensa_j_opcode; | |
9266 | insn.ntok = 1; | |
9267 | set_expr_symbol_offset (&insn.tok[0], fragP->fr_symbol, | |
9268 | fragP->fr_fix); | |
9269 | fmt = xg_get_single_format (xtensa_j_opcode); | |
9270 | tinsn_to_slotbuf (fmt, 0, &insn, litpool_slotbuf); | |
9271 | xtensa_format_set_slot (isa, fmt, 0, litpool_buf, litpool_slotbuf); | |
9272 | xtensa_insnbuf_to_chars (isa, litpool_buf, | |
9273 | (unsigned char *)fragP->fr_literal + | |
9274 | fragP->fr_fix, 3); | |
9275 | fragP->fr_fix += 3; | |
9276 | fragP->fr_var -= 3; | |
9277 | /* Add a fix-up. */ | |
9278 | fix_new (fragP, 0, 3, fragP->fr_symbol, 0, TRUE, | |
9279 | BFD_RELOC_XTENSA_SLOT0_OP); | |
9280 | } | |
9281 | break; | |
9282 | ||
e0001a05 | 9283 | case RELAX_LITERAL_POOL_END: |
b46824bd | 9284 | case RELAX_LITERAL_POOL_CANDIDATE_BEGIN: |
43cd72b9 BW |
9285 | case RELAX_MAYBE_UNREACHABLE: |
9286 | case RELAX_MAYBE_DESIRE_ALIGN: | |
e0001a05 NC |
9287 | /* No relaxation required. */ |
9288 | break; | |
9289 | ||
43cd72b9 BW |
9290 | case RELAX_FILL_NOP: |
9291 | case RELAX_UNREACHABLE: | |
9292 | if (fragP->tc_frag_data.relax_seen) | |
9293 | new_stretch += relax_frag_for_align (fragP, stretch); | |
9294 | break; | |
9295 | ||
a82c7d90 DW |
9296 | case RELAX_TRAMPOLINE: |
9297 | if (fragP->tc_frag_data.relax_seen) | |
9298 | { | |
b76f99d7 MF |
9299 | static fixup_cacheS fixup_cache; |
9300 | segment_info_type *seginfo = seg_info (now_seg); | |
9301 | int trampaddr = fragP->fr_address + fragP->fr_fix; | |
9302 | int searchaddr = trampaddr < J_RANGE ? 0 : trampaddr - J_RANGE; | |
9303 | unsigned i; | |
9304 | ||
9305 | if (now_seg != fixup_cache.seg || | |
9306 | fragP == fixup_cache.first_frag || | |
9307 | fixup_cache.first_frag == NULL) | |
9308 | { | |
9309 | xtensa_cache_relaxable_fixups (&fixup_cache, seginfo); | |
9310 | fixup_cache.seg = now_seg; | |
9311 | fixup_cache.first_frag = fragP; | |
9312 | } | |
a82c7d90 DW |
9313 | |
9314 | /* Scan for jumps that will not reach. */ | |
b76f99d7 MF |
9315 | for (i = xtensa_find_first_cached_fixup (&fixup_cache, searchaddr); |
9316 | i < fixup_cache.n_fixups; ++i) | |
9317 | ||
a82c7d90 | 9318 | { |
b76f99d7 MF |
9319 | fixS *fixP = fixup_cache.fixups[i].fixP; |
9320 | int target = fixup_cache.fixups[i].target; | |
9321 | int addr = fixup_cache.fixups[i].addr; | |
9322 | int delta = fixup_cache.fixups[i].delta + stretch; | |
9323 | ||
9324 | trampaddr = fragP->fr_address + fragP->fr_fix; | |
9325 | ||
dc58915f | 9326 | if (addr + J_RANGE < trampaddr) |
a82c7d90 | 9327 | continue; |
b76f99d7 MF |
9328 | if (addr > trampaddr + J_RANGE) |
9329 | break; | |
9330 | if (abs (delta) < J_RANGE) | |
9331 | continue; | |
9332 | ||
9333 | slot = fixP->tc_fix_data.slot; | |
9334 | ||
a82c7d90 DW |
9335 | if (delta > J_RANGE || delta < -1 * J_RANGE) |
9336 | { /* Found an out-of-range jump; scan the list of trampolines for the best match. */ | |
9337 | struct trampoline_seg *ts = find_trampoline_seg (now_seg); | |
9338 | struct trampoline_frag *tf = ts->trampoline_list.next; | |
9339 | struct trampoline_frag *prev = &ts->trampoline_list; | |
9340 | int lower = (target < addr) ? target : addr; | |
9341 | int upper = (target > addr) ? target : addr; | |
9342 | int midpoint = lower + (upper - lower) / 2; | |
9343 | ||
9344 | if ((upper - lower) > 2 * J_RANGE) | |
9345 | { | |
9346 | /* One trampoline won't suffice; we need multiple jumps. | |
9347 | Jump to the trampoline that's farthest, but still in | |
9348 | range relative to the original "j" instruction. */ | |
9349 | for ( ; tf; prev = tf, tf = tf->next ) | |
9350 | { | |
9351 | int this_addr = tf->fragP->fr_address + tf->fragP->fr_fix; | |
9352 | int next_addr = (tf->next) ? tf->next->fragP->fr_address + tf->next->fragP->fr_fix : 0 ; | |
9353 | ||
9354 | if (addr == lower) | |
9355 | { | |
9356 | /* Forward jump. */ | |
9357 | if (this_addr - addr < J_RANGE) | |
9358 | break; | |
9359 | } | |
9360 | else | |
9361 | { | |
9362 | /* Backward jump. */ | |
9363 | if (next_addr == 0 || addr - next_addr > J_RANGE) | |
9364 | break; | |
9365 | } | |
9366 | } | |
9367 | } | |
9368 | else | |
9369 | { | |
9370 | struct trampoline_frag *best_tf = NULL; | |
9371 | int best_delta = 0; | |
9372 | ||
9373 | for ( ; tf; prev = tf, tf = tf->next ) | |
9374 | { | |
9375 | int this_addr = tf->fragP->fr_address + tf->fragP->fr_fix; | |
9376 | int this_delta = abs (this_addr - midpoint); | |
9377 | ||
9378 | if (!best_tf || this_delta < best_delta) | |
9379 | { | |
9380 | best_tf = tf; | |
9381 | best_delta = this_delta; | |
9382 | } | |
9383 | } | |
9384 | tf = best_tf; | |
9385 | } | |
9386 | if (tf->fragP == fragP) | |
9387 | { | |
a82c7d90 DW |
9388 | if (abs (addr - trampaddr) < J_RANGE) |
9389 | { /* The trampoline is in range of original; fix it! */ | |
9390 | fixS *newfixP; | |
9391 | int offset; | |
9392 | TInsn insn; | |
9393 | symbolS *lsym; | |
b76f99d7 | 9394 | fragS *fP; /* The out-of-range jump. */ |
a82c7d90 DW |
9395 | |
9396 | new_stretch += init_trampoline_frag (tf); | |
9397 | offset = fragP->fr_fix; /* Where to assemble the j insn. */ | |
9398 | lsym = fragP->fr_symbol; | |
9399 | fP = fixP->fx_frag; | |
9400 | /* Assemble a jump to the target label here. */ | |
9401 | tinsn_init (&insn); | |
9402 | insn.insn_type = ITYPE_INSN; | |
9403 | insn.opcode = xtensa_j_opcode; | |
9404 | insn.ntok = 1; | |
9405 | set_expr_symbol_offset (&insn.tok[0], lsym, offset); | |
9406 | fmt = xg_get_single_format (xtensa_j_opcode); | |
9407 | tinsn_to_slotbuf (fmt, 0, &insn, trampoline_slotbuf); | |
9408 | xtensa_format_set_slot (isa, fmt, 0, trampoline_buf, trampoline_slotbuf); | |
9409 | xtensa_insnbuf_to_chars (isa, trampoline_buf, (unsigned char *)fragP->fr_literal + offset, 3); | |
9410 | fragP->fr_fix += 3; | |
9411 | fragP->fr_var -= 3; | |
9412 | /* Add a fix-up for the original j insn. */ | |
9413 | newfixP = fix_new (fP, fixP->fx_where, fixP->fx_size, lsym, fragP->fr_fix - 3, TRUE, fixP->fx_r_type); | |
9414 | newfixP->fx_no_overflow = 1; | |
9415 | newfixP->tc_fix_data.X_add_symbol = lsym; | |
9416 | newfixP->tc_fix_data.X_add_number = offset; | |
9417 | newfixP->tc_fix_data.slot = slot; | |
b76f99d7 MF |
9418 | |
9419 | xtensa_delete_cached_fixup (&fixup_cache, i); | |
9420 | xtensa_add_cached_fixup (&fixup_cache, newfixP); | |
9421 | ||
a82c7d90 DW |
9422 | /* Move the fix-up from the original j insn to this one. */ |
9423 | fixP->fx_frag = fragP; | |
9424 | fixP->fx_where = fragP->fr_fix - 3; | |
9425 | fixP->tc_fix_data.slot = 0; | |
b76f99d7 MF |
9426 | |
9427 | xtensa_add_cached_fixup (&fixup_cache, fixP); | |
9428 | ||
9429 | /* re-do current fixup */ | |
9430 | --i; | |
9431 | ||
a82c7d90 DW |
9432 | /* Adjust the jump around this trampoline (if present). */ |
9433 | if (tf->fixP != NULL) | |
9434 | { | |
9435 | tf->fixP->fx_offset += 3; | |
9436 | } | |
9437 | new_stretch += 3; | |
9438 | fragP->tc_frag_data.relax_seen = FALSE; /* Need another pass. */ | |
9439 | /* Do we have room for more? */ | |
9440 | if (fragP->fr_var < 3) | |
9441 | { /* No, convert to fill. */ | |
9442 | frag_wane (fragP); | |
9443 | fragP->fr_subtype = 0; | |
9444 | /* Remove from the trampoline_list. */ | |
9445 | prev->next = tf->next; | |
b76f99d7 MF |
9446 | if (fragP == fixup_cache.first_frag) |
9447 | fixup_cache.first_frag = NULL; | |
a82c7d90 DW |
9448 | break; |
9449 | } | |
9450 | } | |
9451 | } | |
9452 | } | |
9453 | } | |
9454 | } | |
9455 | break; | |
9456 | ||
e0001a05 NC |
9457 | default: |
9458 | as_bad (_("bad relaxation state")); | |
9459 | } | |
9460 | ||
43cd72b9 | 9461 | /* Tell gas we need another relaxation pass. */ |
c138bc38 | 9462 | if (! fragP->tc_frag_data.relax_seen) |
43cd72b9 BW |
9463 | { |
9464 | fragP->tc_frag_data.relax_seen = TRUE; | |
9465 | *stretched_p = 1; | |
9466 | } | |
9467 | ||
e0001a05 NC |
9468 | new_logical_line (file_name, line); |
9469 | return new_stretch; | |
9470 | } | |
9471 | ||
9472 | ||
9473 | static long | |
7fa3d080 | 9474 | relax_frag_loop_align (fragS *fragP, long stretch) |
e0001a05 NC |
9475 | { |
9476 | addressT old_address, old_next_address, old_size; | |
9477 | addressT new_address, new_next_address, new_size; | |
9478 | addressT growth; | |
9479 | ||
43cd72b9 BW |
9480 | /* All the frags with relax_frag_for_alignment prior to this one in the |
9481 | section have been done, hopefully eliminating the need for a NOP here. | |
9482 | But, this will put it in if necessary. */ | |
e0001a05 NC |
9483 | |
9484 | /* Calculate the old address of this fragment and the next fragment. */ | |
9485 | old_address = fragP->fr_address - stretch; | |
9486 | old_next_address = (fragP->fr_address - stretch + fragP->fr_fix + | |
43cd72b9 | 9487 | fragP->tc_frag_data.text_expansion[0]); |
e0001a05 NC |
9488 | old_size = old_next_address - old_address; |
9489 | ||
9490 | /* Calculate the new address of this fragment and the next fragment. */ | |
9491 | new_address = fragP->fr_address; | |
9492 | new_next_address = | |
9493 | get_noop_aligned_address (fragP, fragP->fr_address + fragP->fr_fix); | |
9494 | new_size = new_next_address - new_address; | |
9495 | ||
9496 | growth = new_size - old_size; | |
9497 | ||
9498 | /* Fix up the text_expansion field and return the new growth. */ | |
43cd72b9 | 9499 | fragP->tc_frag_data.text_expansion[0] += growth; |
e0001a05 NC |
9500 | return growth; |
9501 | } | |
9502 | ||
9503 | ||
43cd72b9 | 9504 | /* Add a NOP instruction. */ |
e0001a05 NC |
9505 | |
9506 | static long | |
7fa3d080 | 9507 | relax_frag_add_nop (fragS *fragP) |
e0001a05 | 9508 | { |
e0001a05 | 9509 | char *nop_buf = fragP->fr_literal + fragP->fr_fix; |
43cd72b9 BW |
9510 | int length = fragP->tc_frag_data.is_no_density ? 3 : 2; |
9511 | assemble_nop (length, nop_buf); | |
e0001a05 | 9512 | fragP->tc_frag_data.is_insn = TRUE; |
e0001a05 | 9513 | |
e0001a05 NC |
9514 | if (fragP->fr_var < length) |
9515 | { | |
dd49a749 | 9516 | as_fatal (_("fr_var (%ld) < length (%d)"), (long) fragP->fr_var, length); |
e0001a05 NC |
9517 | return 0; |
9518 | } | |
9519 | ||
9520 | fragP->fr_fix += length; | |
9521 | fragP->fr_var -= length; | |
e0001a05 NC |
9522 | return length; |
9523 | } | |
9524 | ||
9525 | ||
7fa3d080 BW |
9526 | static long future_alignment_required (fragS *, long); |
9527 | ||
e0001a05 | 9528 | static long |
7fa3d080 | 9529 | relax_frag_for_align (fragS *fragP, long stretch) |
e0001a05 | 9530 | { |
43cd72b9 BW |
9531 | /* Overview of the relaxation procedure for alignment: |
9532 | We can widen with NOPs or by widening instructions or by filling | |
9533 | bytes after jump instructions. Find the opportune places and widen | |
9534 | them if necessary. */ | |
9535 | ||
9536 | long stretch_me; | |
9537 | long diff; | |
e0001a05 | 9538 | |
9c2799c2 | 9539 | gas_assert (fragP->fr_subtype == RELAX_FILL_NOP |
43cd72b9 BW |
9540 | || fragP->fr_subtype == RELAX_UNREACHABLE |
9541 | || (fragP->fr_subtype == RELAX_SLOTS | |
9542 | && fragP->tc_frag_data.slot_subtypes[0] == RELAX_NARROW)); | |
9543 | ||
9544 | stretch_me = future_alignment_required (fragP, stretch); | |
9545 | diff = stretch_me - fragP->tc_frag_data.text_expansion[0]; | |
9546 | if (diff == 0) | |
9547 | return 0; | |
e0001a05 | 9548 | |
43cd72b9 | 9549 | if (diff < 0) |
e0001a05 | 9550 | { |
43cd72b9 BW |
9551 | /* We expanded on a previous pass. Can we shrink now? */ |
9552 | long shrink = fragP->tc_frag_data.text_expansion[0] - stretch_me; | |
9553 | if (shrink <= stretch && stretch > 0) | |
e0001a05 | 9554 | { |
43cd72b9 BW |
9555 | fragP->tc_frag_data.text_expansion[0] = stretch_me; |
9556 | return -shrink; | |
e0001a05 NC |
9557 | } |
9558 | return 0; | |
9559 | } | |
9560 | ||
43cd72b9 BW |
9561 | /* Below here, diff > 0. */ |
9562 | fragP->tc_frag_data.text_expansion[0] = stretch_me; | |
e0001a05 | 9563 | |
43cd72b9 | 9564 | return diff; |
e0001a05 NC |
9565 | } |
9566 | ||
9567 | ||
43cd72b9 BW |
9568 | /* Return the address of the next frag that should be aligned. |
9569 | ||
9570 | By "address" we mean the address it _would_ be at if there | |
9571 | is no action taken to align it between here and the target frag. | |
9572 | In other words, if no narrows and no fill nops are used between | |
9573 | here and the frag to align, _even_if_ some of the frags we use | |
9574 | to align targets have already expanded on a previous relaxation | |
9575 | pass. | |
9576 | ||
9577 | Also, count each frag that may be used to help align the target. | |
9578 | ||
9579 | Return 0 if there are no frags left in the chain that need to be | |
9580 | aligned. */ | |
9581 | ||
9582 | static addressT | |
7fa3d080 BW |
9583 | find_address_of_next_align_frag (fragS **fragPP, |
9584 | int *wide_nops, | |
9585 | int *narrow_nops, | |
9586 | int *widens, | |
9587 | bfd_boolean *paddable) | |
e0001a05 | 9588 | { |
43cd72b9 BW |
9589 | fragS *fragP = *fragPP; |
9590 | addressT address = fragP->fr_address; | |
9591 | ||
9592 | /* Do not reset the counts to 0. */ | |
e0001a05 NC |
9593 | |
9594 | while (fragP) | |
9595 | { | |
9596 | /* Limit this to a small search. */ | |
b5e4a23d | 9597 | if (*widens >= (int) xtensa_fetch_width) |
43cd72b9 BW |
9598 | { |
9599 | *fragPP = fragP; | |
9600 | return 0; | |
9601 | } | |
e0001a05 NC |
9602 | address += fragP->fr_fix; |
9603 | ||
43cd72b9 BW |
9604 | if (fragP->fr_type == rs_fill) |
9605 | address += fragP->fr_offset * fragP->fr_var; | |
9606 | else if (fragP->fr_type == rs_machine_dependent) | |
e0001a05 | 9607 | { |
e0001a05 NC |
9608 | switch (fragP->fr_subtype) |
9609 | { | |
43cd72b9 BW |
9610 | case RELAX_UNREACHABLE: |
9611 | *paddable = TRUE; | |
9612 | break; | |
9613 | ||
9614 | case RELAX_FILL_NOP: | |
9615 | (*wide_nops)++; | |
9616 | if (!fragP->tc_frag_data.is_no_density) | |
9617 | (*narrow_nops)++; | |
9618 | break; | |
9619 | ||
9620 | case RELAX_SLOTS: | |
9621 | if (fragP->tc_frag_data.slot_subtypes[0] == RELAX_NARROW) | |
9622 | { | |
9623 | (*widens)++; | |
9624 | break; | |
9625 | } | |
5bb3703f | 9626 | address += total_frag_text_expansion (fragP); |
e0001a05 NC |
9627 | break; |
9628 | ||
9629 | case RELAX_IMMED: | |
43cd72b9 | 9630 | address += fragP->tc_frag_data.text_expansion[0]; |
e0001a05 NC |
9631 | break; |
9632 | ||
9633 | case RELAX_ALIGN_NEXT_OPCODE: | |
9634 | case RELAX_DESIRE_ALIGN: | |
43cd72b9 BW |
9635 | *fragPP = fragP; |
9636 | return address; | |
9637 | ||
9638 | case RELAX_MAYBE_UNREACHABLE: | |
9639 | case RELAX_MAYBE_DESIRE_ALIGN: | |
9640 | /* Do nothing. */ | |
e0001a05 NC |
9641 | break; |
9642 | ||
9643 | default: | |
43cd72b9 BW |
9644 | /* Just punt if we don't know the type. */ |
9645 | *fragPP = fragP; | |
9646 | return 0; | |
e0001a05 | 9647 | } |
43cd72b9 | 9648 | } |
c138bc38 | 9649 | else |
43cd72b9 BW |
9650 | { |
9651 | /* Just punt if we don't know the type. */ | |
9652 | *fragPP = fragP; | |
9653 | return 0; | |
9654 | } | |
9655 | fragP = fragP->fr_next; | |
9656 | } | |
9657 | ||
9658 | *fragPP = fragP; | |
9659 | return 0; | |
9660 | } | |
9661 | ||
9662 | ||
7fa3d080 BW |
9663 | static long bytes_to_stretch (fragS *, int, int, int, int); |
9664 | ||
43cd72b9 | 9665 | static long |
7fa3d080 | 9666 | future_alignment_required (fragS *fragP, long stretch ATTRIBUTE_UNUSED) |
43cd72b9 BW |
9667 | { |
9668 | fragS *this_frag = fragP; | |
9669 | long address; | |
9670 | int num_widens = 0; | |
9671 | int wide_nops = 0; | |
9672 | int narrow_nops = 0; | |
9673 | bfd_boolean paddable = FALSE; | |
9674 | offsetT local_opt_diff; | |
9675 | offsetT opt_diff; | |
9676 | offsetT max_diff; | |
9677 | int stretch_amount = 0; | |
9678 | int local_stretch_amount; | |
9679 | int global_stretch_amount; | |
9680 | ||
7fa3d080 BW |
9681 | address = find_address_of_next_align_frag |
9682 | (&fragP, &wide_nops, &narrow_nops, &num_widens, &paddable); | |
43cd72b9 | 9683 | |
b5e4a23d BW |
9684 | if (!address) |
9685 | { | |
9686 | if (this_frag->tc_frag_data.is_aligning_branch) | |
9687 | this_frag->tc_frag_data.slot_subtypes[0] = RELAX_IMMED; | |
9688 | else | |
9689 | frag_wane (this_frag); | |
9690 | } | |
9691 | else | |
43cd72b9 BW |
9692 | { |
9693 | local_opt_diff = get_aligned_diff (fragP, address, &max_diff); | |
9694 | opt_diff = local_opt_diff; | |
9c2799c2 NC |
9695 | gas_assert (opt_diff >= 0); |
9696 | gas_assert (max_diff >= opt_diff); | |
c138bc38 | 9697 | if (max_diff == 0) |
43cd72b9 | 9698 | return 0; |
d2a033cd | 9699 | |
43cd72b9 BW |
9700 | if (fragP) |
9701 | fragP = fragP->fr_next; | |
9702 | ||
9703 | while (fragP && opt_diff < max_diff && address) | |
9704 | { | |
9705 | /* We only use these to determine if we can exit early | |
c138bc38 | 9706 | because there will be plenty of ways to align future |
43cd72b9 | 9707 | align frags. */ |
d77b99c9 | 9708 | int glob_widens = 0; |
43cd72b9 BW |
9709 | int dnn = 0; |
9710 | int dw = 0; | |
9711 | bfd_boolean glob_pad = 0; | |
7fa3d080 BW |
9712 | address = find_address_of_next_align_frag |
9713 | (&fragP, &glob_widens, &dnn, &dw, &glob_pad); | |
43cd72b9 | 9714 | /* If there is a padable portion, then skip. */ |
664df4e4 | 9715 | if (glob_pad || glob_widens >= (1 << branch_align_power (now_seg))) |
b5e4a23d | 9716 | address = 0; |
43cd72b9 | 9717 | |
c138bc38 | 9718 | if (address) |
43cd72b9 BW |
9719 | { |
9720 | offsetT next_m_diff; | |
9721 | offsetT next_o_diff; | |
9722 | ||
9723 | /* Downrange frags haven't had stretch added to them yet. */ | |
9724 | address += stretch; | |
9725 | ||
9726 | /* The address also includes any text expansion from this | |
9727 | frag in a previous pass, but we don't want that. */ | |
9728 | address -= this_frag->tc_frag_data.text_expansion[0]; | |
9729 | ||
9730 | /* Assume we are going to move at least opt_diff. In | |
9731 | reality, we might not be able to, but assuming that | |
9732 | we will helps catch cases where moving opt_diff pushes | |
9733 | the next target from aligned to unaligned. */ | |
9734 | address += opt_diff; | |
9735 | ||
9736 | next_o_diff = get_aligned_diff (fragP, address, &next_m_diff); | |
9737 | ||
9738 | /* Now cleanup for the adjustments to address. */ | |
9739 | next_o_diff += opt_diff; | |
9740 | next_m_diff += opt_diff; | |
9741 | if (next_o_diff <= max_diff && next_o_diff > opt_diff) | |
9742 | opt_diff = next_o_diff; | |
9743 | if (next_m_diff < max_diff) | |
9744 | max_diff = next_m_diff; | |
9745 | fragP = fragP->fr_next; | |
9746 | } | |
9747 | } | |
d2a033cd | 9748 | |
43cd72b9 BW |
9749 | /* If there are enough wideners in between, do it. */ |
9750 | if (paddable) | |
9751 | { | |
9752 | if (this_frag->fr_subtype == RELAX_UNREACHABLE) | |
9753 | { | |
1beeb686 | 9754 | gas_assert (opt_diff <= (signed) xtensa_fetch_width); |
43cd72b9 BW |
9755 | return opt_diff; |
9756 | } | |
9757 | return 0; | |
9758 | } | |
c138bc38 | 9759 | local_stretch_amount |
43cd72b9 BW |
9760 | = bytes_to_stretch (this_frag, wide_nops, narrow_nops, |
9761 | num_widens, local_opt_diff); | |
c138bc38 BW |
9762 | global_stretch_amount |
9763 | = bytes_to_stretch (this_frag, wide_nops, narrow_nops, | |
43cd72b9 | 9764 | num_widens, opt_diff); |
c138bc38 BW |
9765 | /* If the condition below is true, then the frag couldn't |
9766 | stretch the correct amount for the global case, so we just | |
9767 | optimize locally. We'll rely on the subsequent frags to get | |
43cd72b9 BW |
9768 | the correct alignment in the global case. */ |
9769 | if (global_stretch_amount < local_stretch_amount) | |
9770 | stretch_amount = local_stretch_amount; | |
9771 | else | |
9772 | stretch_amount = global_stretch_amount; | |
d2a033cd | 9773 | |
43cd72b9 BW |
9774 | if (this_frag->fr_subtype == RELAX_SLOTS |
9775 | && this_frag->tc_frag_data.slot_subtypes[0] == RELAX_NARROW) | |
9c2799c2 | 9776 | gas_assert (stretch_amount <= 1); |
43cd72b9 BW |
9777 | else if (this_frag->fr_subtype == RELAX_FILL_NOP) |
9778 | { | |
9779 | if (this_frag->tc_frag_data.is_no_density) | |
9c2799c2 | 9780 | gas_assert (stretch_amount == 3 || stretch_amount == 0); |
43cd72b9 | 9781 | else |
9c2799c2 | 9782 | gas_assert (stretch_amount <= 3); |
43cd72b9 BW |
9783 | } |
9784 | } | |
9785 | return stretch_amount; | |
9786 | } | |
9787 | ||
9788 | ||
9789 | /* The idea: widen everything you can to get a target or loop aligned, | |
9790 | then start using NOPs. | |
9791 | ||
43cd72b9 BW |
9792 | wide_nops = the number of wide NOPs available for aligning |
9793 | narrow_nops = the number of narrow NOPs available for aligning | |
9794 | (a subset of wide_nops) | |
9795 | widens = the number of narrow instructions that should be widened | |
9796 | ||
43cd72b9 BW |
9797 | */ |
9798 | ||
9799 | static long | |
7fa3d080 BW |
9800 | bytes_to_stretch (fragS *this_frag, |
9801 | int wide_nops, | |
9802 | int narrow_nops, | |
9803 | int num_widens, | |
9804 | int desired_diff) | |
43cd72b9 | 9805 | { |
19ef5f3d SA |
9806 | int nops_needed; |
9807 | int nop_bytes; | |
9808 | int extra_bytes; | |
43cd72b9 BW |
9809 | int bytes_short = desired_diff - num_widens; |
9810 | ||
3739860c | 9811 | gas_assert (desired_diff >= 0 |
1beeb686 | 9812 | && desired_diff < (signed) xtensa_fetch_width); |
43cd72b9 BW |
9813 | if (desired_diff == 0) |
9814 | return 0; | |
c138bc38 | 9815 | |
9c2799c2 | 9816 | gas_assert (wide_nops > 0 || num_widens > 0); |
e0001a05 | 9817 | |
43cd72b9 BW |
9818 | /* Always prefer widening to NOP-filling. */ |
9819 | if (bytes_short < 0) | |
9820 | { | |
9821 | /* There are enough RELAX_NARROW frags after this one | |
9822 | to align the target without widening this frag in any way. */ | |
9823 | return 0; | |
9824 | } | |
c138bc38 | 9825 | |
43cd72b9 BW |
9826 | if (bytes_short == 0) |
9827 | { | |
9828 | /* Widen every narrow between here and the align target | |
9829 | and the align target will be properly aligned. */ | |
9830 | if (this_frag->fr_subtype == RELAX_FILL_NOP) | |
9831 | return 0; | |
9832 | else | |
9833 | return 1; | |
9834 | } | |
c138bc38 | 9835 | |
43cd72b9 BW |
9836 | /* From here we will need at least one NOP to get an alignment. |
9837 | However, we may not be able to align at all, in which case, | |
9838 | don't widen. */ | |
19ef5f3d SA |
9839 | nops_needed = desired_diff / 3; |
9840 | ||
9841 | /* If there aren't enough nops, don't widen. */ | |
9842 | if (nops_needed > wide_nops) | |
9843 | return 0; | |
9844 | ||
9845 | /* First try it with all wide nops. */ | |
9846 | nop_bytes = nops_needed * 3; | |
9847 | extra_bytes = desired_diff - nop_bytes; | |
9848 | ||
9849 | if (nop_bytes + num_widens >= desired_diff) | |
43cd72b9 | 9850 | { |
19ef5f3d SA |
9851 | if (this_frag->fr_subtype == RELAX_FILL_NOP) |
9852 | return 3; | |
9853 | else if (num_widens == extra_bytes) | |
9854 | return 1; | |
9855 | return 0; | |
e0001a05 | 9856 | } |
19ef5f3d SA |
9857 | |
9858 | /* Add a narrow nop. */ | |
9859 | nops_needed++; | |
9860 | nop_bytes += 2; | |
9861 | extra_bytes -= 2; | |
9862 | if (narrow_nops == 0 || nops_needed > wide_nops) | |
9863 | return 0; | |
9864 | ||
9865 | if (nop_bytes + num_widens >= desired_diff && extra_bytes >= 0) | |
43cd72b9 | 9866 | { |
19ef5f3d SA |
9867 | if (this_frag->fr_subtype == RELAX_FILL_NOP) |
9868 | return !this_frag->tc_frag_data.is_no_density ? 2 : 3; | |
9869 | else if (num_widens == extra_bytes) | |
9870 | return 1; | |
9871 | return 0; | |
9872 | } | |
e0001a05 | 9873 | |
19ef5f3d SA |
9874 | /* Replace a wide nop with a narrow nop--we can get here if |
9875 | extra_bytes was negative in the previous conditional. */ | |
9876 | if (narrow_nops == 1) | |
9877 | return 0; | |
9878 | nop_bytes--; | |
9879 | extra_bytes++; | |
9880 | if (nop_bytes + num_widens >= desired_diff) | |
9881 | { | |
9882 | if (this_frag->fr_subtype == RELAX_FILL_NOP) | |
9883 | return !this_frag->tc_frag_data.is_no_density ? 2 : 3; | |
9884 | else if (num_widens == extra_bytes) | |
9885 | return 1; | |
9886 | return 0; | |
43cd72b9 | 9887 | } |
19ef5f3d SA |
9888 | |
9889 | /* If we can't satisfy any of the above cases, then we can't align | |
9890 | using padding or fill nops. */ | |
43cd72b9 | 9891 | return 0; |
e0001a05 NC |
9892 | } |
9893 | ||
9894 | ||
a82c7d90 DW |
9895 | static struct trampoline_frag * |
9896 | search_trampolines (TInsn *tinsn, fragS *fragP, bfd_boolean unreachable_only) | |
9897 | { | |
9898 | struct trampoline_seg *ts = find_trampoline_seg (now_seg); | |
9899 | struct trampoline_frag *tf = (ts) ? ts->trampoline_list.next : NULL; | |
9900 | struct trampoline_frag *best_tf = NULL; | |
9901 | int best_delta = 0; | |
9902 | int best_addr = 0; | |
9903 | symbolS *sym = tinsn->tok[0].X_add_symbol; | |
9904 | offsetT target = S_GET_VALUE (sym) + tinsn->tok[0].X_add_number; | |
9905 | offsetT addr = fragP->fr_address; | |
9906 | offsetT lower = (addr < target) ? addr : target; | |
9907 | offsetT upper = (addr > target) ? addr : target; | |
9908 | int delta = upper - lower; | |
9909 | offsetT midpoint = lower + delta / 2; | |
9910 | int this_delta = -1; | |
9911 | int this_addr = -1; | |
9912 | ||
9913 | if (delta > 2 * J_RANGE) | |
9914 | { | |
9915 | /* One trampoline won't do; we need multiple. | |
9916 | Choose the farthest trampoline that's still in range of the original | |
9917 | and let a later pass finish the job. */ | |
9918 | for ( ; tf; tf = tf->next) | |
9919 | { | |
9920 | int next_addr = (tf->next) ? tf->next->fragP->fr_address + tf->next->fragP->fr_fix : 0; | |
9921 | ||
9922 | this_addr = tf->fragP->fr_address + tf->fragP->fr_fix; | |
9923 | if (lower == addr) | |
9924 | { | |
9925 | /* Forward jump. */ | |
9926 | if (this_addr - addr < J_RANGE) | |
9927 | break; | |
9928 | } | |
9929 | else | |
9930 | { | |
9931 | /* Backward jump. */ | |
9932 | if (next_addr == 0 || addr - next_addr > J_RANGE) | |
9933 | break; | |
9934 | } | |
a82c7d90 | 9935 | } |
d92b6eec MF |
9936 | if (abs (addr - this_addr) < J_RANGE) |
9937 | return tf; | |
9938 | ||
9939 | return NULL; | |
a82c7d90 DW |
9940 | } |
9941 | for ( ; tf; tf = tf->next) | |
9942 | { | |
9943 | this_addr = tf->fragP->fr_address + tf->fragP->fr_fix; | |
9944 | this_delta = abs (this_addr - midpoint); | |
9945 | if (unreachable_only && tf->needs_jump_around) | |
9946 | continue; | |
9947 | if (!best_tf || this_delta < best_delta) | |
9948 | { | |
9949 | best_tf = tf; | |
9950 | best_delta = this_delta; | |
9951 | best_addr = this_addr; | |
9952 | } | |
9953 | } | |
9954 | ||
9955 | if (best_tf && | |
9956 | best_delta < J_RANGE && | |
9957 | abs(best_addr - lower) < J_RANGE && | |
9958 | abs(best_addr - upper) < J_RANGE) | |
9959 | return best_tf; | |
9960 | ||
9961 | return NULL; /* No suitable trampoline found. */ | |
9962 | } | |
9963 | ||
9964 | ||
9965 | static struct trampoline_frag * | |
9966 | get_best_trampoline (TInsn *tinsn, fragS *fragP) | |
9967 | { | |
9968 | struct trampoline_frag *tf = NULL; | |
9969 | ||
9970 | tf = search_trampolines (tinsn, fragP, TRUE); /* Try unreachable first. */ | |
9971 | ||
9972 | if (tf == NULL) | |
9973 | tf = search_trampolines (tinsn, fragP, FALSE); /* Try ones needing a jump-around, too. */ | |
9974 | ||
9975 | return tf; | |
9976 | } | |
9977 | ||
9978 | ||
9979 | static void | |
9980 | check_and_update_trampolines (void) | |
9981 | { | |
9982 | struct trampoline_seg *ts = find_trampoline_seg (now_seg); | |
9983 | struct trampoline_frag *tf = ts->trampoline_list.next; | |
9984 | struct trampoline_frag *prev = &ts->trampoline_list; | |
9985 | ||
9986 | for ( ; tf; prev = tf, tf = tf->next) | |
9987 | { | |
9988 | if (tf->fragP->fr_var < 3) | |
9989 | { | |
9990 | frag_wane (tf->fragP); | |
9991 | prev->next = tf->next; | |
9992 | tf->fragP = NULL; | |
9993 | } | |
9994 | } | |
9995 | } | |
9996 | ||
9997 | ||
9998 | static int | |
9999 | init_trampoline_frag (struct trampoline_frag *trampP) | |
10000 | { | |
10001 | fragS *fp = trampP->fragP; | |
10002 | int growth = 0; | |
10003 | ||
10004 | if (fp->fr_fix == 0) | |
10005 | { | |
10006 | symbolS *lsym; | |
10007 | char label[10 + 2 * sizeof(fp)]; | |
10008 | sprintf (label, ".L0_TR_%p", fp); | |
10009 | ||
10010 | lsym = (symbolS *)local_symbol_make (label, now_seg, 0, fp); | |
10011 | fp->fr_symbol = lsym; | |
10012 | if (trampP->needs_jump_around) | |
10013 | { | |
10014 | /* Add a jump around this block of jumps, in case | |
10015 | control flows into this block. */ | |
10016 | fixS *fixP; | |
10017 | TInsn insn; | |
10018 | xtensa_format fmt; | |
10019 | xtensa_isa isa = xtensa_default_isa; | |
10020 | ||
10021 | fp->tc_frag_data.is_insn = 1; | |
10022 | /* Assemble a jump insn. */ | |
10023 | tinsn_init (&insn); | |
10024 | insn.insn_type = ITYPE_INSN; | |
10025 | insn.opcode = xtensa_j_opcode; | |
10026 | insn.ntok = 1; | |
10027 | set_expr_symbol_offset (&insn.tok[0], lsym, 3); | |
10028 | fmt = xg_get_single_format (xtensa_j_opcode); | |
10029 | tinsn_to_slotbuf (fmt, 0, &insn, trampoline_slotbuf); | |
10030 | xtensa_format_set_slot (isa, fmt, 0, trampoline_buf, trampoline_slotbuf); | |
10031 | xtensa_insnbuf_to_chars (isa, trampoline_buf, (unsigned char *)fp->fr_literal, 3); | |
10032 | fp->fr_fix += 3; | |
10033 | fp->fr_var -= 3; | |
10034 | growth = 3; | |
10035 | fixP = fix_new (fp, 0, 3, lsym, 3, TRUE, BFD_RELOC_XTENSA_SLOT0_OP); | |
10036 | trampP->fixP = fixP; | |
10037 | } | |
10038 | } | |
10039 | return growth; | |
10040 | } | |
10041 | ||
10042 | ||
10043 | static int | |
10044 | add_jump_to_trampoline (struct trampoline_frag *trampP, fragS *origfrag) | |
10045 | { | |
10046 | fragS *tramp = trampP->fragP; | |
10047 | fixS *fixP; | |
10048 | int offset = tramp->fr_fix; /* Where to assemble the j insn. */ | |
10049 | TInsn insn; | |
10050 | symbolS *lsym; | |
10051 | symbolS *tsym; | |
10052 | int toffset; | |
10053 | xtensa_format fmt; | |
10054 | xtensa_isa isa = xtensa_default_isa; | |
10055 | int growth = 0; | |
10056 | ||
10057 | lsym = tramp->fr_symbol; | |
10058 | /* Assemble a jump to the target label in the trampoline frag. */ | |
10059 | tsym = origfrag->tc_frag_data.slot_symbols[0]; | |
10060 | toffset = origfrag-> tc_frag_data.slot_offsets[0]; | |
10061 | tinsn_init (&insn); | |
10062 | insn.insn_type = ITYPE_INSN; | |
10063 | insn.opcode = xtensa_j_opcode; | |
10064 | insn.ntok = 1; | |
10065 | set_expr_symbol_offset (&insn.tok[0], tsym, toffset); | |
10066 | fmt = xg_get_single_format (xtensa_j_opcode); | |
10067 | tinsn_to_slotbuf (fmt, 0, &insn, trampoline_slotbuf); | |
10068 | xtensa_format_set_slot (isa, fmt, 0, trampoline_buf, trampoline_slotbuf); | |
10069 | xtensa_insnbuf_to_chars (isa, trampoline_buf, (unsigned char *)tramp->fr_literal + offset, 3); | |
10070 | tramp->fr_fix += 3; | |
10071 | tramp->fr_var -= 3; | |
10072 | growth = 3; | |
10073 | /* add a fix-up for the trampoline jump. */ | |
10074 | fixP = fix_new (tramp, tramp->fr_fix - 3, 3, tsym, toffset, TRUE, BFD_RELOC_XTENSA_SLOT0_OP); | |
10075 | /* Modify the jump at the start of this trampoline to point past the newly-added jump. */ | |
10076 | fixP = trampP->fixP; | |
10077 | if (fixP) | |
10078 | fixP->fx_offset += 3; | |
10079 | /* Modify the original j to point here. */ | |
10080 | origfrag->tc_frag_data.slot_symbols[0] = lsym; | |
10081 | origfrag->tc_frag_data.slot_offsets[0] = tramp->fr_fix - 3; | |
10082 | /* If trampoline is full, remove it from the list. */ | |
10083 | check_and_update_trampolines (); | |
10084 | ||
10085 | return growth; | |
10086 | } | |
10087 | ||
10088 | ||
e0001a05 | 10089 | static long |
7fa3d080 BW |
10090 | relax_frag_immed (segT segP, |
10091 | fragS *fragP, | |
10092 | long stretch, | |
10093 | int min_steps, | |
10094 | xtensa_format fmt, | |
10095 | int slot, | |
10096 | int *stretched_p, | |
10097 | bfd_boolean estimate_only) | |
e0001a05 | 10098 | { |
43cd72b9 | 10099 | TInsn tinsn; |
e0001a05 NC |
10100 | int old_size; |
10101 | bfd_boolean negatable_branch = FALSE; | |
10102 | bfd_boolean branch_jmp_to_next = FALSE; | |
def13efb | 10103 | bfd_boolean from_wide_insn = FALSE; |
43cd72b9 | 10104 | xtensa_isa isa = xtensa_default_isa; |
e0001a05 NC |
10105 | IStack istack; |
10106 | offsetT frag_offset; | |
10107 | int num_steps; | |
e0001a05 | 10108 | int num_text_bytes, num_literal_bytes; |
2276bc20 | 10109 | int literal_diff, total_text_diff, this_text_diff; |
e0001a05 | 10110 | |
9c2799c2 | 10111 | gas_assert (fragP->fr_opcode != NULL); |
e0001a05 | 10112 | |
b5e4a23d BW |
10113 | xg_clear_vinsn (&cur_vinsn); |
10114 | vinsn_from_chars (&cur_vinsn, fragP->fr_opcode); | |
b2d179be | 10115 | if (cur_vinsn.num_slots > 1) |
def13efb | 10116 | from_wide_insn = TRUE; |
43cd72b9 | 10117 | |
b5e4a23d | 10118 | tinsn = cur_vinsn.slots[slot]; |
43cd72b9 | 10119 | tinsn_immed_from_frag (&tinsn, fragP, slot); |
e0001a05 | 10120 | |
64b607e6 | 10121 | if (estimate_only && xtensa_opcode_is_loop (isa, tinsn.opcode) == 1) |
43cd72b9 | 10122 | return 0; |
e0001a05 | 10123 | |
b08b5071 | 10124 | if (workaround_b_j_loop_end && ! fragP->tc_frag_data.is_no_transform) |
43cd72b9 | 10125 | branch_jmp_to_next = is_branch_jmp_to_next (&tinsn, fragP); |
e0001a05 | 10126 | |
43cd72b9 | 10127 | negatable_branch = (xtensa_opcode_is_branch (isa, tinsn.opcode) == 1); |
e0001a05 | 10128 | |
43cd72b9 | 10129 | old_size = xtensa_format_length (isa, fmt); |
e0001a05 NC |
10130 | |
10131 | /* Special case: replace a branch to the next instruction with a NOP. | |
10132 | This is required to work around a hardware bug in T1040.0 and also | |
10133 | serves as an optimization. */ | |
10134 | ||
10135 | if (branch_jmp_to_next | |
10136 | && ((old_size == 2) || (old_size == 3)) | |
10137 | && !next_frag_is_loop_target (fragP)) | |
10138 | return 0; | |
10139 | ||
10140 | /* Here is the fun stuff: Get the immediate field from this | |
10141 | instruction. If it fits, we are done. If not, find the next | |
10142 | instruction sequence that fits. */ | |
10143 | ||
10144 | frag_offset = fragP->fr_opcode - fragP->fr_literal; | |
10145 | istack_init (&istack); | |
43cd72b9 | 10146 | num_steps = xg_assembly_relax (&istack, &tinsn, segP, fragP, frag_offset, |
e0001a05 | 10147 | min_steps, stretch); |
9c2799c2 | 10148 | gas_assert (num_steps >= min_steps && num_steps <= RELAX_IMMED_MAXSTEPS); |
e0001a05 | 10149 | |
43cd72b9 | 10150 | fragP->tc_frag_data.slot_subtypes[slot] = (int) RELAX_IMMED + num_steps; |
e0001a05 NC |
10151 | |
10152 | /* Figure out the number of bytes needed. */ | |
e0001a05 | 10153 | num_literal_bytes = get_num_stack_literal_bytes (&istack); |
2276bc20 BW |
10154 | literal_diff |
10155 | = num_literal_bytes - fragP->tc_frag_data.literal_expansion[slot]; | |
43cd72b9 | 10156 | num_text_bytes = get_num_stack_text_bytes (&istack); |
def13efb BW |
10157 | |
10158 | if (from_wide_insn) | |
43cd72b9 | 10159 | { |
2276bc20 BW |
10160 | int first = 0; |
10161 | while (istack.insn[first].opcode == XTENSA_UNDEFINED) | |
10162 | first++; | |
10163 | ||
43cd72b9 BW |
10164 | num_text_bytes += old_size; |
10165 | if (opcode_fits_format_slot (istack.insn[first].opcode, fmt, slot)) | |
10166 | num_text_bytes -= xg_get_single_size (istack.insn[first].opcode); | |
2276bc20 BW |
10167 | else |
10168 | { | |
10169 | /* The first instruction in the relaxed sequence will go after | |
10170 | the current wide instruction, and thus its symbolic immediates | |
10171 | might not fit. */ | |
3739860c | 10172 | |
2276bc20 | 10173 | istack_init (&istack); |
3739860c | 10174 | num_steps = xg_assembly_relax (&istack, &tinsn, segP, fragP, |
2276bc20 BW |
10175 | frag_offset + old_size, |
10176 | min_steps, stretch + old_size); | |
9c2799c2 | 10177 | gas_assert (num_steps >= min_steps && num_steps <= RELAX_IMMED_MAXSTEPS); |
2276bc20 | 10178 | |
3739860c | 10179 | fragP->tc_frag_data.slot_subtypes[slot] |
2276bc20 BW |
10180 | = (int) RELAX_IMMED + num_steps; |
10181 | ||
10182 | num_literal_bytes = get_num_stack_literal_bytes (&istack); | |
3739860c | 10183 | literal_diff |
2276bc20 | 10184 | = num_literal_bytes - fragP->tc_frag_data.literal_expansion[slot]; |
3739860c | 10185 | |
2276bc20 BW |
10186 | num_text_bytes = get_num_stack_text_bytes (&istack) + old_size; |
10187 | } | |
43cd72b9 | 10188 | } |
def13efb | 10189 | |
43cd72b9 BW |
10190 | total_text_diff = num_text_bytes - old_size; |
10191 | this_text_diff = total_text_diff - fragP->tc_frag_data.text_expansion[slot]; | |
e0001a05 NC |
10192 | |
10193 | /* It MUST get larger. If not, we could get an infinite loop. */ | |
9c2799c2 NC |
10194 | gas_assert (num_text_bytes >= 0); |
10195 | gas_assert (literal_diff >= 0); | |
10196 | gas_assert (total_text_diff >= 0); | |
e0001a05 | 10197 | |
43cd72b9 BW |
10198 | fragP->tc_frag_data.text_expansion[slot] = total_text_diff; |
10199 | fragP->tc_frag_data.literal_expansion[slot] = num_literal_bytes; | |
9c2799c2 NC |
10200 | gas_assert (fragP->tc_frag_data.text_expansion[slot] >= 0); |
10201 | gas_assert (fragP->tc_frag_data.literal_expansion[slot] >= 0); | |
e0001a05 NC |
10202 | |
10203 | /* Find the associated expandable literal for this. */ | |
10204 | if (literal_diff != 0) | |
10205 | { | |
2276bc20 | 10206 | fragS *lit_fragP = fragP->tc_frag_data.literal_frags[slot]; |
e0001a05 NC |
10207 | if (lit_fragP) |
10208 | { | |
9c2799c2 | 10209 | gas_assert (literal_diff == 4); |
e0001a05 NC |
10210 | lit_fragP->tc_frag_data.unreported_expansion += literal_diff; |
10211 | ||
10212 | /* We expect that the literal section state has NOT been | |
10213 | modified yet. */ | |
9c2799c2 | 10214 | gas_assert (lit_fragP->fr_type == rs_machine_dependent |
e0001a05 NC |
10215 | && lit_fragP->fr_subtype == RELAX_LITERAL); |
10216 | lit_fragP->fr_subtype = RELAX_LITERAL_NR; | |
10217 | ||
10218 | /* We need to mark this section for another iteration | |
10219 | of relaxation. */ | |
10220 | (*stretched_p)++; | |
10221 | } | |
10222 | } | |
10223 | ||
43cd72b9 | 10224 | if (negatable_branch && istack.ninsn > 1) |
1d19a770 | 10225 | update_next_frag_state (fragP); |
e0001a05 | 10226 | |
a82c7d90 DW |
10227 | /* If last insn is a jump, and it cannot reach its target, try to find a trampoline. */ |
10228 | if (istack.ninsn > 2 && | |
10229 | istack.insn[istack.ninsn - 1].insn_type == ITYPE_LABEL && | |
10230 | istack.insn[istack.ninsn - 2].insn_type == ITYPE_INSN && | |
10231 | istack.insn[istack.ninsn - 2].opcode == xtensa_j_opcode) | |
10232 | { | |
10233 | TInsn *jinsn = &istack.insn[istack.ninsn - 2]; | |
10234 | ||
10235 | if (!xg_symbolic_immeds_fit (jinsn, segP, fragP, fragP->fr_offset, total_text_diff)) | |
10236 | { | |
10237 | struct trampoline_frag *tf = get_best_trampoline (jinsn, fragP); | |
10238 | ||
10239 | if (tf) | |
10240 | { | |
10241 | this_text_diff += init_trampoline_frag (tf); | |
10242 | this_text_diff += add_jump_to_trampoline (tf, fragP); | |
10243 | } | |
10244 | else | |
10245 | { | |
10246 | /* If target symbol is undefined, assume it will reach once linked. */ | |
10247 | expressionS *exp = &istack.insn[istack.ninsn - 2].tok[0]; | |
10248 | ||
10249 | if (exp->X_op == O_symbol && S_IS_DEFINED (exp->X_add_symbol)) | |
10250 | { | |
10251 | as_bad_where (fragP->fr_file, fragP->fr_line, | |
10252 | _("jump target out of range; no usable trampoline found")); | |
10253 | } | |
10254 | } | |
10255 | } | |
10256 | } | |
10257 | ||
43cd72b9 | 10258 | return this_text_diff; |
e0001a05 NC |
10259 | } |
10260 | ||
10261 | \f | |
10262 | /* md_convert_frag Hook and Helper Functions. */ | |
10263 | ||
7fa3d080 BW |
10264 | static void convert_frag_align_next_opcode (fragS *); |
10265 | static void convert_frag_narrow (segT, fragS *, xtensa_format, int); | |
10266 | static void convert_frag_fill_nop (fragS *); | |
10267 | static void convert_frag_immed (segT, fragS *, int, xtensa_format, int); | |
10268 | ||
e0001a05 | 10269 | void |
7fa3d080 | 10270 | md_convert_frag (bfd *abfd ATTRIBUTE_UNUSED, segT sec, fragS *fragp) |
e0001a05 | 10271 | { |
43cd72b9 BW |
10272 | static xtensa_insnbuf vbuf = NULL; |
10273 | xtensa_isa isa = xtensa_default_isa; | |
10274 | int slot; | |
10275 | int num_slots; | |
10276 | xtensa_format fmt; | |
3b4dbbbf | 10277 | const char *file_name; |
d77b99c9 | 10278 | unsigned line; |
e0001a05 | 10279 | |
3b4dbbbf | 10280 | file_name = as_where (&line); |
e0001a05 NC |
10281 | new_logical_line (fragp->fr_file, fragp->fr_line); |
10282 | ||
10283 | switch (fragp->fr_subtype) | |
10284 | { | |
10285 | case RELAX_ALIGN_NEXT_OPCODE: | |
10286 | /* Always convert. */ | |
10287 | convert_frag_align_next_opcode (fragp); | |
10288 | break; | |
10289 | ||
10290 | case RELAX_DESIRE_ALIGN: | |
10291 | /* Do nothing. If not aligned already, too bad. */ | |
10292 | break; | |
10293 | ||
43cd72b9 BW |
10294 | case RELAX_LITERAL: |
10295 | case RELAX_LITERAL_FINAL: | |
10296 | break; | |
10297 | ||
10298 | case RELAX_SLOTS: | |
10299 | if (vbuf == NULL) | |
10300 | vbuf = xtensa_insnbuf_alloc (isa); | |
10301 | ||
d77b99c9 BW |
10302 | xtensa_insnbuf_from_chars |
10303 | (isa, vbuf, (unsigned char *) fragp->fr_opcode, 0); | |
43cd72b9 BW |
10304 | fmt = xtensa_format_decode (isa, vbuf); |
10305 | num_slots = xtensa_format_num_slots (isa, fmt); | |
10306 | ||
10307 | for (slot = 0; slot < num_slots; slot++) | |
10308 | { | |
10309 | switch (fragp->tc_frag_data.slot_subtypes[slot]) | |
10310 | { | |
10311 | case RELAX_NARROW: | |
10312 | convert_frag_narrow (sec, fragp, fmt, slot); | |
10313 | break; | |
10314 | ||
10315 | case RELAX_IMMED: | |
10316 | case RELAX_IMMED_STEP1: | |
10317 | case RELAX_IMMED_STEP2: | |
b81bf389 | 10318 | case RELAX_IMMED_STEP3: |
43cd72b9 BW |
10319 | /* Place the immediate. */ |
10320 | convert_frag_immed | |
10321 | (sec, fragp, | |
10322 | fragp->tc_frag_data.slot_subtypes[slot] - RELAX_IMMED, | |
10323 | fmt, slot); | |
10324 | break; | |
10325 | ||
10326 | default: | |
10327 | /* This is OK because some slots could have | |
10328 | relaxations and others have none. */ | |
10329 | break; | |
10330 | } | |
10331 | } | |
10332 | break; | |
10333 | ||
10334 | case RELAX_UNREACHABLE: | |
10335 | memset (&fragp->fr_literal[fragp->fr_fix], 0, fragp->fr_var); | |
10336 | fragp->fr_fix += fragp->tc_frag_data.text_expansion[0]; | |
10337 | fragp->fr_var -= fragp->tc_frag_data.text_expansion[0]; | |
10338 | frag_wane (fragp); | |
e0001a05 NC |
10339 | break; |
10340 | ||
43cd72b9 BW |
10341 | case RELAX_MAYBE_UNREACHABLE: |
10342 | case RELAX_MAYBE_DESIRE_ALIGN: | |
10343 | frag_wane (fragp); | |
e0001a05 NC |
10344 | break; |
10345 | ||
43cd72b9 BW |
10346 | case RELAX_FILL_NOP: |
10347 | convert_frag_fill_nop (fragp); | |
e0001a05 NC |
10348 | break; |
10349 | ||
10350 | case RELAX_LITERAL_NR: | |
10351 | if (use_literal_section) | |
10352 | { | |
10353 | /* This should have been handled during relaxation. When | |
10354 | relaxing a code segment, literals sometimes need to be | |
10355 | added to the corresponding literal segment. If that | |
10356 | literal segment has already been relaxed, then we end up | |
10357 | in this situation. Marking the literal segments as data | |
10358 | would make this happen less often (since GAS always relaxes | |
10359 | code before data), but we could still get into trouble if | |
10360 | there are instructions in a segment that is not marked as | |
10361 | containing code. Until we can implement a better solution, | |
10362 | cheat and adjust the addresses of all the following frags. | |
10363 | This could break subsequent alignments, but the linker's | |
10364 | literal coalescing will do that anyway. */ | |
10365 | ||
10366 | fragS *f; | |
10367 | fragp->fr_subtype = RELAX_LITERAL_FINAL; | |
9c2799c2 | 10368 | gas_assert (fragp->tc_frag_data.unreported_expansion == 4); |
e0001a05 NC |
10369 | memset (&fragp->fr_literal[fragp->fr_fix], 0, 4); |
10370 | fragp->fr_var -= 4; | |
10371 | fragp->fr_fix += 4; | |
10372 | for (f = fragp->fr_next; f; f = f->fr_next) | |
10373 | f->fr_address += 4; | |
10374 | } | |
10375 | else | |
10376 | as_bad (_("invalid relaxation fragment result")); | |
10377 | break; | |
a82c7d90 DW |
10378 | |
10379 | case RELAX_TRAMPOLINE: | |
10380 | break; | |
e0001a05 NC |
10381 | } |
10382 | ||
10383 | fragp->fr_var = 0; | |
10384 | new_logical_line (file_name, line); | |
10385 | } | |
10386 | ||
10387 | ||
7fa3d080 BW |
10388 | static void |
10389 | convert_frag_align_next_opcode (fragS *fragp) | |
e0001a05 NC |
10390 | { |
10391 | char *nop_buf; /* Location for Writing. */ | |
e0001a05 NC |
10392 | bfd_boolean use_no_density = fragp->tc_frag_data.is_no_density; |
10393 | addressT aligned_address; | |
d77b99c9 BW |
10394 | offsetT fill_size; |
10395 | int nop, nop_count; | |
e0001a05 NC |
10396 | |
10397 | aligned_address = get_noop_aligned_address (fragp, fragp->fr_address + | |
10398 | fragp->fr_fix); | |
10399 | fill_size = aligned_address - (fragp->fr_address + fragp->fr_fix); | |
10400 | nop_count = get_text_align_nop_count (fill_size, use_no_density); | |
10401 | nop_buf = fragp->fr_literal + fragp->fr_fix; | |
10402 | ||
d77b99c9 | 10403 | for (nop = 0; nop < nop_count; nop++) |
e0001a05 | 10404 | { |
d77b99c9 BW |
10405 | int nop_size; |
10406 | nop_size = get_text_align_nth_nop_size (fill_size, nop, use_no_density); | |
e0001a05 NC |
10407 | |
10408 | assemble_nop (nop_size, nop_buf); | |
10409 | nop_buf += nop_size; | |
10410 | } | |
10411 | ||
10412 | fragp->fr_fix += fill_size; | |
10413 | fragp->fr_var -= fill_size; | |
10414 | } | |
10415 | ||
10416 | ||
10417 | static void | |
7fa3d080 | 10418 | convert_frag_narrow (segT segP, fragS *fragP, xtensa_format fmt, int slot) |
e0001a05 | 10419 | { |
43cd72b9 | 10420 | TInsn tinsn, single_target; |
84b08ed9 | 10421 | int size, old_size, diff; |
e0001a05 NC |
10422 | offsetT frag_offset; |
10423 | ||
9c2799c2 | 10424 | gas_assert (slot == 0); |
43cd72b9 BW |
10425 | tinsn_from_chars (&tinsn, fragP->fr_opcode, 0); |
10426 | ||
b5e4a23d | 10427 | if (fragP->tc_frag_data.is_aligning_branch == 1) |
43cd72b9 | 10428 | { |
9c2799c2 | 10429 | gas_assert (fragP->tc_frag_data.text_expansion[0] == 1 |
43cd72b9 BW |
10430 | || fragP->tc_frag_data.text_expansion[0] == 0); |
10431 | convert_frag_immed (segP, fragP, fragP->tc_frag_data.text_expansion[0], | |
10432 | fmt, slot); | |
10433 | return; | |
10434 | } | |
10435 | ||
10436 | if (fragP->tc_frag_data.text_expansion[0] == 0) | |
e0001a05 NC |
10437 | { |
10438 | /* No conversion. */ | |
10439 | fragP->fr_var = 0; | |
10440 | return; | |
10441 | } | |
10442 | ||
9c2799c2 | 10443 | gas_assert (fragP->fr_opcode != NULL); |
e0001a05 | 10444 | |
43cd72b9 BW |
10445 | /* Frags in this relaxation state should only contain |
10446 | single instruction bundles. */ | |
10447 | tinsn_immed_from_frag (&tinsn, fragP, 0); | |
e0001a05 NC |
10448 | |
10449 | /* Just convert it to a wide form.... */ | |
10450 | size = 0; | |
43cd72b9 | 10451 | old_size = xg_get_single_size (tinsn.opcode); |
e0001a05 NC |
10452 | |
10453 | tinsn_init (&single_target); | |
10454 | frag_offset = fragP->fr_opcode - fragP->fr_literal; | |
10455 | ||
84b08ed9 | 10456 | if (! xg_is_single_relaxable_insn (&tinsn, &single_target, FALSE)) |
43cd72b9 BW |
10457 | { |
10458 | as_bad (_("unable to widen instruction")); | |
10459 | return; | |
10460 | } | |
10461 | ||
10462 | size = xg_get_single_size (single_target.opcode); | |
b2d179be BW |
10463 | xg_emit_insn_to_buf (&single_target, fragP->fr_opcode, fragP, |
10464 | frag_offset, TRUE); | |
e0001a05 NC |
10465 | |
10466 | diff = size - old_size; | |
9c2799c2 NC |
10467 | gas_assert (diff >= 0); |
10468 | gas_assert (diff <= fragP->fr_var); | |
e0001a05 NC |
10469 | fragP->fr_var -= diff; |
10470 | fragP->fr_fix += diff; | |
10471 | ||
10472 | /* clean it up */ | |
10473 | fragP->fr_var = 0; | |
10474 | } | |
10475 | ||
10476 | ||
10477 | static void | |
7fa3d080 | 10478 | convert_frag_fill_nop (fragS *fragP) |
43cd72b9 BW |
10479 | { |
10480 | char *loc = &fragP->fr_literal[fragP->fr_fix]; | |
10481 | int size = fragP->tc_frag_data.text_expansion[0]; | |
9c2799c2 | 10482 | gas_assert ((unsigned) size == (fragP->fr_next->fr_address |
43cd72b9 BW |
10483 | - fragP->fr_address - fragP->fr_fix)); |
10484 | if (size == 0) | |
10485 | { | |
10486 | /* No conversion. */ | |
10487 | fragP->fr_var = 0; | |
10488 | return; | |
10489 | } | |
10490 | assemble_nop (size, loc); | |
10491 | fragP->tc_frag_data.is_insn = TRUE; | |
10492 | fragP->fr_var -= size; | |
10493 | fragP->fr_fix += size; | |
10494 | frag_wane (fragP); | |
10495 | } | |
10496 | ||
10497 | ||
7fa3d080 BW |
10498 | static fixS *fix_new_exp_in_seg |
10499 | (segT, subsegT, fragS *, int, int, expressionS *, int, | |
10500 | bfd_reloc_code_real_type); | |
10501 | static void convert_frag_immed_finish_loop (segT, fragS *, TInsn *); | |
10502 | ||
43cd72b9 | 10503 | static void |
7fa3d080 BW |
10504 | convert_frag_immed (segT segP, |
10505 | fragS *fragP, | |
10506 | int min_steps, | |
10507 | xtensa_format fmt, | |
10508 | int slot) | |
e0001a05 NC |
10509 | { |
10510 | char *immed_instr = fragP->fr_opcode; | |
43cd72b9 | 10511 | TInsn orig_tinsn; |
e0001a05 | 10512 | bfd_boolean expanded = FALSE; |
e0001a05 | 10513 | bfd_boolean branch_jmp_to_next = FALSE; |
43cd72b9 | 10514 | char *fr_opcode = fragP->fr_opcode; |
43cd72b9 | 10515 | xtensa_isa isa = xtensa_default_isa; |
def13efb | 10516 | bfd_boolean from_wide_insn = FALSE; |
43cd72b9 BW |
10517 | int bytes; |
10518 | bfd_boolean is_loop; | |
e0001a05 | 10519 | |
9c2799c2 | 10520 | gas_assert (fr_opcode != NULL); |
e0001a05 | 10521 | |
b5e4a23d | 10522 | xg_clear_vinsn (&cur_vinsn); |
e0001a05 | 10523 | |
b5e4a23d | 10524 | vinsn_from_chars (&cur_vinsn, fr_opcode); |
b2d179be | 10525 | if (cur_vinsn.num_slots > 1) |
def13efb | 10526 | from_wide_insn = TRUE; |
e0001a05 | 10527 | |
b5e4a23d | 10528 | orig_tinsn = cur_vinsn.slots[slot]; |
43cd72b9 BW |
10529 | tinsn_immed_from_frag (&orig_tinsn, fragP, slot); |
10530 | ||
10531 | is_loop = xtensa_opcode_is_loop (xtensa_default_isa, orig_tinsn.opcode) == 1; | |
e0001a05 | 10532 | |
b08b5071 | 10533 | if (workaround_b_j_loop_end && ! fragP->tc_frag_data.is_no_transform) |
43cd72b9 | 10534 | branch_jmp_to_next = is_branch_jmp_to_next (&orig_tinsn, fragP); |
e0001a05 NC |
10535 | |
10536 | if (branch_jmp_to_next && !next_frag_is_loop_target (fragP)) | |
10537 | { | |
10538 | /* Conversion just inserts a NOP and marks the fix as completed. */ | |
43cd72b9 BW |
10539 | bytes = xtensa_format_length (isa, fmt); |
10540 | if (bytes >= 4) | |
10541 | { | |
b5e4a23d BW |
10542 | cur_vinsn.slots[slot].opcode = |
10543 | xtensa_format_slot_nop_opcode (isa, cur_vinsn.format, slot); | |
10544 | cur_vinsn.slots[slot].ntok = 0; | |
43cd72b9 BW |
10545 | } |
10546 | else | |
10547 | { | |
10548 | bytes += fragP->tc_frag_data.text_expansion[0]; | |
9c2799c2 | 10549 | gas_assert (bytes == 2 || bytes == 3); |
b5e4a23d | 10550 | build_nop (&cur_vinsn.slots[0], bytes); |
43cd72b9 BW |
10551 | fragP->fr_fix += fragP->tc_frag_data.text_expansion[0]; |
10552 | } | |
e7da6241 | 10553 | vinsn_to_insnbuf (&cur_vinsn, fr_opcode, frag_now, TRUE); |
d77b99c9 | 10554 | xtensa_insnbuf_to_chars |
b5e4a23d | 10555 | (isa, cur_vinsn.insnbuf, (unsigned char *) fr_opcode, 0); |
e0001a05 NC |
10556 | fragP->fr_var = 0; |
10557 | } | |
7c834684 | 10558 | else |
e0001a05 | 10559 | { |
43cd72b9 BW |
10560 | /* Here is the fun stuff: Get the immediate field from this |
10561 | instruction. If it fits, we're done. If not, find the next | |
10562 | instruction sequence that fits. */ | |
10563 | ||
e0001a05 NC |
10564 | IStack istack; |
10565 | int i; | |
10566 | symbolS *lit_sym = NULL; | |
10567 | int total_size = 0; | |
43cd72b9 | 10568 | int target_offset = 0; |
e0001a05 NC |
10569 | int old_size; |
10570 | int diff; | |
10571 | symbolS *gen_label = NULL; | |
10572 | offsetT frag_offset; | |
43cd72b9 | 10573 | bfd_boolean first = TRUE; |
e0001a05 | 10574 | |
43cd72b9 | 10575 | /* It does not fit. Find something that does and |
e0001a05 | 10576 | convert immediately. */ |
43cd72b9 | 10577 | frag_offset = fr_opcode - fragP->fr_literal; |
e0001a05 | 10578 | istack_init (&istack); |
43cd72b9 | 10579 | xg_assembly_relax (&istack, &orig_tinsn, |
e0001a05 NC |
10580 | segP, fragP, frag_offset, min_steps, 0); |
10581 | ||
43cd72b9 | 10582 | old_size = xtensa_format_length (isa, fmt); |
e0001a05 NC |
10583 | |
10584 | /* Assemble this right inline. */ | |
10585 | ||
10586 | /* First, create the mapping from a label name to the REAL label. */ | |
43cd72b9 | 10587 | target_offset = 0; |
e0001a05 NC |
10588 | for (i = 0; i < istack.ninsn; i++) |
10589 | { | |
43cd72b9 | 10590 | TInsn *tinsn = &istack.insn[i]; |
e0001a05 NC |
10591 | fragS *lit_frag; |
10592 | ||
43cd72b9 | 10593 | switch (tinsn->insn_type) |
e0001a05 NC |
10594 | { |
10595 | case ITYPE_LITERAL: | |
10596 | if (lit_sym != NULL) | |
10597 | as_bad (_("multiple literals in expansion")); | |
10598 | /* First find the appropriate space in the literal pool. */ | |
43cd72b9 | 10599 | lit_frag = fragP->tc_frag_data.literal_frags[slot]; |
e0001a05 NC |
10600 | if (lit_frag == NULL) |
10601 | as_bad (_("no registered fragment for literal")); | |
43cd72b9 | 10602 | if (tinsn->ntok != 1) |
e0001a05 NC |
10603 | as_bad (_("number of literal tokens != 1")); |
10604 | ||
10605 | /* Set the literal symbol and add a fixup. */ | |
10606 | lit_sym = lit_frag->fr_symbol; | |
10607 | break; | |
10608 | ||
10609 | case ITYPE_LABEL: | |
43cd72b9 BW |
10610 | if (align_targets && !is_loop) |
10611 | { | |
10612 | fragS *unreach = fragP->fr_next; | |
10613 | while (!(unreach->fr_type == rs_machine_dependent | |
10614 | && (unreach->fr_subtype == RELAX_MAYBE_UNREACHABLE | |
10615 | || unreach->fr_subtype == RELAX_UNREACHABLE))) | |
10616 | { | |
10617 | unreach = unreach->fr_next; | |
10618 | } | |
10619 | ||
9c2799c2 | 10620 | gas_assert (unreach->fr_type == rs_machine_dependent |
43cd72b9 BW |
10621 | && (unreach->fr_subtype == RELAX_MAYBE_UNREACHABLE |
10622 | || unreach->fr_subtype == RELAX_UNREACHABLE)); | |
10623 | ||
10624 | target_offset += unreach->tc_frag_data.text_expansion[0]; | |
10625 | } | |
9c2799c2 | 10626 | gas_assert (gen_label == NULL); |
e0001a05 | 10627 | gen_label = symbol_new (FAKE_LABEL_NAME, now_seg, |
43cd72b9 BW |
10628 | fr_opcode - fragP->fr_literal |
10629 | + target_offset, fragP); | |
e0001a05 NC |
10630 | break; |
10631 | ||
10632 | case ITYPE_INSN: | |
def13efb | 10633 | if (first && from_wide_insn) |
43cd72b9 BW |
10634 | { |
10635 | target_offset += xtensa_format_length (isa, fmt); | |
10636 | first = FALSE; | |
10637 | if (!opcode_fits_format_slot (tinsn->opcode, fmt, slot)) | |
10638 | target_offset += xg_get_single_size (tinsn->opcode); | |
10639 | } | |
10640 | else | |
10641 | target_offset += xg_get_single_size (tinsn->opcode); | |
e0001a05 NC |
10642 | break; |
10643 | } | |
10644 | } | |
10645 | ||
10646 | total_size = 0; | |
43cd72b9 | 10647 | first = TRUE; |
e0001a05 NC |
10648 | for (i = 0; i < istack.ninsn; i++) |
10649 | { | |
43cd72b9 | 10650 | TInsn *tinsn = &istack.insn[i]; |
e0001a05 NC |
10651 | fragS *lit_frag; |
10652 | int size; | |
10653 | segT target_seg; | |
43cd72b9 | 10654 | bfd_reloc_code_real_type reloc_type; |
e0001a05 | 10655 | |
43cd72b9 | 10656 | switch (tinsn->insn_type) |
e0001a05 NC |
10657 | { |
10658 | case ITYPE_LITERAL: | |
43cd72b9 BW |
10659 | lit_frag = fragP->tc_frag_data.literal_frags[slot]; |
10660 | /* Already checked. */ | |
9c2799c2 NC |
10661 | gas_assert (lit_frag != NULL); |
10662 | gas_assert (lit_sym != NULL); | |
10663 | gas_assert (tinsn->ntok == 1); | |
43cd72b9 | 10664 | /* Add a fixup. */ |
e0001a05 | 10665 | target_seg = S_GET_SEGMENT (lit_sym); |
9c2799c2 | 10666 | gas_assert (target_seg); |
28dbbc02 | 10667 | reloc_type = map_operator_to_reloc (tinsn->tok[0].X_op, TRUE); |
e0001a05 | 10668 | fix_new_exp_in_seg (target_seg, 0, lit_frag, 0, 4, |
43cd72b9 | 10669 | &tinsn->tok[0], FALSE, reloc_type); |
e0001a05 NC |
10670 | break; |
10671 | ||
10672 | case ITYPE_LABEL: | |
10673 | break; | |
10674 | ||
10675 | case ITYPE_INSN: | |
43cd72b9 BW |
10676 | xg_resolve_labels (tinsn, gen_label); |
10677 | xg_resolve_literals (tinsn, lit_sym); | |
def13efb | 10678 | if (from_wide_insn && first) |
43cd72b9 BW |
10679 | { |
10680 | first = FALSE; | |
10681 | if (opcode_fits_format_slot (tinsn->opcode, fmt, slot)) | |
10682 | { | |
b5e4a23d | 10683 | cur_vinsn.slots[slot] = *tinsn; |
43cd72b9 BW |
10684 | } |
10685 | else | |
10686 | { | |
b5e4a23d | 10687 | cur_vinsn.slots[slot].opcode = |
43cd72b9 | 10688 | xtensa_format_slot_nop_opcode (isa, fmt, slot); |
b5e4a23d | 10689 | cur_vinsn.slots[slot].ntok = 0; |
43cd72b9 | 10690 | } |
b5e4a23d BW |
10691 | vinsn_to_insnbuf (&cur_vinsn, immed_instr, fragP, TRUE); |
10692 | xtensa_insnbuf_to_chars (isa, cur_vinsn.insnbuf, | |
d77b99c9 | 10693 | (unsigned char *) immed_instr, 0); |
43cd72b9 BW |
10694 | fragP->tc_frag_data.is_insn = TRUE; |
10695 | size = xtensa_format_length (isa, fmt); | |
10696 | if (!opcode_fits_format_slot (tinsn->opcode, fmt, slot)) | |
10697 | { | |
43cd72b9 | 10698 | xg_emit_insn_to_buf |
b2d179be | 10699 | (tinsn, immed_instr + size, fragP, |
43cd72b9 BW |
10700 | immed_instr - fragP->fr_literal + size, TRUE); |
10701 | size += xg_get_single_size (tinsn->opcode); | |
10702 | } | |
10703 | } | |
10704 | else | |
10705 | { | |
43cd72b9 | 10706 | size = xg_get_single_size (tinsn->opcode); |
b2d179be | 10707 | xg_emit_insn_to_buf (tinsn, immed_instr, fragP, |
43cd72b9 | 10708 | immed_instr - fragP->fr_literal, TRUE); |
43cd72b9 | 10709 | } |
e0001a05 | 10710 | immed_instr += size; |
43cd72b9 | 10711 | total_size += size; |
e0001a05 NC |
10712 | break; |
10713 | } | |
10714 | } | |
10715 | ||
10716 | diff = total_size - old_size; | |
9c2799c2 | 10717 | gas_assert (diff >= 0); |
e0001a05 NC |
10718 | if (diff != 0) |
10719 | expanded = TRUE; | |
9c2799c2 | 10720 | gas_assert (diff <= fragP->fr_var); |
e0001a05 NC |
10721 | fragP->fr_var -= diff; |
10722 | fragP->fr_fix += diff; | |
10723 | } | |
10724 | ||
e0001a05 | 10725 | /* Check for undefined immediates in LOOP instructions. */ |
43cd72b9 | 10726 | if (is_loop) |
e0001a05 NC |
10727 | { |
10728 | symbolS *sym; | |
43cd72b9 | 10729 | sym = orig_tinsn.tok[1].X_add_symbol; |
e0001a05 NC |
10730 | if (sym != NULL && !S_IS_DEFINED (sym)) |
10731 | { | |
10732 | as_bad (_("unresolved loop target symbol: %s"), S_GET_NAME (sym)); | |
10733 | return; | |
10734 | } | |
43cd72b9 | 10735 | sym = orig_tinsn.tok[1].X_op_symbol; |
e0001a05 NC |
10736 | if (sym != NULL && !S_IS_DEFINED (sym)) |
10737 | { | |
10738 | as_bad (_("unresolved loop target symbol: %s"), S_GET_NAME (sym)); | |
10739 | return; | |
10740 | } | |
10741 | } | |
10742 | ||
43cd72b9 BW |
10743 | if (expanded && xtensa_opcode_is_loop (isa, orig_tinsn.opcode) == 1) |
10744 | convert_frag_immed_finish_loop (segP, fragP, &orig_tinsn); | |
e0001a05 | 10745 | |
43cd72b9 | 10746 | if (expanded && is_direct_call_opcode (orig_tinsn.opcode)) |
e0001a05 NC |
10747 | { |
10748 | /* Add an expansion note on the expanded instruction. */ | |
10749 | fix_new_exp_in_seg (now_seg, 0, fragP, fr_opcode - fragP->fr_literal, 4, | |
43cd72b9 | 10750 | &orig_tinsn.tok[0], TRUE, |
e0001a05 | 10751 | BFD_RELOC_XTENSA_ASM_EXPAND); |
e0001a05 NC |
10752 | } |
10753 | } | |
10754 | ||
10755 | ||
10756 | /* Add a new fix expression into the desired segment. We have to | |
10757 | switch to that segment to do this. */ | |
10758 | ||
10759 | static fixS * | |
7fa3d080 BW |
10760 | fix_new_exp_in_seg (segT new_seg, |
10761 | subsegT new_subseg, | |
10762 | fragS *frag, | |
10763 | int where, | |
10764 | int size, | |
10765 | expressionS *exp, | |
10766 | int pcrel, | |
10767 | bfd_reloc_code_real_type r_type) | |
e0001a05 NC |
10768 | { |
10769 | fixS *new_fix; | |
10770 | segT seg = now_seg; | |
10771 | subsegT subseg = now_subseg; | |
43cd72b9 | 10772 | |
9c2799c2 | 10773 | gas_assert (new_seg != 0); |
e0001a05 NC |
10774 | subseg_set (new_seg, new_subseg); |
10775 | ||
e0001a05 NC |
10776 | new_fix = fix_new_exp (frag, where, size, exp, pcrel, r_type); |
10777 | subseg_set (seg, subseg); | |
10778 | return new_fix; | |
10779 | } | |
10780 | ||
10781 | ||
43cd72b9 BW |
10782 | /* Relax a loop instruction so that it can span loop >256 bytes. |
10783 | ||
10784 | loop as, .L1 | |
10785 | .L0: | |
10786 | rsr as, LEND | |
10787 | wsr as, LBEG | |
10788 | addi as, as, lo8 (label-.L1) | |
10789 | addmi as, as, mid8 (label-.L1) | |
10790 | wsr as, LEND | |
10791 | isync | |
10792 | rsr as, LCOUNT | |
10793 | addi as, as, 1 | |
10794 | .L1: | |
10795 | <<body>> | |
10796 | label: | |
10797 | */ | |
e0001a05 NC |
10798 | |
10799 | static void | |
7fa3d080 | 10800 | convert_frag_immed_finish_loop (segT segP, fragS *fragP, TInsn *tinsn) |
e0001a05 NC |
10801 | { |
10802 | TInsn loop_insn; | |
10803 | TInsn addi_insn; | |
10804 | TInsn addmi_insn; | |
10805 | unsigned long target; | |
10806 | static xtensa_insnbuf insnbuf = NULL; | |
10807 | unsigned int loop_length, loop_length_hi, loop_length_lo; | |
10808 | xtensa_isa isa = xtensa_default_isa; | |
10809 | addressT loop_offset; | |
10810 | addressT addi_offset = 9; | |
10811 | addressT addmi_offset = 12; | |
43cd72b9 | 10812 | fragS *next_fragP; |
d77b99c9 | 10813 | int target_count; |
e0001a05 NC |
10814 | |
10815 | if (!insnbuf) | |
10816 | insnbuf = xtensa_insnbuf_alloc (isa); | |
10817 | ||
10818 | /* Get the loop offset. */ | |
43cd72b9 | 10819 | loop_offset = get_expanded_loop_offset (tinsn->opcode); |
e0001a05 | 10820 | |
43cd72b9 BW |
10821 | /* Validate that there really is a LOOP at the loop_offset. Because |
10822 | loops are not bundleable, we can assume that the instruction will be | |
10823 | in slot 0. */ | |
10824 | tinsn_from_chars (&loop_insn, fragP->fr_opcode + loop_offset, 0); | |
10825 | tinsn_immed_from_frag (&loop_insn, fragP, 0); | |
10826 | ||
9c2799c2 | 10827 | gas_assert (xtensa_opcode_is_loop (isa, loop_insn.opcode) == 1); |
e0001a05 NC |
10828 | addi_offset += loop_offset; |
10829 | addmi_offset += loop_offset; | |
10830 | ||
9c2799c2 | 10831 | gas_assert (tinsn->ntok == 2); |
b08b5071 BW |
10832 | if (tinsn->tok[1].X_op == O_constant) |
10833 | target = tinsn->tok[1].X_add_number; | |
10834 | else if (tinsn->tok[1].X_op == O_symbol) | |
10835 | { | |
10836 | /* Find the fragment. */ | |
10837 | symbolS *sym = tinsn->tok[1].X_add_symbol; | |
9c2799c2 | 10838 | gas_assert (S_GET_SEGMENT (sym) == segP |
b08b5071 BW |
10839 | || S_GET_SEGMENT (sym) == absolute_section); |
10840 | target = (S_GET_VALUE (sym) + tinsn->tok[1].X_add_number); | |
10841 | } | |
10842 | else | |
10843 | { | |
10844 | as_bad (_("invalid expression evaluation type %d"), tinsn->tok[1].X_op); | |
10845 | target = 0; | |
10846 | } | |
e0001a05 | 10847 | |
e0001a05 NC |
10848 | loop_length = target - (fragP->fr_address + fragP->fr_fix); |
10849 | loop_length_hi = loop_length & ~0x0ff; | |
10850 | loop_length_lo = loop_length & 0x0ff; | |
10851 | if (loop_length_lo >= 128) | |
10852 | { | |
10853 | loop_length_lo -= 256; | |
10854 | loop_length_hi += 256; | |
10855 | } | |
10856 | ||
43cd72b9 | 10857 | /* Because addmi sign-extends the immediate, 'loop_length_hi' can be at most |
e0001a05 NC |
10858 | 32512. If the loop is larger than that, then we just fail. */ |
10859 | if (loop_length_hi > 32512) | |
10860 | as_bad_where (fragP->fr_file, fragP->fr_line, | |
10861 | _("loop too long for LOOP instruction")); | |
10862 | ||
43cd72b9 | 10863 | tinsn_from_chars (&addi_insn, fragP->fr_opcode + addi_offset, 0); |
9c2799c2 | 10864 | gas_assert (addi_insn.opcode == xtensa_addi_opcode); |
e0001a05 | 10865 | |
43cd72b9 | 10866 | tinsn_from_chars (&addmi_insn, fragP->fr_opcode + addmi_offset, 0); |
9c2799c2 | 10867 | gas_assert (addmi_insn.opcode == xtensa_addmi_opcode); |
e0001a05 NC |
10868 | |
10869 | set_expr_const (&addi_insn.tok[2], loop_length_lo); | |
10870 | tinsn_to_insnbuf (&addi_insn, insnbuf); | |
43cd72b9 | 10871 | |
e0001a05 | 10872 | fragP->tc_frag_data.is_insn = TRUE; |
d77b99c9 BW |
10873 | xtensa_insnbuf_to_chars |
10874 | (isa, insnbuf, (unsigned char *) fragP->fr_opcode + addi_offset, 0); | |
e0001a05 NC |
10875 | |
10876 | set_expr_const (&addmi_insn.tok[2], loop_length_hi); | |
10877 | tinsn_to_insnbuf (&addmi_insn, insnbuf); | |
d77b99c9 BW |
10878 | xtensa_insnbuf_to_chars |
10879 | (isa, insnbuf, (unsigned char *) fragP->fr_opcode + addmi_offset, 0); | |
43cd72b9 BW |
10880 | |
10881 | /* Walk through all of the frags from here to the loop end | |
10882 | and mark them as no_transform to keep them from being modified | |
10883 | by the linker. If we ever have a relocation for the | |
10884 | addi/addmi of the difference of two symbols we can remove this. */ | |
10885 | ||
10886 | target_count = 0; | |
10887 | for (next_fragP = fragP; next_fragP != NULL; | |
10888 | next_fragP = next_fragP->fr_next) | |
10889 | { | |
b08b5071 | 10890 | next_fragP->tc_frag_data.is_no_transform = TRUE; |
43cd72b9 BW |
10891 | if (next_fragP->tc_frag_data.is_loop_target) |
10892 | target_count++; | |
10893 | if (target_count == 2) | |
10894 | break; | |
10895 | } | |
e0001a05 NC |
10896 | } |
10897 | ||
b08b5071 BW |
10898 | \f |
10899 | /* A map that keeps information on a per-subsegment basis. This is | |
10900 | maintained during initial assembly, but is invalid once the | |
10901 | subsegments are smashed together. I.E., it cannot be used during | |
10902 | the relaxation. */ | |
e0001a05 | 10903 | |
b08b5071 | 10904 | typedef struct subseg_map_struct |
e0001a05 | 10905 | { |
b08b5071 BW |
10906 | /* the key */ |
10907 | segT seg; | |
10908 | subsegT subseg; | |
e0001a05 | 10909 | |
b08b5071 BW |
10910 | /* the data */ |
10911 | unsigned flags; | |
10912 | float total_freq; /* fall-through + branch target frequency */ | |
10913 | float target_freq; /* branch target frequency alone */ | |
10914 | ||
10915 | struct subseg_map_struct *next; | |
10916 | } subseg_map; | |
e0001a05 | 10917 | |
e0001a05 | 10918 | |
e0001a05 NC |
10919 | static subseg_map *sseg_map = NULL; |
10920 | ||
43cd72b9 | 10921 | static subseg_map * |
7fa3d080 | 10922 | get_subseg_info (segT seg, subsegT subseg) |
e0001a05 NC |
10923 | { |
10924 | subseg_map *subseg_e; | |
10925 | ||
10926 | for (subseg_e = sseg_map; subseg_e; subseg_e = subseg_e->next) | |
e0001a05 | 10927 | { |
43cd72b9 | 10928 | if (seg == subseg_e->seg && subseg == subseg_e->subseg) |
b08b5071 | 10929 | break; |
e0001a05 | 10930 | } |
b08b5071 BW |
10931 | return subseg_e; |
10932 | } | |
10933 | ||
10934 | ||
10935 | static subseg_map * | |
10936 | add_subseg_info (segT seg, subsegT subseg) | |
10937 | { | |
325801bd | 10938 | subseg_map *subseg_e = XNEW (subseg_map); |
43cd72b9 BW |
10939 | memset (subseg_e, 0, sizeof (subseg_map)); |
10940 | subseg_e->seg = seg; | |
10941 | subseg_e->subseg = subseg; | |
10942 | subseg_e->flags = 0; | |
10943 | /* Start off considering every branch target very important. */ | |
b08b5071 BW |
10944 | subseg_e->target_freq = 1.0; |
10945 | subseg_e->total_freq = 1.0; | |
43cd72b9 BW |
10946 | subseg_e->next = sseg_map; |
10947 | sseg_map = subseg_e; | |
43cd72b9 BW |
10948 | return subseg_e; |
10949 | } | |
e0001a05 | 10950 | |
7fa3d080 BW |
10951 | |
10952 | static unsigned | |
10953 | get_last_insn_flags (segT seg, subsegT subseg) | |
10954 | { | |
10955 | subseg_map *subseg_e = get_subseg_info (seg, subseg); | |
b08b5071 BW |
10956 | if (subseg_e) |
10957 | return subseg_e->flags; | |
10958 | return 0; | |
7fa3d080 BW |
10959 | } |
10960 | ||
10961 | ||
43cd72b9 | 10962 | static void |
7fa3d080 BW |
10963 | set_last_insn_flags (segT seg, |
10964 | subsegT subseg, | |
10965 | unsigned fl, | |
10966 | bfd_boolean val) | |
43cd72b9 BW |
10967 | { |
10968 | subseg_map *subseg_e = get_subseg_info (seg, subseg); | |
b08b5071 BW |
10969 | if (! subseg_e) |
10970 | subseg_e = add_subseg_info (seg, subseg); | |
e0001a05 NC |
10971 | if (val) |
10972 | subseg_e->flags |= fl; | |
10973 | else | |
10974 | subseg_e->flags &= ~fl; | |
10975 | } | |
10976 | ||
b08b5071 BW |
10977 | |
10978 | static float | |
10979 | get_subseg_total_freq (segT seg, subsegT subseg) | |
10980 | { | |
10981 | subseg_map *subseg_e = get_subseg_info (seg, subseg); | |
10982 | if (subseg_e) | |
10983 | return subseg_e->total_freq; | |
10984 | return 1.0; | |
10985 | } | |
10986 | ||
10987 | ||
10988 | static float | |
10989 | get_subseg_target_freq (segT seg, subsegT subseg) | |
10990 | { | |
10991 | subseg_map *subseg_e = get_subseg_info (seg, subseg); | |
10992 | if (subseg_e) | |
10993 | return subseg_e->target_freq; | |
10994 | return 1.0; | |
10995 | } | |
10996 | ||
10997 | ||
10998 | static void | |
10999 | set_subseg_freq (segT seg, subsegT subseg, float total_f, float target_f) | |
11000 | { | |
11001 | subseg_map *subseg_e = get_subseg_info (seg, subseg); | |
11002 | if (! subseg_e) | |
11003 | subseg_e = add_subseg_info (seg, subseg); | |
11004 | subseg_e->total_freq = total_f; | |
11005 | subseg_e->target_freq = target_f; | |
11006 | } | |
11007 | ||
e0001a05 NC |
11008 | \f |
11009 | /* Segment Lists and emit_state Stuff. */ | |
11010 | ||
e0001a05 | 11011 | static void |
7fa3d080 | 11012 | xtensa_move_seg_list_to_beginning (seg_list *head) |
e0001a05 NC |
11013 | { |
11014 | head = head->next; | |
11015 | while (head) | |
11016 | { | |
11017 | segT literal_section = head->seg; | |
11018 | ||
11019 | /* Move the literal section to the front of the section list. */ | |
9c2799c2 | 11020 | gas_assert (literal_section); |
69852798 AM |
11021 | if (literal_section != stdoutput->sections) |
11022 | { | |
11023 | bfd_section_list_remove (stdoutput, literal_section); | |
11024 | bfd_section_list_prepend (stdoutput, literal_section); | |
11025 | } | |
e0001a05 NC |
11026 | head = head->next; |
11027 | } | |
11028 | } | |
11029 | ||
11030 | ||
7fa3d080 BW |
11031 | static void mark_literal_frags (seg_list *); |
11032 | ||
11033 | static void | |
11034 | xtensa_move_literals (void) | |
e0001a05 NC |
11035 | { |
11036 | seg_list *segment; | |
11037 | frchainS *frchain_from, *frchain_to; | |
87975d2a | 11038 | fragS *search_frag, *next_frag, *literal_pool, *insert_after; |
e0001a05 NC |
11039 | fragS **frag_splice; |
11040 | emit_state state; | |
11041 | segT dest_seg; | |
11042 | fixS *fix, *next_fix, **fix_splice; | |
82e7541d | 11043 | sym_list *lit; |
b46824bd | 11044 | struct litpool_seg *lps; |
4111950f MF |
11045 | const char *init_name = INIT_SECTION_NAME; |
11046 | const char *fini_name = FINI_SECTION_NAME; | |
11047 | int init_name_len = strlen(init_name); | |
11048 | int fini_name_len = strlen(fini_name); | |
e0001a05 | 11049 | |
a7877748 | 11050 | mark_literal_frags (literal_head->next); |
e0001a05 NC |
11051 | |
11052 | if (use_literal_section) | |
11053 | return; | |
11054 | ||
b46824bd MF |
11055 | /* Assign addresses (rough estimates) to the potential literal pool locations |
11056 | and create new ones if the gaps are too large. */ | |
11057 | ||
11058 | for (lps = litpool_seg_list.next; lps; lps = lps->next) | |
11059 | { | |
11060 | frchainS *frchP = seg_info (lps->seg)->frchainP; | |
11061 | struct litpool_frag *lpf = lps->frag_list.next; | |
11062 | addressT addr = 0; | |
11063 | ||
11064 | for ( ; frchP; frchP = frchP->frch_next) | |
11065 | { | |
11066 | fragS *fragP; | |
11067 | for (fragP = frchP->frch_root; fragP; fragP = fragP->fr_next) | |
11068 | { | |
11069 | if (lpf && fragP == lpf->fragP) | |
11070 | { | |
11071 | gas_assert(fragP->fr_type == rs_machine_dependent && | |
11072 | (fragP->fr_subtype == RELAX_LITERAL_POOL_BEGIN || | |
11073 | fragP->fr_subtype == RELAX_LITERAL_POOL_CANDIDATE_BEGIN)); | |
11074 | /* Found a litpool location. */ | |
11075 | lpf->addr = addr; | |
11076 | lpf = lpf->next; | |
11077 | } | |
11078 | if (fragP->fr_type == rs_machine_dependent && | |
11079 | fragP->fr_subtype == RELAX_SLOTS) | |
11080 | { | |
11081 | int slot; | |
11082 | for (slot = 0; slot < MAX_SLOTS; slot++) | |
11083 | { | |
11084 | if (fragP->tc_frag_data.literal_frags[slot]) | |
11085 | { | |
11086 | /* L32R; point its literal to the nearest litpool | |
11087 | preferring non-"candidate" positions to avoid | |
11088 | the jump-around. */ | |
11089 | fragS *litfrag = fragP->tc_frag_data.literal_frags[slot]; | |
11090 | struct litpool_frag *lp = lpf->prev; | |
11091 | if (!lp->fragP) | |
11092 | { | |
11093 | break; | |
11094 | } | |
11095 | while (lp->fragP->fr_subtype == | |
11096 | RELAX_LITERAL_POOL_CANDIDATE_BEGIN) | |
11097 | { | |
11098 | lp = lp->prev; | |
11099 | if (lp->fragP == NULL) | |
11100 | { | |
11101 | /* End of list; have to bite the bullet. | |
11102 | Take the nearest. */ | |
11103 | lp = lpf->prev; | |
11104 | break; | |
11105 | } | |
11106 | /* Does it (conservatively) reach? */ | |
11107 | if (addr - lp->addr <= 128 * 1024) | |
11108 | { | |
11109 | if (lp->fragP->fr_subtype == RELAX_LITERAL_POOL_BEGIN) | |
11110 | { | |
11111 | /* Found a good one. */ | |
11112 | break; | |
11113 | } | |
11114 | else if (lp->prev->fragP && | |
11115 | addr - lp->prev->addr > 128 * 1024) | |
11116 | { | |
11117 | /* This is still a "candidate" but the next one | |
11118 | will be too far away, so revert to the nearest | |
11119 | one, convert it and add the jump around. */ | |
11120 | fragS *poolbeg; | |
11121 | fragS *poolend; | |
11122 | symbolS *lsym; | |
11123 | char label[10 + 2 * sizeof (fragS *)]; | |
11124 | lp = lpf->prev; | |
11125 | poolbeg = lp->fragP; | |
11126 | lp->priority = 1; | |
11127 | poolbeg->fr_subtype = RELAX_LITERAL_POOL_BEGIN; | |
11128 | poolend = poolbeg->fr_next; | |
11129 | gas_assert (poolend->fr_type == rs_machine_dependent && | |
11130 | poolend->fr_subtype == RELAX_LITERAL_POOL_END); | |
11131 | /* Create a local symbol pointing to the | |
11132 | end of the pool. */ | |
11133 | sprintf (label, ".L0_LT_%p", poolbeg); | |
11134 | lsym = (symbolS *)local_symbol_make (label, lps->seg, | |
11135 | 0, poolend); | |
11136 | poolbeg->fr_symbol = lsym; | |
11137 | /* Rest is done in xtensa_relax_frag. */ | |
11138 | } | |
11139 | } | |
11140 | } | |
11141 | if (! litfrag->tc_frag_data.literal_frag) | |
11142 | { | |
11143 | /* Take earliest use of this literal to avoid | |
11144 | forward refs. */ | |
11145 | litfrag->tc_frag_data.literal_frag = lp->fragP; | |
11146 | } | |
11147 | } | |
11148 | } | |
11149 | } | |
11150 | addr += fragP->fr_fix; | |
11151 | if (fragP->fr_type == rs_fill) | |
11152 | addr += fragP->fr_offset; | |
11153 | } | |
11154 | } | |
11155 | } | |
11156 | ||
74869ac7 | 11157 | for (segment = literal_head->next; segment; segment = segment->next) |
e0001a05 | 11158 | { |
4111950f MF |
11159 | const char *seg_name = segment_name (segment->seg); |
11160 | ||
74869ac7 | 11161 | /* Keep the literals for .init and .fini in separate sections. */ |
4111950f MF |
11162 | if ((!memcmp (seg_name, init_name, init_name_len) && |
11163 | !strcmp (seg_name + init_name_len, ".literal")) || | |
11164 | (!memcmp (seg_name, fini_name, fini_name_len) && | |
11165 | !strcmp (seg_name + fini_name_len, ".literal"))) | |
74869ac7 BW |
11166 | continue; |
11167 | ||
e0001a05 NC |
11168 | frchain_from = seg_info (segment->seg)->frchainP; |
11169 | search_frag = frchain_from->frch_root; | |
11170 | literal_pool = NULL; | |
11171 | frchain_to = NULL; | |
11172 | frag_splice = &(frchain_from->frch_root); | |
11173 | ||
4de0562a | 11174 | while (search_frag && !search_frag->tc_frag_data.literal_frag) |
e0001a05 | 11175 | { |
9c2799c2 | 11176 | gas_assert (search_frag->fr_fix == 0 |
e0001a05 NC |
11177 | || search_frag->fr_type == rs_align); |
11178 | search_frag = search_frag->fr_next; | |
11179 | } | |
11180 | ||
4de0562a MF |
11181 | if (!search_frag) |
11182 | { | |
11183 | search_frag = frchain_from->frch_root; | |
11184 | as_bad_where (search_frag->fr_file, search_frag->fr_line, | |
11185 | _("literal pool location required for text-section-literals; specify with .literal_position")); | |
11186 | continue; | |
11187 | } | |
11188 | ||
9c2799c2 | 11189 | gas_assert (search_frag->tc_frag_data.literal_frag->fr_subtype |
e0001a05 NC |
11190 | == RELAX_LITERAL_POOL_BEGIN); |
11191 | xtensa_switch_section_emit_state (&state, segment->seg, 0); | |
11192 | ||
11193 | /* Make sure that all the frags in this series are closed, and | |
11194 | that there is at least one left over of zero-size. This | |
11195 | prevents us from making a segment with an frchain without any | |
11196 | frags in it. */ | |
11197 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
43cd72b9 | 11198 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 | 11199 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); |
43cd72b9 | 11200 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 | 11201 | |
43cd72b9 | 11202 | while (search_frag != frag_now) |
e0001a05 NC |
11203 | { |
11204 | next_frag = search_frag->fr_next; | |
e0001a05 NC |
11205 | if (search_frag->tc_frag_data.literal_frag) |
11206 | { | |
11207 | literal_pool = search_frag->tc_frag_data.literal_frag; | |
9c2799c2 | 11208 | gas_assert (literal_pool->fr_subtype == RELAX_LITERAL_POOL_BEGIN); |
dd49a749 | 11209 | frchain_to = literal_pool->tc_frag_data.lit_frchain; |
9c2799c2 | 11210 | gas_assert (frchain_to); |
e0001a05 | 11211 | } |
b46824bd MF |
11212 | |
11213 | if (search_frag->fr_type == rs_fill && search_frag->fr_fix == 0) | |
11214 | { | |
11215 | /* Skip empty fill frags. */ | |
11216 | *frag_splice = next_frag; | |
11217 | search_frag = next_frag; | |
11218 | continue; | |
11219 | } | |
11220 | ||
11221 | if (search_frag->fr_type == rs_align) | |
11222 | { | |
11223 | /* Skip alignment frags, because the pool as a whole will be | |
11224 | aligned if used, and we don't want to force alignment if the | |
11225 | pool is unused. */ | |
11226 | *frag_splice = next_frag; | |
11227 | search_frag = next_frag; | |
11228 | continue; | |
11229 | } | |
11230 | ||
11231 | /* First, move the frag out of the literal section and | |
11232 | to the appropriate place. */ | |
11233 | ||
11234 | /* Insert an aligmnent frag at start of pool. */ | |
11235 | if (literal_pool->fr_next->fr_type == rs_machine_dependent && | |
11236 | literal_pool->fr_next->fr_subtype == RELAX_LITERAL_POOL_END) | |
11237 | { | |
11238 | segT pool_seg = literal_pool->fr_next->tc_frag_data.lit_seg; | |
11239 | emit_state prev_state; | |
11240 | fragS *prev_frag; | |
11241 | fragS *align_frag; | |
11242 | xtensa_switch_section_emit_state (&prev_state, pool_seg, 0); | |
11243 | prev_frag = frag_now; | |
11244 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
11245 | align_frag = frag_now; | |
11246 | frag_align (2, 0, 0); | |
11247 | /* Splice it into the right place. */ | |
11248 | prev_frag->fr_next = align_frag->fr_next; | |
11249 | align_frag->fr_next = literal_pool->fr_next; | |
11250 | literal_pool->fr_next = align_frag; | |
11251 | /* Insert after this one. */ | |
11252 | literal_pool->tc_frag_data.literal_frag = align_frag; | |
11253 | xtensa_restore_emit_state (&prev_state); | |
11254 | } | |
c48aaca0 | 11255 | insert_after = literal_pool->tc_frag_data.literal_frag; |
dd49a749 | 11256 | dest_seg = insert_after->fr_next->tc_frag_data.lit_seg; |
b46824bd MF |
11257 | /* Skip align frag. */ |
11258 | if (insert_after->fr_next->fr_type == rs_align) | |
11259 | { | |
11260 | insert_after = insert_after->fr_next; | |
11261 | } | |
43cd72b9 | 11262 | |
e0001a05 NC |
11263 | *frag_splice = next_frag; |
11264 | search_frag->fr_next = insert_after->fr_next; | |
11265 | insert_after->fr_next = search_frag; | |
11266 | search_frag->tc_frag_data.lit_seg = dest_seg; | |
c48aaca0 | 11267 | literal_pool->tc_frag_data.literal_frag = search_frag; |
e0001a05 NC |
11268 | |
11269 | /* Now move any fixups associated with this frag to the | |
11270 | right section. */ | |
11271 | fix = frchain_from->fix_root; | |
11272 | fix_splice = &(frchain_from->fix_root); | |
11273 | while (fix) | |
11274 | { | |
11275 | next_fix = fix->fx_next; | |
11276 | if (fix->fx_frag == search_frag) | |
11277 | { | |
11278 | *fix_splice = next_fix; | |
11279 | fix->fx_next = frchain_to->fix_root; | |
11280 | frchain_to->fix_root = fix; | |
11281 | if (frchain_to->fix_tail == NULL) | |
11282 | frchain_to->fix_tail = fix; | |
11283 | } | |
11284 | else | |
11285 | fix_splice = &(fix->fx_next); | |
11286 | fix = next_fix; | |
11287 | } | |
11288 | search_frag = next_frag; | |
11289 | } | |
11290 | ||
11291 | if (frchain_from->fix_root != NULL) | |
11292 | { | |
11293 | frchain_from = seg_info (segment->seg)->frchainP; | |
11294 | as_warn (_("fixes not all moved from %s"), segment->seg->name); | |
11295 | ||
9c2799c2 | 11296 | gas_assert (frchain_from->fix_root == NULL); |
e0001a05 NC |
11297 | } |
11298 | frchain_from->fix_tail = NULL; | |
11299 | xtensa_restore_emit_state (&state); | |
e0001a05 NC |
11300 | } |
11301 | ||
82e7541d BW |
11302 | /* Now fix up the SEGMENT value for all the literal symbols. */ |
11303 | for (lit = literal_syms; lit; lit = lit->next) | |
11304 | { | |
11305 | symbolS *lit_sym = lit->sym; | |
91d6fa6a NC |
11306 | segT dseg = symbol_get_frag (lit_sym)->tc_frag_data.lit_seg; |
11307 | if (dseg) | |
11308 | S_SET_SEGMENT (lit_sym, dseg); | |
82e7541d | 11309 | } |
e0001a05 NC |
11310 | } |
11311 | ||
11312 | ||
a7877748 BW |
11313 | /* Walk over all the frags for segments in a list and mark them as |
11314 | containing literals. As clunky as this is, we can't rely on frag_var | |
11315 | and frag_variant to get called in all situations. */ | |
11316 | ||
11317 | static void | |
7fa3d080 | 11318 | mark_literal_frags (seg_list *segment) |
a7877748 BW |
11319 | { |
11320 | frchainS *frchain_from; | |
11321 | fragS *search_frag; | |
11322 | ||
11323 | while (segment) | |
11324 | { | |
11325 | frchain_from = seg_info (segment->seg)->frchainP; | |
11326 | search_frag = frchain_from->frch_root; | |
c138bc38 | 11327 | while (search_frag) |
a7877748 BW |
11328 | { |
11329 | search_frag->tc_frag_data.is_literal = TRUE; | |
11330 | search_frag = search_frag->fr_next; | |
11331 | } | |
11332 | segment = segment->next; | |
11333 | } | |
11334 | } | |
11335 | ||
11336 | ||
e0001a05 | 11337 | static void |
7fa3d080 | 11338 | xtensa_reorder_seg_list (seg_list *head, segT after) |
e0001a05 NC |
11339 | { |
11340 | /* Move all of the sections in the section list to come | |
11341 | after "after" in the gnu segment list. */ | |
11342 | ||
11343 | head = head->next; | |
11344 | while (head) | |
11345 | { | |
11346 | segT literal_section = head->seg; | |
11347 | ||
11348 | /* Move the literal section after "after". */ | |
9c2799c2 | 11349 | gas_assert (literal_section); |
e0001a05 NC |
11350 | if (literal_section != after) |
11351 | { | |
69852798 AM |
11352 | bfd_section_list_remove (stdoutput, literal_section); |
11353 | bfd_section_list_insert_after (stdoutput, after, literal_section); | |
e0001a05 NC |
11354 | } |
11355 | ||
11356 | head = head->next; | |
11357 | } | |
11358 | } | |
11359 | ||
11360 | ||
11361 | /* Push all the literal segments to the end of the gnu list. */ | |
11362 | ||
7fa3d080 BW |
11363 | static void |
11364 | xtensa_reorder_segments (void) | |
e0001a05 NC |
11365 | { |
11366 | segT sec; | |
b08b5071 | 11367 | segT last_sec = 0; |
e0001a05 NC |
11368 | int old_count = 0; |
11369 | int new_count = 0; | |
11370 | ||
11371 | for (sec = stdoutput->sections; sec != NULL; sec = sec->next) | |
b08b5071 BW |
11372 | { |
11373 | last_sec = sec; | |
11374 | old_count++; | |
11375 | } | |
e0001a05 NC |
11376 | |
11377 | /* Now that we have the last section, push all the literal | |
11378 | sections to the end. */ | |
e0001a05 | 11379 | xtensa_reorder_seg_list (literal_head, last_sec); |
e0001a05 NC |
11380 | |
11381 | /* Now perform the final error check. */ | |
11382 | for (sec = stdoutput->sections; sec != NULL; sec = sec->next) | |
11383 | new_count++; | |
9c2799c2 | 11384 | gas_assert (new_count == old_count); |
e0001a05 NC |
11385 | } |
11386 | ||
11387 | ||
e0001a05 NC |
11388 | /* Change the emit state (seg, subseg, and frag related stuff) to the |
11389 | correct location. Return a emit_state which can be passed to | |
11390 | xtensa_restore_emit_state to return to current fragment. */ | |
11391 | ||
7fa3d080 BW |
11392 | static void |
11393 | xtensa_switch_to_literal_fragment (emit_state *result) | |
43cd72b9 BW |
11394 | { |
11395 | if (directive_state[directive_absolute_literals]) | |
11396 | { | |
74869ac7 BW |
11397 | segT lit4_seg = cache_literal_section (TRUE); |
11398 | xtensa_switch_section_emit_state (result, lit4_seg, 0); | |
43cd72b9 BW |
11399 | } |
11400 | else | |
11401 | xtensa_switch_to_non_abs_literal_fragment (result); | |
11402 | ||
11403 | /* Do a 4-byte align here. */ | |
11404 | frag_align (2, 0, 0); | |
11405 | record_alignment (now_seg, 2); | |
11406 | } | |
11407 | ||
11408 | ||
7fa3d080 BW |
11409 | static void |
11410 | xtensa_switch_to_non_abs_literal_fragment (emit_state *result) | |
e0001a05 | 11411 | { |
e0001a05 NC |
11412 | static bfd_boolean recursive = FALSE; |
11413 | fragS *pool_location = get_literal_pool_location (now_seg); | |
74869ac7 | 11414 | segT lit_seg; |
c138bc38 | 11415 | bfd_boolean is_init = |
e0001a05 | 11416 | (now_seg && !strcmp (segment_name (now_seg), INIT_SECTION_NAME)); |
c138bc38 | 11417 | bfd_boolean is_fini = |
e0001a05 | 11418 | (now_seg && !strcmp (segment_name (now_seg), FINI_SECTION_NAME)); |
e0001a05 | 11419 | |
43cd72b9 BW |
11420 | if (pool_location == NULL |
11421 | && !use_literal_section | |
e0001a05 NC |
11422 | && !recursive |
11423 | && !is_init && ! is_fini) | |
11424 | { | |
b46824bd MF |
11425 | if (!auto_litpools) |
11426 | { | |
11427 | as_bad (_("literal pool location required for text-section-literals; specify with .literal_position")); | |
11428 | } | |
74869ac7 BW |
11429 | |
11430 | /* When we mark a literal pool location, we want to put a frag in | |
11431 | the literal pool that points to it. But to do that, we want to | |
11432 | switch_to_literal_fragment. But literal sections don't have | |
11433 | literal pools, so their location is always null, so we would | |
11434 | recurse forever. This is kind of hacky, but it works. */ | |
11435 | ||
e0001a05 | 11436 | recursive = TRUE; |
61846f28 | 11437 | xtensa_mark_literal_pool_location (); |
e0001a05 NC |
11438 | recursive = FALSE; |
11439 | } | |
11440 | ||
74869ac7 BW |
11441 | lit_seg = cache_literal_section (FALSE); |
11442 | xtensa_switch_section_emit_state (result, lit_seg, 0); | |
e0001a05 | 11443 | |
43cd72b9 BW |
11444 | if (!use_literal_section |
11445 | && !is_init && !is_fini | |
11446 | && get_literal_pool_location (now_seg) != pool_location) | |
e0001a05 NC |
11447 | { |
11448 | /* Close whatever frag is there. */ | |
11449 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
43cd72b9 | 11450 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 NC |
11451 | frag_now->tc_frag_data.literal_frag = pool_location; |
11452 | frag_variant (rs_fill, 0, 0, 0, NULL, 0, NULL); | |
43cd72b9 | 11453 | xtensa_set_frag_assembly_state (frag_now); |
e0001a05 | 11454 | } |
e0001a05 NC |
11455 | } |
11456 | ||
11457 | ||
11458 | /* Call this function before emitting data into the literal section. | |
11459 | This is a helper function for xtensa_switch_to_literal_fragment. | |
11460 | This is similar to a .section new_now_seg subseg. */ | |
11461 | ||
7fa3d080 BW |
11462 | static void |
11463 | xtensa_switch_section_emit_state (emit_state *state, | |
11464 | segT new_now_seg, | |
11465 | subsegT new_now_subseg) | |
e0001a05 NC |
11466 | { |
11467 | state->name = now_seg->name; | |
11468 | state->now_seg = now_seg; | |
11469 | state->now_subseg = now_subseg; | |
11470 | state->generating_literals = generating_literals; | |
11471 | generating_literals++; | |
2b0210eb | 11472 | subseg_set (new_now_seg, new_now_subseg); |
e0001a05 NC |
11473 | } |
11474 | ||
11475 | ||
11476 | /* Use to restore the emitting into the normal place. */ | |
11477 | ||
7fa3d080 BW |
11478 | static void |
11479 | xtensa_restore_emit_state (emit_state *state) | |
e0001a05 NC |
11480 | { |
11481 | generating_literals = state->generating_literals; | |
2b0210eb | 11482 | subseg_set (state->now_seg, state->now_subseg); |
e0001a05 NC |
11483 | } |
11484 | ||
11485 | ||
74869ac7 | 11486 | /* Predicate function used to look up a section in a particular group. */ |
e0001a05 | 11487 | |
74869ac7 BW |
11488 | static bfd_boolean |
11489 | match_section_group (bfd *abfd ATTRIBUTE_UNUSED, asection *sec, void *inf) | |
e0001a05 | 11490 | { |
74869ac7 BW |
11491 | const char *gname = inf; |
11492 | const char *group_name = elf_group_name (sec); | |
3739860c | 11493 | |
74869ac7 BW |
11494 | return (group_name == gname |
11495 | || (group_name != NULL | |
11496 | && gname != NULL | |
11497 | && strcmp (group_name, gname) == 0)); | |
11498 | } | |
e0001a05 | 11499 | |
e0001a05 | 11500 | |
74869ac7 BW |
11501 | /* Get the literal section to be used for the current text section. |
11502 | The result may be cached in the default_lit_sections structure. */ | |
11503 | ||
11504 | static segT | |
11505 | cache_literal_section (bfd_boolean use_abs_literals) | |
11506 | { | |
11507 | const char *text_name, *group_name = 0; | |
b9bb4a93 TS |
11508 | const char *base_name, *suffix; |
11509 | char *name; | |
74869ac7 BW |
11510 | segT *pcached; |
11511 | segT seg, current_section; | |
11512 | int current_subsec; | |
11513 | bfd_boolean linkonce = FALSE; | |
11514 | ||
11515 | /* Save the current section/subsection. */ | |
11516 | current_section = now_seg; | |
11517 | current_subsec = now_subseg; | |
11518 | ||
11519 | /* Clear the cached values if they are no longer valid. */ | |
11520 | if (now_seg != default_lit_sections.current_text_seg) | |
b08b5071 | 11521 | { |
74869ac7 BW |
11522 | default_lit_sections.current_text_seg = now_seg; |
11523 | default_lit_sections.lit_seg = NULL; | |
11524 | default_lit_sections.lit4_seg = NULL; | |
11525 | } | |
11526 | ||
11527 | /* Check if the literal section is already cached. */ | |
11528 | if (use_abs_literals) | |
11529 | pcached = &default_lit_sections.lit4_seg; | |
11530 | else | |
11531 | pcached = &default_lit_sections.lit_seg; | |
11532 | ||
11533 | if (*pcached) | |
11534 | return *pcached; | |
3739860c | 11535 | |
74869ac7 BW |
11536 | text_name = default_lit_sections.lit_prefix; |
11537 | if (! text_name || ! *text_name) | |
11538 | { | |
11539 | text_name = segment_name (current_section); | |
11540 | group_name = elf_group_name (current_section); | |
11541 | linkonce = (current_section->flags & SEC_LINK_ONCE) != 0; | |
11542 | } | |
11543 | ||
11544 | base_name = use_abs_literals ? ".lit4" : ".literal"; | |
11545 | if (group_name) | |
11546 | { | |
4ec9d7d5 | 11547 | name = concat (base_name, ".", group_name, (char *) NULL); |
74869ac7 BW |
11548 | } |
11549 | else if (strncmp (text_name, ".gnu.linkonce.", linkonce_len) == 0) | |
11550 | { | |
11551 | suffix = strchr (text_name + linkonce_len, '.'); | |
11552 | ||
4ec9d7d5 TS |
11553 | name = concat (".gnu.linkonce", base_name, suffix ? suffix : "", |
11554 | (char *) NULL); | |
74869ac7 BW |
11555 | linkonce = TRUE; |
11556 | } | |
11557 | else | |
11558 | { | |
a89c407e SA |
11559 | /* If the section name begins or ends with ".text", then replace |
11560 | that portion instead of appending an additional suffix. */ | |
74869ac7 | 11561 | size_t len = strlen (text_name); |
a89c407e SA |
11562 | if (len >= 5 |
11563 | && (strcmp (text_name + len - 5, ".text") == 0 | |
11564 | || strncmp (text_name, ".text", 5) == 0)) | |
74869ac7 BW |
11565 | len -= 5; |
11566 | ||
add39d23 | 11567 | name = XNEWVEC (char, len + strlen (base_name) + 1); |
a89c407e SA |
11568 | if (strncmp (text_name, ".text", 5) == 0) |
11569 | { | |
11570 | strcpy (name, base_name); | |
11571 | strcat (name, text_name + 5); | |
11572 | } | |
11573 | else | |
11574 | { | |
11575 | strcpy (name, text_name); | |
11576 | strcpy (name + len, base_name); | |
11577 | } | |
b08b5071 | 11578 | } |
e0001a05 | 11579 | |
74869ac7 BW |
11580 | /* Canonicalize section names to allow renaming literal sections. |
11581 | The group name, if any, came from the current text section and | |
11582 | has already been canonicalized. */ | |
11583 | name = tc_canonicalize_symbol_name (name); | |
11584 | ||
11585 | seg = bfd_get_section_by_name_if (stdoutput, name, match_section_group, | |
11586 | (void *) group_name); | |
11587 | if (! seg) | |
e0001a05 | 11588 | { |
74869ac7 BW |
11589 | flagword flags; |
11590 | ||
11591 | seg = subseg_force_new (name, 0); | |
11592 | ||
11593 | if (! use_abs_literals) | |
b08b5071 | 11594 | { |
74869ac7 | 11595 | /* Add the newly created literal segment to the list. */ |
325801bd | 11596 | seg_list *n = XNEW (seg_list); |
b08b5071 | 11597 | n->seg = seg; |
74869ac7 BW |
11598 | n->next = literal_head->next; |
11599 | literal_head->next = n; | |
b08b5071 | 11600 | } |
74869ac7 BW |
11601 | |
11602 | flags = (SEC_HAS_CONTENTS | SEC_READONLY | SEC_ALLOC | SEC_LOAD | |
11603 | | (linkonce ? (SEC_LINK_ONCE | SEC_LINK_DUPLICATES_DISCARD) : 0) | |
11604 | | (use_abs_literals ? SEC_DATA : SEC_CODE)); | |
11605 | ||
11606 | elf_group_name (seg) = group_name; | |
11607 | ||
11608 | bfd_set_section_flags (stdoutput, seg, flags); | |
b08b5071 | 11609 | bfd_set_section_alignment (stdoutput, seg, 2); |
e0001a05 NC |
11610 | } |
11611 | ||
74869ac7 | 11612 | *pcached = seg; |
b08b5071 | 11613 | subseg_set (current_section, current_subsec); |
74869ac7 | 11614 | return seg; |
e0001a05 NC |
11615 | } |
11616 | ||
43cd72b9 BW |
11617 | \f |
11618 | /* Property Tables Stuff. */ | |
11619 | ||
7fa3d080 BW |
11620 | #define XTENSA_INSN_SEC_NAME ".xt.insn" |
11621 | #define XTENSA_LIT_SEC_NAME ".xt.lit" | |
11622 | #define XTENSA_PROP_SEC_NAME ".xt.prop" | |
11623 | ||
11624 | typedef bfd_boolean (*frag_predicate) (const fragS *); | |
11625 | typedef void (*frag_flags_fn) (const fragS *, frag_flags *); | |
11626 | ||
b08b5071 | 11627 | static bfd_boolean get_frag_is_literal (const fragS *); |
7fa3d080 BW |
11628 | static void xtensa_create_property_segments |
11629 | (frag_predicate, frag_predicate, const char *, xt_section_type); | |
11630 | static void xtensa_create_xproperty_segments | |
11631 | (frag_flags_fn, const char *, xt_section_type); | |
532f93bd | 11632 | static bfd_boolean exclude_section_from_property_tables (segT); |
7fa3d080 BW |
11633 | static bfd_boolean section_has_property (segT, frag_predicate); |
11634 | static bfd_boolean section_has_xproperty (segT, frag_flags_fn); | |
11635 | static void add_xt_block_frags | |
542f8b94 | 11636 | (segT, xtensa_block_info **, frag_predicate, frag_predicate); |
7fa3d080 BW |
11637 | static bfd_boolean xtensa_frag_flags_is_empty (const frag_flags *); |
11638 | static void xtensa_frag_flags_init (frag_flags *); | |
11639 | static void get_frag_property_flags (const fragS *, frag_flags *); | |
2f1bf5c1 | 11640 | static flagword frag_flags_to_number (const frag_flags *); |
542f8b94 | 11641 | static void add_xt_prop_frags (segT, xtensa_block_info **, frag_flags_fn); |
7fa3d080 BW |
11642 | |
11643 | /* Set up property tables after relaxation. */ | |
11644 | ||
11645 | void | |
11646 | xtensa_post_relax_hook (void) | |
11647 | { | |
11648 | xtensa_move_seg_list_to_beginning (literal_head); | |
7fa3d080 BW |
11649 | |
11650 | xtensa_find_unmarked_state_frags (); | |
99ded152 | 11651 | xtensa_mark_frags_for_org (); |
6a7eedfe | 11652 | xtensa_mark_difference_of_two_symbols (); |
7fa3d080 | 11653 | |
b29757dc BW |
11654 | xtensa_create_property_segments (get_frag_is_literal, |
11655 | NULL, | |
11656 | XTENSA_LIT_SEC_NAME, | |
11657 | xt_literal_sec); | |
7fa3d080 BW |
11658 | xtensa_create_xproperty_segments (get_frag_property_flags, |
11659 | XTENSA_PROP_SEC_NAME, | |
11660 | xt_prop_sec); | |
11661 | ||
11662 | if (warn_unaligned_branch_targets) | |
11663 | bfd_map_over_sections (stdoutput, xtensa_find_unaligned_branch_targets, 0); | |
11664 | bfd_map_over_sections (stdoutput, xtensa_find_unaligned_loops, 0); | |
11665 | } | |
11666 | ||
11667 | ||
43cd72b9 BW |
11668 | /* This function is only meaningful after xtensa_move_literals. */ |
11669 | ||
11670 | static bfd_boolean | |
7fa3d080 | 11671 | get_frag_is_literal (const fragS *fragP) |
43cd72b9 | 11672 | { |
9c2799c2 | 11673 | gas_assert (fragP != NULL); |
43cd72b9 BW |
11674 | return fragP->tc_frag_data.is_literal; |
11675 | } | |
11676 | ||
11677 | ||
43cd72b9 | 11678 | static void |
7fa3d080 BW |
11679 | xtensa_create_property_segments (frag_predicate property_function, |
11680 | frag_predicate end_property_function, | |
11681 | const char *section_name_base, | |
11682 | xt_section_type sec_type) | |
43cd72b9 BW |
11683 | { |
11684 | segT *seclist; | |
11685 | ||
11686 | /* Walk over all of the current segments. | |
11687 | Walk over each fragment | |
11688 | For each non-empty fragment, | |
11689 | Build a property record (append where possible). */ | |
11690 | ||
11691 | for (seclist = &stdoutput->sections; | |
11692 | seclist && *seclist; | |
11693 | seclist = &(*seclist)->next) | |
11694 | { | |
11695 | segT sec = *seclist; | |
43cd72b9 | 11696 | |
532f93bd | 11697 | if (exclude_section_from_property_tables (sec)) |
43cd72b9 BW |
11698 | continue; |
11699 | ||
11700 | if (section_has_property (sec, property_function)) | |
11701 | { | |
542f8b94 BW |
11702 | segment_info_type *xt_seg_info; |
11703 | xtensa_block_info **xt_blocks; | |
51c8ebc1 | 11704 | segT prop_sec = xtensa_make_property_section (sec, section_name_base); |
542f8b94 BW |
11705 | |
11706 | prop_sec->output_section = prop_sec; | |
11707 | subseg_set (prop_sec, 0); | |
11708 | xt_seg_info = seg_info (prop_sec); | |
11709 | xt_blocks = &xt_seg_info->tc_segment_info_data.blocks[sec_type]; | |
11710 | ||
43cd72b9 | 11711 | /* Walk over all of the frchains here and add new sections. */ |
542f8b94 | 11712 | add_xt_block_frags (sec, xt_blocks, property_function, |
43cd72b9 BW |
11713 | end_property_function); |
11714 | } | |
11715 | } | |
11716 | ||
11717 | /* Now we fill them out.... */ | |
11718 | ||
11719 | for (seclist = &stdoutput->sections; | |
11720 | seclist && *seclist; | |
11721 | seclist = &(*seclist)->next) | |
11722 | { | |
11723 | segment_info_type *seginfo; | |
11724 | xtensa_block_info *block; | |
11725 | segT sec = *seclist; | |
11726 | ||
11727 | seginfo = seg_info (sec); | |
11728 | block = seginfo->tc_segment_info_data.blocks[sec_type]; | |
11729 | ||
11730 | if (block) | |
11731 | { | |
11732 | xtensa_block_info *cur_block; | |
43cd72b9 | 11733 | int num_recs = 0; |
d77b99c9 | 11734 | bfd_size_type rec_size; |
43cd72b9 BW |
11735 | |
11736 | for (cur_block = block; cur_block; cur_block = cur_block->next) | |
11737 | num_recs++; | |
11738 | ||
11739 | rec_size = num_recs * 8; | |
11740 | bfd_set_section_size (stdoutput, sec, rec_size); | |
11741 | ||
43cd72b9 BW |
11742 | if (num_recs) |
11743 | { | |
43cd72b9 | 11744 | char *frag_data; |
542f8b94 | 11745 | int i; |
43cd72b9 | 11746 | |
542f8b94 BW |
11747 | subseg_set (sec, 0); |
11748 | frag_data = frag_more (rec_size); | |
43cd72b9 | 11749 | cur_block = block; |
43cd72b9 BW |
11750 | for (i = 0; i < num_recs; i++) |
11751 | { | |
542f8b94 | 11752 | fixS *fix; |
e0001a05 | 11753 | |
43cd72b9 | 11754 | /* Write the fixup. */ |
9c2799c2 | 11755 | gas_assert (cur_block); |
542f8b94 BW |
11756 | fix = fix_new (frag_now, i * 8, 4, |
11757 | section_symbol (cur_block->sec), | |
11758 | cur_block->offset, | |
11759 | FALSE, BFD_RELOC_32); | |
11760 | fix->fx_file = "<internal>"; | |
43cd72b9 | 11761 | fix->fx_line = 0; |
e0001a05 | 11762 | |
43cd72b9 | 11763 | /* Write the length. */ |
542f8b94 | 11764 | md_number_to_chars (&frag_data[4 + i * 8], |
43cd72b9 BW |
11765 | cur_block->size, 4); |
11766 | cur_block = cur_block->next; | |
11767 | } | |
542f8b94 BW |
11768 | frag_wane (frag_now); |
11769 | frag_new (0); | |
11770 | frag_wane (frag_now); | |
43cd72b9 BW |
11771 | } |
11772 | } | |
11773 | } | |
e0001a05 NC |
11774 | } |
11775 | ||
11776 | ||
7fa3d080 BW |
11777 | static void |
11778 | xtensa_create_xproperty_segments (frag_flags_fn flag_fn, | |
11779 | const char *section_name_base, | |
11780 | xt_section_type sec_type) | |
e0001a05 NC |
11781 | { |
11782 | segT *seclist; | |
11783 | ||
11784 | /* Walk over all of the current segments. | |
43cd72b9 BW |
11785 | Walk over each fragment. |
11786 | For each fragment that has instructions, | |
11787 | build an instruction record (append where possible). */ | |
e0001a05 NC |
11788 | |
11789 | for (seclist = &stdoutput->sections; | |
11790 | seclist && *seclist; | |
11791 | seclist = &(*seclist)->next) | |
11792 | { | |
11793 | segT sec = *seclist; | |
43cd72b9 | 11794 | |
532f93bd | 11795 | if (exclude_section_from_property_tables (sec)) |
43cd72b9 BW |
11796 | continue; |
11797 | ||
11798 | if (section_has_xproperty (sec, flag_fn)) | |
e0001a05 | 11799 | { |
542f8b94 BW |
11800 | segment_info_type *xt_seg_info; |
11801 | xtensa_block_info **xt_blocks; | |
51c8ebc1 | 11802 | segT prop_sec = xtensa_make_property_section (sec, section_name_base); |
542f8b94 BW |
11803 | |
11804 | prop_sec->output_section = prop_sec; | |
11805 | subseg_set (prop_sec, 0); | |
11806 | xt_seg_info = seg_info (prop_sec); | |
11807 | xt_blocks = &xt_seg_info->tc_segment_info_data.blocks[sec_type]; | |
11808 | ||
e0001a05 | 11809 | /* Walk over all of the frchains here and add new sections. */ |
542f8b94 | 11810 | add_xt_prop_frags (sec, xt_blocks, flag_fn); |
e0001a05 NC |
11811 | } |
11812 | } | |
11813 | ||
11814 | /* Now we fill them out.... */ | |
11815 | ||
11816 | for (seclist = &stdoutput->sections; | |
11817 | seclist && *seclist; | |
11818 | seclist = &(*seclist)->next) | |
11819 | { | |
11820 | segment_info_type *seginfo; | |
11821 | xtensa_block_info *block; | |
11822 | segT sec = *seclist; | |
43cd72b9 | 11823 | |
e0001a05 NC |
11824 | seginfo = seg_info (sec); |
11825 | block = seginfo->tc_segment_info_data.blocks[sec_type]; | |
11826 | ||
11827 | if (block) | |
11828 | { | |
11829 | xtensa_block_info *cur_block; | |
43cd72b9 | 11830 | int num_recs = 0; |
d77b99c9 | 11831 | bfd_size_type rec_size; |
e0001a05 NC |
11832 | |
11833 | for (cur_block = block; cur_block; cur_block = cur_block->next) | |
11834 | num_recs++; | |
11835 | ||
43cd72b9 | 11836 | rec_size = num_recs * (8 + 4); |
e0001a05 | 11837 | bfd_set_section_size (stdoutput, sec, rec_size); |
43cd72b9 BW |
11838 | /* elf_section_data (sec)->this_hdr.sh_entsize = 12; */ |
11839 | ||
e0001a05 NC |
11840 | if (num_recs) |
11841 | { | |
e0001a05 | 11842 | char *frag_data; |
542f8b94 | 11843 | int i; |
e0001a05 | 11844 | |
542f8b94 BW |
11845 | subseg_set (sec, 0); |
11846 | frag_data = frag_more (rec_size); | |
e0001a05 | 11847 | cur_block = block; |
e0001a05 NC |
11848 | for (i = 0; i < num_recs; i++) |
11849 | { | |
542f8b94 | 11850 | fixS *fix; |
e0001a05 NC |
11851 | |
11852 | /* Write the fixup. */ | |
9c2799c2 | 11853 | gas_assert (cur_block); |
542f8b94 BW |
11854 | fix = fix_new (frag_now, i * 12, 4, |
11855 | section_symbol (cur_block->sec), | |
11856 | cur_block->offset, | |
11857 | FALSE, BFD_RELOC_32); | |
11858 | fix->fx_file = "<internal>"; | |
e0001a05 NC |
11859 | fix->fx_line = 0; |
11860 | ||
11861 | /* Write the length. */ | |
542f8b94 | 11862 | md_number_to_chars (&frag_data[4 + i * 12], |
e0001a05 | 11863 | cur_block->size, 4); |
542f8b94 | 11864 | md_number_to_chars (&frag_data[8 + i * 12], |
43cd72b9 | 11865 | frag_flags_to_number (&cur_block->flags), |
2f1bf5c1 | 11866 | sizeof (flagword)); |
e0001a05 NC |
11867 | cur_block = cur_block->next; |
11868 | } | |
542f8b94 BW |
11869 | frag_wane (frag_now); |
11870 | frag_new (0); | |
11871 | frag_wane (frag_now); | |
e0001a05 NC |
11872 | } |
11873 | } | |
11874 | } | |
11875 | } | |
11876 | ||
11877 | ||
532f93bd BW |
11878 | static bfd_boolean |
11879 | exclude_section_from_property_tables (segT sec) | |
11880 | { | |
11881 | flagword flags = bfd_get_section_flags (stdoutput, sec); | |
11882 | ||
11883 | /* Sections that don't contribute to the memory footprint are excluded. */ | |
11884 | if ((flags & SEC_DEBUGGING) | |
11885 | || !(flags & SEC_ALLOC) | |
11886 | || (flags & SEC_MERGE)) | |
11887 | return TRUE; | |
11888 | ||
11889 | /* Linker cie and fde optimizations mess up property entries for | |
11890 | eh_frame sections, but there is nothing inside them relevant to | |
11891 | property tables anyway. */ | |
11892 | if (strcmp (sec->name, ".eh_frame") == 0) | |
11893 | return TRUE; | |
11894 | ||
11895 | return FALSE; | |
11896 | } | |
11897 | ||
11898 | ||
7fa3d080 BW |
11899 | static bfd_boolean |
11900 | section_has_property (segT sec, frag_predicate property_function) | |
e0001a05 NC |
11901 | { |
11902 | segment_info_type *seginfo = seg_info (sec); | |
11903 | fragS *fragP; | |
11904 | ||
11905 | if (seginfo && seginfo->frchainP) | |
11906 | { | |
11907 | for (fragP = seginfo->frchainP->frch_root; fragP; fragP = fragP->fr_next) | |
11908 | { | |
11909 | if (property_function (fragP) | |
11910 | && (fragP->fr_type != rs_fill || fragP->fr_fix != 0)) | |
11911 | return TRUE; | |
11912 | } | |
11913 | } | |
11914 | return FALSE; | |
11915 | } | |
11916 | ||
11917 | ||
7fa3d080 BW |
11918 | static bfd_boolean |
11919 | section_has_xproperty (segT sec, frag_flags_fn property_function) | |
43cd72b9 BW |
11920 | { |
11921 | segment_info_type *seginfo = seg_info (sec); | |
11922 | fragS *fragP; | |
11923 | ||
11924 | if (seginfo && seginfo->frchainP) | |
11925 | { | |
11926 | for (fragP = seginfo->frchainP->frch_root; fragP; fragP = fragP->fr_next) | |
11927 | { | |
11928 | frag_flags prop_flags; | |
11929 | property_function (fragP, &prop_flags); | |
11930 | if (!xtensa_frag_flags_is_empty (&prop_flags)) | |
11931 | return TRUE; | |
11932 | } | |
11933 | } | |
11934 | return FALSE; | |
11935 | } | |
11936 | ||
11937 | ||
e0001a05 NC |
11938 | /* Two types of block sections exist right now: literal and insns. */ |
11939 | ||
7fa3d080 BW |
11940 | static void |
11941 | add_xt_block_frags (segT sec, | |
7fa3d080 BW |
11942 | xtensa_block_info **xt_block, |
11943 | frag_predicate property_function, | |
11944 | frag_predicate end_property_function) | |
e0001a05 | 11945 | { |
e0001a05 NC |
11946 | fragS *fragP; |
11947 | ||
e0001a05 NC |
11948 | /* Build it if needed. */ |
11949 | while (*xt_block != NULL) | |
11950 | xt_block = &(*xt_block)->next; | |
11951 | /* We are either at NULL at the beginning or at the end. */ | |
11952 | ||
11953 | /* Walk through the frags. */ | |
542f8b94 | 11954 | if (seg_info (sec)->frchainP) |
e0001a05 | 11955 | { |
542f8b94 | 11956 | for (fragP = seg_info (sec)->frchainP->frch_root; |
e0001a05 NC |
11957 | fragP; |
11958 | fragP = fragP->fr_next) | |
11959 | { | |
11960 | if (property_function (fragP) | |
11961 | && (fragP->fr_type != rs_fill || fragP->fr_fix != 0)) | |
11962 | { | |
11963 | if (*xt_block != NULL) | |
11964 | { | |
11965 | if ((*xt_block)->offset + (*xt_block)->size | |
11966 | == fragP->fr_address) | |
11967 | (*xt_block)->size += fragP->fr_fix; | |
11968 | else | |
11969 | xt_block = &((*xt_block)->next); | |
11970 | } | |
11971 | if (*xt_block == NULL) | |
11972 | { | |
325801bd | 11973 | xtensa_block_info *new_block = XNEW (xtensa_block_info); |
43cd72b9 BW |
11974 | new_block->sec = sec; |
11975 | new_block->offset = fragP->fr_address; | |
11976 | new_block->size = fragP->fr_fix; | |
11977 | new_block->next = NULL; | |
11978 | xtensa_frag_flags_init (&new_block->flags); | |
11979 | *xt_block = new_block; | |
11980 | } | |
11981 | if (end_property_function | |
11982 | && end_property_function (fragP)) | |
11983 | { | |
11984 | xt_block = &((*xt_block)->next); | |
11985 | } | |
11986 | } | |
11987 | } | |
11988 | } | |
11989 | } | |
11990 | ||
11991 | ||
11992 | /* Break the encapsulation of add_xt_prop_frags here. */ | |
11993 | ||
7fa3d080 BW |
11994 | static bfd_boolean |
11995 | xtensa_frag_flags_is_empty (const frag_flags *prop_flags) | |
43cd72b9 BW |
11996 | { |
11997 | if (prop_flags->is_literal | |
11998 | || prop_flags->is_insn | |
11999 | || prop_flags->is_data | |
12000 | || prop_flags->is_unreachable) | |
12001 | return FALSE; | |
12002 | return TRUE; | |
12003 | } | |
12004 | ||
12005 | ||
7fa3d080 BW |
12006 | static void |
12007 | xtensa_frag_flags_init (frag_flags *prop_flags) | |
43cd72b9 BW |
12008 | { |
12009 | memset (prop_flags, 0, sizeof (frag_flags)); | |
12010 | } | |
12011 | ||
12012 | ||
7fa3d080 BW |
12013 | static void |
12014 | get_frag_property_flags (const fragS *fragP, frag_flags *prop_flags) | |
43cd72b9 BW |
12015 | { |
12016 | xtensa_frag_flags_init (prop_flags); | |
12017 | if (fragP->tc_frag_data.is_literal) | |
12018 | prop_flags->is_literal = TRUE; | |
99ded152 BW |
12019 | if (fragP->tc_frag_data.is_specific_opcode |
12020 | || fragP->tc_frag_data.is_no_transform) | |
1f7efbae BW |
12021 | { |
12022 | prop_flags->is_no_transform = TRUE; | |
12023 | if (xtensa_frag_flags_is_empty (prop_flags)) | |
12024 | prop_flags->is_data = TRUE; | |
12025 | } | |
43cd72b9 | 12026 | if (fragP->tc_frag_data.is_unreachable) |
7fa3d080 | 12027 | prop_flags->is_unreachable = TRUE; |
43cd72b9 BW |
12028 | else if (fragP->tc_frag_data.is_insn) |
12029 | { | |
12030 | prop_flags->is_insn = TRUE; | |
12031 | if (fragP->tc_frag_data.is_loop_target) | |
12032 | prop_flags->insn.is_loop_target = TRUE; | |
12033 | if (fragP->tc_frag_data.is_branch_target) | |
12034 | prop_flags->insn.is_branch_target = TRUE; | |
43cd72b9 BW |
12035 | if (fragP->tc_frag_data.is_no_density) |
12036 | prop_flags->insn.is_no_density = TRUE; | |
12037 | if (fragP->tc_frag_data.use_absolute_literals) | |
12038 | prop_flags->insn.is_abslit = TRUE; | |
12039 | } | |
12040 | if (fragP->tc_frag_data.is_align) | |
12041 | { | |
12042 | prop_flags->is_align = TRUE; | |
12043 | prop_flags->alignment = fragP->tc_frag_data.alignment; | |
12044 | if (xtensa_frag_flags_is_empty (prop_flags)) | |
12045 | prop_flags->is_data = TRUE; | |
12046 | } | |
12047 | } | |
12048 | ||
12049 | ||
2f1bf5c1 | 12050 | static flagword |
7fa3d080 | 12051 | frag_flags_to_number (const frag_flags *prop_flags) |
43cd72b9 | 12052 | { |
2f1bf5c1 | 12053 | flagword num = 0; |
43cd72b9 BW |
12054 | if (prop_flags->is_literal) |
12055 | num |= XTENSA_PROP_LITERAL; | |
12056 | if (prop_flags->is_insn) | |
12057 | num |= XTENSA_PROP_INSN; | |
12058 | if (prop_flags->is_data) | |
12059 | num |= XTENSA_PROP_DATA; | |
12060 | if (prop_flags->is_unreachable) | |
12061 | num |= XTENSA_PROP_UNREACHABLE; | |
12062 | if (prop_flags->insn.is_loop_target) | |
12063 | num |= XTENSA_PROP_INSN_LOOP_TARGET; | |
12064 | if (prop_flags->insn.is_branch_target) | |
12065 | { | |
12066 | num |= XTENSA_PROP_INSN_BRANCH_TARGET; | |
12067 | num = SET_XTENSA_PROP_BT_ALIGN (num, prop_flags->insn.bt_align_priority); | |
12068 | } | |
12069 | ||
12070 | if (prop_flags->insn.is_no_density) | |
12071 | num |= XTENSA_PROP_INSN_NO_DENSITY; | |
99ded152 BW |
12072 | if (prop_flags->is_no_transform) |
12073 | num |= XTENSA_PROP_NO_TRANSFORM; | |
43cd72b9 BW |
12074 | if (prop_flags->insn.is_no_reorder) |
12075 | num |= XTENSA_PROP_INSN_NO_REORDER; | |
12076 | if (prop_flags->insn.is_abslit) | |
12077 | num |= XTENSA_PROP_INSN_ABSLIT; | |
12078 | ||
12079 | if (prop_flags->is_align) | |
12080 | { | |
12081 | num |= XTENSA_PROP_ALIGN; | |
12082 | num = SET_XTENSA_PROP_ALIGNMENT (num, prop_flags->alignment); | |
12083 | } | |
12084 | ||
12085 | return num; | |
12086 | } | |
12087 | ||
12088 | ||
12089 | static bfd_boolean | |
7fa3d080 BW |
12090 | xtensa_frag_flags_combinable (const frag_flags *prop_flags_1, |
12091 | const frag_flags *prop_flags_2) | |
43cd72b9 BW |
12092 | { |
12093 | /* Cannot combine with an end marker. */ | |
12094 | ||
12095 | if (prop_flags_1->is_literal != prop_flags_2->is_literal) | |
12096 | return FALSE; | |
12097 | if (prop_flags_1->is_insn != prop_flags_2->is_insn) | |
12098 | return FALSE; | |
12099 | if (prop_flags_1->is_data != prop_flags_2->is_data) | |
12100 | return FALSE; | |
12101 | ||
12102 | if (prop_flags_1->is_insn) | |
12103 | { | |
12104 | /* Properties of the beginning of the frag. */ | |
12105 | if (prop_flags_2->insn.is_loop_target) | |
12106 | return FALSE; | |
12107 | if (prop_flags_2->insn.is_branch_target) | |
12108 | return FALSE; | |
12109 | if (prop_flags_1->insn.is_no_density != | |
12110 | prop_flags_2->insn.is_no_density) | |
12111 | return FALSE; | |
99ded152 BW |
12112 | if (prop_flags_1->is_no_transform != |
12113 | prop_flags_2->is_no_transform) | |
43cd72b9 BW |
12114 | return FALSE; |
12115 | if (prop_flags_1->insn.is_no_reorder != | |
12116 | prop_flags_2->insn.is_no_reorder) | |
12117 | return FALSE; | |
12118 | if (prop_flags_1->insn.is_abslit != | |
12119 | prop_flags_2->insn.is_abslit) | |
12120 | return FALSE; | |
12121 | } | |
12122 | ||
12123 | if (prop_flags_1->is_align) | |
12124 | return FALSE; | |
12125 | ||
12126 | return TRUE; | |
12127 | } | |
12128 | ||
12129 | ||
7fa3d080 BW |
12130 | static bfd_vma |
12131 | xt_block_aligned_size (const xtensa_block_info *xt_block) | |
43cd72b9 BW |
12132 | { |
12133 | bfd_vma end_addr; | |
d77b99c9 | 12134 | unsigned align_bits; |
43cd72b9 BW |
12135 | |
12136 | if (!xt_block->flags.is_align) | |
12137 | return xt_block->size; | |
12138 | ||
12139 | end_addr = xt_block->offset + xt_block->size; | |
12140 | align_bits = xt_block->flags.alignment; | |
12141 | end_addr = ((end_addr + ((1 << align_bits) -1)) >> align_bits) << align_bits; | |
12142 | return end_addr - xt_block->offset; | |
12143 | } | |
12144 | ||
12145 | ||
12146 | static bfd_boolean | |
7fa3d080 BW |
12147 | xtensa_xt_block_combine (xtensa_block_info *xt_block, |
12148 | const xtensa_block_info *xt_block_2) | |
43cd72b9 BW |
12149 | { |
12150 | if (xt_block->sec != xt_block_2->sec) | |
12151 | return FALSE; | |
12152 | if (xt_block->offset + xt_block_aligned_size (xt_block) | |
12153 | != xt_block_2->offset) | |
12154 | return FALSE; | |
12155 | ||
12156 | if (xt_block_2->size == 0 | |
12157 | && (!xt_block_2->flags.is_unreachable | |
12158 | || xt_block->flags.is_unreachable)) | |
12159 | { | |
12160 | if (xt_block_2->flags.is_align | |
12161 | && xt_block->flags.is_align) | |
12162 | { | |
12163 | /* Nothing needed. */ | |
12164 | if (xt_block->flags.alignment >= xt_block_2->flags.alignment) | |
12165 | return TRUE; | |
12166 | } | |
12167 | else | |
12168 | { | |
12169 | if (xt_block_2->flags.is_align) | |
12170 | { | |
12171 | /* Push alignment to previous entry. */ | |
12172 | xt_block->flags.is_align = xt_block_2->flags.is_align; | |
12173 | xt_block->flags.alignment = xt_block_2->flags.alignment; | |
12174 | } | |
12175 | return TRUE; | |
12176 | } | |
12177 | } | |
12178 | if (!xtensa_frag_flags_combinable (&xt_block->flags, | |
12179 | &xt_block_2->flags)) | |
12180 | return FALSE; | |
12181 | ||
12182 | xt_block->size += xt_block_2->size; | |
12183 | ||
12184 | if (xt_block_2->flags.is_align) | |
12185 | { | |
12186 | xt_block->flags.is_align = TRUE; | |
12187 | xt_block->flags.alignment = xt_block_2->flags.alignment; | |
12188 | } | |
12189 | ||
12190 | return TRUE; | |
12191 | } | |
12192 | ||
12193 | ||
7fa3d080 BW |
12194 | static void |
12195 | add_xt_prop_frags (segT sec, | |
7fa3d080 BW |
12196 | xtensa_block_info **xt_block, |
12197 | frag_flags_fn property_function) | |
43cd72b9 | 12198 | { |
43cd72b9 BW |
12199 | fragS *fragP; |
12200 | ||
43cd72b9 BW |
12201 | /* Build it if needed. */ |
12202 | while (*xt_block != NULL) | |
12203 | { | |
12204 | xt_block = &(*xt_block)->next; | |
12205 | } | |
12206 | /* We are either at NULL at the beginning or at the end. */ | |
12207 | ||
12208 | /* Walk through the frags. */ | |
542f8b94 | 12209 | if (seg_info (sec)->frchainP) |
43cd72b9 | 12210 | { |
542f8b94 | 12211 | for (fragP = seg_info (sec)->frchainP->frch_root; fragP; |
43cd72b9 BW |
12212 | fragP = fragP->fr_next) |
12213 | { | |
12214 | xtensa_block_info tmp_block; | |
12215 | tmp_block.sec = sec; | |
12216 | tmp_block.offset = fragP->fr_address; | |
12217 | tmp_block.size = fragP->fr_fix; | |
12218 | tmp_block.next = NULL; | |
12219 | property_function (fragP, &tmp_block.flags); | |
12220 | ||
12221 | if (!xtensa_frag_flags_is_empty (&tmp_block.flags)) | |
12222 | /* && fragP->fr_fix != 0) */ | |
12223 | { | |
12224 | if ((*xt_block) == NULL | |
12225 | || !xtensa_xt_block_combine (*xt_block, &tmp_block)) | |
12226 | { | |
12227 | xtensa_block_info *new_block; | |
12228 | if ((*xt_block) != NULL) | |
12229 | xt_block = &(*xt_block)->next; | |
325801bd | 12230 | new_block = XNEW (xtensa_block_info); |
43cd72b9 BW |
12231 | *new_block = tmp_block; |
12232 | *xt_block = new_block; | |
12233 | } | |
12234 | } | |
12235 | } | |
12236 | } | |
12237 | } | |
12238 | ||
12239 | \f | |
12240 | /* op_placement_info_table */ | |
12241 | ||
12242 | /* op_placement_info makes it easier to determine which | |
12243 | ops can go in which slots. */ | |
12244 | ||
12245 | static void | |
7fa3d080 | 12246 | init_op_placement_info_table (void) |
43cd72b9 BW |
12247 | { |
12248 | xtensa_isa isa = xtensa_default_isa; | |
12249 | xtensa_insnbuf ibuf = xtensa_insnbuf_alloc (isa); | |
12250 | xtensa_opcode opcode; | |
12251 | xtensa_format fmt; | |
12252 | int slot; | |
12253 | int num_opcodes = xtensa_isa_num_opcodes (isa); | |
12254 | ||
325801bd | 12255 | op_placement_table = XNEWVEC (op_placement_info, num_opcodes); |
9c2799c2 | 12256 | gas_assert (xtensa_isa_num_formats (isa) < MAX_FORMATS); |
43cd72b9 BW |
12257 | |
12258 | for (opcode = 0; opcode < num_opcodes; opcode++) | |
12259 | { | |
12260 | op_placement_info *opi = &op_placement_table[opcode]; | |
12261 | /* FIXME: Make tinsn allocation dynamic. */ | |
51add5c3 | 12262 | if (xtensa_opcode_num_operands (isa, opcode) > MAX_INSN_ARGS) |
43cd72b9 | 12263 | as_fatal (_("too many operands in instruction")); |
43cd72b9 BW |
12264 | opi->narrowest = XTENSA_UNDEFINED; |
12265 | opi->narrowest_size = 0x7F; | |
b2d179be | 12266 | opi->narrowest_slot = 0; |
43cd72b9 BW |
12267 | opi->formats = 0; |
12268 | opi->num_formats = 0; | |
12269 | opi->issuef = 0; | |
12270 | for (fmt = 0; fmt < xtensa_isa_num_formats (isa); fmt++) | |
12271 | { | |
12272 | opi->slots[fmt] = 0; | |
12273 | for (slot = 0; slot < xtensa_format_num_slots (isa, fmt); slot++) | |
12274 | { | |
12275 | if (xtensa_opcode_encode (isa, fmt, slot, ibuf, opcode) == 0) | |
12276 | { | |
12277 | int fmt_length = xtensa_format_length (isa, fmt); | |
12278 | opi->issuef++; | |
12279 | set_bit (fmt, opi->formats); | |
12280 | set_bit (slot, opi->slots[fmt]); | |
a02728c8 BW |
12281 | if (fmt_length < opi->narrowest_size |
12282 | || (fmt_length == opi->narrowest_size | |
12283 | && (xtensa_format_num_slots (isa, fmt) | |
12284 | < xtensa_format_num_slots (isa, | |
12285 | opi->narrowest)))) | |
43cd72b9 BW |
12286 | { |
12287 | opi->narrowest = fmt; | |
12288 | opi->narrowest_size = fmt_length; | |
b2d179be | 12289 | opi->narrowest_slot = slot; |
43cd72b9 | 12290 | } |
e0001a05 NC |
12291 | } |
12292 | } | |
43cd72b9 BW |
12293 | if (opi->formats) |
12294 | opi->num_formats++; | |
e0001a05 NC |
12295 | } |
12296 | } | |
43cd72b9 BW |
12297 | xtensa_insnbuf_free (isa, ibuf); |
12298 | } | |
12299 | ||
12300 | ||
12301 | bfd_boolean | |
7fa3d080 | 12302 | opcode_fits_format_slot (xtensa_opcode opcode, xtensa_format fmt, int slot) |
43cd72b9 BW |
12303 | { |
12304 | return bit_is_set (slot, op_placement_table[opcode].slots[fmt]); | |
12305 | } | |
12306 | ||
12307 | ||
12308 | /* If the opcode is available in a single slot format, return its size. */ | |
12309 | ||
7fa3d080 BW |
12310 | static int |
12311 | xg_get_single_size (xtensa_opcode opcode) | |
43cd72b9 | 12312 | { |
b2d179be | 12313 | return op_placement_table[opcode].narrowest_size; |
43cd72b9 BW |
12314 | } |
12315 | ||
12316 | ||
7fa3d080 BW |
12317 | static xtensa_format |
12318 | xg_get_single_format (xtensa_opcode opcode) | |
43cd72b9 | 12319 | { |
b2d179be BW |
12320 | return op_placement_table[opcode].narrowest; |
12321 | } | |
12322 | ||
12323 | ||
12324 | static int | |
12325 | xg_get_single_slot (xtensa_opcode opcode) | |
12326 | { | |
12327 | return op_placement_table[opcode].narrowest_slot; | |
e0001a05 NC |
12328 | } |
12329 | ||
12330 | \f | |
12331 | /* Instruction Stack Functions (from "xtensa-istack.h"). */ | |
12332 | ||
12333 | void | |
7fa3d080 | 12334 | istack_init (IStack *stack) |
e0001a05 | 12335 | { |
e0001a05 NC |
12336 | stack->ninsn = 0; |
12337 | } | |
12338 | ||
12339 | ||
12340 | bfd_boolean | |
7fa3d080 | 12341 | istack_empty (IStack *stack) |
e0001a05 NC |
12342 | { |
12343 | return (stack->ninsn == 0); | |
12344 | } | |
12345 | ||
12346 | ||
12347 | bfd_boolean | |
7fa3d080 | 12348 | istack_full (IStack *stack) |
e0001a05 NC |
12349 | { |
12350 | return (stack->ninsn == MAX_ISTACK); | |
12351 | } | |
12352 | ||
12353 | ||
12354 | /* Return a pointer to the top IStack entry. | |
43cd72b9 | 12355 | It is an error to call this if istack_empty () is TRUE. */ |
e0001a05 NC |
12356 | |
12357 | TInsn * | |
7fa3d080 | 12358 | istack_top (IStack *stack) |
e0001a05 NC |
12359 | { |
12360 | int rec = stack->ninsn - 1; | |
9c2799c2 | 12361 | gas_assert (!istack_empty (stack)); |
e0001a05 NC |
12362 | return &stack->insn[rec]; |
12363 | } | |
12364 | ||
12365 | ||
12366 | /* Add a new TInsn to an IStack. | |
43cd72b9 | 12367 | It is an error to call this if istack_full () is TRUE. */ |
e0001a05 NC |
12368 | |
12369 | void | |
7fa3d080 | 12370 | istack_push (IStack *stack, TInsn *insn) |
e0001a05 NC |
12371 | { |
12372 | int rec = stack->ninsn; | |
9c2799c2 | 12373 | gas_assert (!istack_full (stack)); |
43cd72b9 | 12374 | stack->insn[rec] = *insn; |
e0001a05 NC |
12375 | stack->ninsn++; |
12376 | } | |
12377 | ||
12378 | ||
12379 | /* Clear space for the next TInsn on the IStack and return a pointer | |
43cd72b9 | 12380 | to it. It is an error to call this if istack_full () is TRUE. */ |
e0001a05 NC |
12381 | |
12382 | TInsn * | |
7fa3d080 | 12383 | istack_push_space (IStack *stack) |
e0001a05 NC |
12384 | { |
12385 | int rec = stack->ninsn; | |
12386 | TInsn *insn; | |
9c2799c2 | 12387 | gas_assert (!istack_full (stack)); |
e0001a05 | 12388 | insn = &stack->insn[rec]; |
60242db2 | 12389 | tinsn_init (insn); |
e0001a05 NC |
12390 | stack->ninsn++; |
12391 | return insn; | |
12392 | } | |
12393 | ||
12394 | ||
12395 | /* Remove the last pushed instruction. It is an error to call this if | |
43cd72b9 | 12396 | istack_empty () returns TRUE. */ |
e0001a05 NC |
12397 | |
12398 | void | |
7fa3d080 | 12399 | istack_pop (IStack *stack) |
e0001a05 NC |
12400 | { |
12401 | int rec = stack->ninsn - 1; | |
9c2799c2 | 12402 | gas_assert (!istack_empty (stack)); |
e0001a05 | 12403 | stack->ninsn--; |
60242db2 | 12404 | tinsn_init (&stack->insn[rec]); |
e0001a05 NC |
12405 | } |
12406 | ||
12407 | \f | |
12408 | /* TInsn functions. */ | |
12409 | ||
12410 | void | |
7fa3d080 | 12411 | tinsn_init (TInsn *dst) |
e0001a05 NC |
12412 | { |
12413 | memset (dst, 0, sizeof (TInsn)); | |
12414 | } | |
12415 | ||
12416 | ||
43cd72b9 | 12417 | /* Return TRUE if ANY of the operands in the insn are symbolic. */ |
e0001a05 NC |
12418 | |
12419 | static bfd_boolean | |
7fa3d080 | 12420 | tinsn_has_symbolic_operands (const TInsn *insn) |
e0001a05 NC |
12421 | { |
12422 | int i; | |
12423 | int n = insn->ntok; | |
12424 | ||
9c2799c2 | 12425 | gas_assert (insn->insn_type == ITYPE_INSN); |
e0001a05 NC |
12426 | |
12427 | for (i = 0; i < n; ++i) | |
12428 | { | |
12429 | switch (insn->tok[i].X_op) | |
12430 | { | |
12431 | case O_register: | |
12432 | case O_constant: | |
12433 | break; | |
12434 | default: | |
12435 | return TRUE; | |
12436 | } | |
12437 | } | |
12438 | return FALSE; | |
12439 | } | |
12440 | ||
12441 | ||
12442 | bfd_boolean | |
7fa3d080 | 12443 | tinsn_has_invalid_symbolic_operands (const TInsn *insn) |
e0001a05 | 12444 | { |
43cd72b9 | 12445 | xtensa_isa isa = xtensa_default_isa; |
e0001a05 NC |
12446 | int i; |
12447 | int n = insn->ntok; | |
12448 | ||
9c2799c2 | 12449 | gas_assert (insn->insn_type == ITYPE_INSN); |
e0001a05 NC |
12450 | |
12451 | for (i = 0; i < n; ++i) | |
12452 | { | |
12453 | switch (insn->tok[i].X_op) | |
12454 | { | |
12455 | case O_register: | |
12456 | case O_constant: | |
12457 | break; | |
43cd72b9 BW |
12458 | case O_big: |
12459 | case O_illegal: | |
12460 | case O_absent: | |
12461 | /* Errors for these types are caught later. */ | |
12462 | break; | |
12463 | case O_hi16: | |
12464 | case O_lo16: | |
e0001a05 | 12465 | default: |
43cd72b9 BW |
12466 | /* Symbolic immediates are only allowed on the last immediate |
12467 | operand. At this time, CONST16 is the only opcode where we | |
e7da6241 | 12468 | support non-PC-relative relocations. */ |
43cd72b9 BW |
12469 | if (i != get_relaxable_immed (insn->opcode) |
12470 | || (xtensa_operand_is_PCrelative (isa, insn->opcode, i) != 1 | |
12471 | && insn->opcode != xtensa_const16_opcode)) | |
12472 | { | |
431ad2d0 | 12473 | as_bad (_("invalid symbolic operand")); |
43cd72b9 BW |
12474 | return TRUE; |
12475 | } | |
e0001a05 NC |
12476 | } |
12477 | } | |
12478 | return FALSE; | |
12479 | } | |
12480 | ||
12481 | ||
12482 | /* For assembly code with complex expressions (e.g. subtraction), | |
12483 | we have to build them in the literal pool so that | |
12484 | their results are calculated correctly after relaxation. | |
12485 | The relaxation only handles expressions that | |
12486 | boil down to SYMBOL + OFFSET. */ | |
12487 | ||
12488 | static bfd_boolean | |
7fa3d080 | 12489 | tinsn_has_complex_operands (const TInsn *insn) |
e0001a05 NC |
12490 | { |
12491 | int i; | |
12492 | int n = insn->ntok; | |
9c2799c2 | 12493 | gas_assert (insn->insn_type == ITYPE_INSN); |
e0001a05 NC |
12494 | for (i = 0; i < n; ++i) |
12495 | { | |
12496 | switch (insn->tok[i].X_op) | |
12497 | { | |
12498 | case O_register: | |
12499 | case O_constant: | |
12500 | case O_symbol: | |
43cd72b9 BW |
12501 | case O_lo16: |
12502 | case O_hi16: | |
e0001a05 NC |
12503 | break; |
12504 | default: | |
12505 | return TRUE; | |
12506 | } | |
12507 | } | |
12508 | return FALSE; | |
12509 | } | |
12510 | ||
12511 | ||
b2d179be BW |
12512 | /* Encode a TInsn opcode and its constant operands into slotbuf. |
12513 | Return TRUE if there is a symbol in the immediate field. This | |
12514 | function assumes that: | |
12515 | 1) The number of operands are correct. | |
12516 | 2) The insn_type is ITYPE_INSN. | |
12517 | 3) The opcode can be encoded in the specified format and slot. | |
12518 | 4) Operands are either O_constant or O_symbol, and all constants fit. */ | |
43cd72b9 BW |
12519 | |
12520 | static bfd_boolean | |
7fa3d080 BW |
12521 | tinsn_to_slotbuf (xtensa_format fmt, |
12522 | int slot, | |
12523 | TInsn *tinsn, | |
12524 | xtensa_insnbuf slotbuf) | |
43cd72b9 BW |
12525 | { |
12526 | xtensa_isa isa = xtensa_default_isa; | |
12527 | xtensa_opcode opcode = tinsn->opcode; | |
12528 | bfd_boolean has_fixup = FALSE; | |
12529 | int noperands = xtensa_opcode_num_operands (isa, opcode); | |
12530 | int i; | |
12531 | ||
9c2799c2 | 12532 | gas_assert (tinsn->insn_type == ITYPE_INSN); |
43cd72b9 BW |
12533 | if (noperands != tinsn->ntok) |
12534 | as_fatal (_("operand number mismatch")); | |
12535 | ||
12536 | if (xtensa_opcode_encode (isa, fmt, slot, slotbuf, opcode)) | |
12537 | { | |
12538 | as_bad (_("cannot encode opcode \"%s\" in the given format \"%s\""), | |
12539 | xtensa_opcode_name (isa, opcode), xtensa_format_name (isa, fmt)); | |
12540 | return FALSE; | |
12541 | } | |
12542 | ||
12543 | for (i = 0; i < noperands; i++) | |
12544 | { | |
91d6fa6a | 12545 | expressionS *exp = &tinsn->tok[i]; |
d77b99c9 BW |
12546 | int rc; |
12547 | unsigned line; | |
3b4dbbbf | 12548 | const char *file_name; |
43cd72b9 BW |
12549 | uint32 opnd_value; |
12550 | ||
91d6fa6a | 12551 | switch (exp->X_op) |
43cd72b9 BW |
12552 | { |
12553 | case O_register: | |
12554 | if (xtensa_operand_is_visible (isa, opcode, i) == 0) | |
12555 | break; | |
12556 | /* The register number has already been checked in | |
12557 | expression_maybe_register, so we don't need to check here. */ | |
91d6fa6a | 12558 | opnd_value = exp->X_add_number; |
43cd72b9 BW |
12559 | (void) xtensa_operand_encode (isa, opcode, i, &opnd_value); |
12560 | rc = xtensa_operand_set_field (isa, opcode, i, fmt, slot, slotbuf, | |
12561 | opnd_value); | |
12562 | if (rc != 0) | |
12563 | as_warn (_("xtensa-isa failure: %s"), xtensa_isa_error_msg (isa)); | |
12564 | break; | |
12565 | ||
12566 | case O_constant: | |
12567 | if (xtensa_operand_is_visible (isa, opcode, i) == 0) | |
12568 | break; | |
3b4dbbbf | 12569 | file_name = as_where (&line); |
43cd72b9 BW |
12570 | /* It is a constant and we called this function |
12571 | then we have to try to fit it. */ | |
12572 | xtensa_insnbuf_set_operand (slotbuf, fmt, slot, opcode, i, | |
91d6fa6a | 12573 | exp->X_add_number, file_name, line); |
e0001a05 NC |
12574 | break; |
12575 | ||
e0001a05 NC |
12576 | default: |
12577 | has_fixup = TRUE; | |
12578 | break; | |
12579 | } | |
12580 | } | |
43cd72b9 | 12581 | |
e0001a05 NC |
12582 | return has_fixup; |
12583 | } | |
12584 | ||
12585 | ||
b2d179be BW |
12586 | /* Encode a single TInsn into an insnbuf. If the opcode can only be encoded |
12587 | into a multi-slot instruction, fill the other slots with NOPs. | |
12588 | Return TRUE if there is a symbol in the immediate field. See also the | |
12589 | assumptions listed for tinsn_to_slotbuf. */ | |
12590 | ||
12591 | static bfd_boolean | |
12592 | tinsn_to_insnbuf (TInsn *tinsn, xtensa_insnbuf insnbuf) | |
12593 | { | |
12594 | static xtensa_insnbuf slotbuf = 0; | |
12595 | static vliw_insn vinsn; | |
12596 | xtensa_isa isa = xtensa_default_isa; | |
12597 | bfd_boolean has_fixup = FALSE; | |
12598 | int i; | |
12599 | ||
12600 | if (!slotbuf) | |
12601 | { | |
12602 | slotbuf = xtensa_insnbuf_alloc (isa); | |
12603 | xg_init_vinsn (&vinsn); | |
12604 | } | |
12605 | ||
12606 | xg_clear_vinsn (&vinsn); | |
12607 | ||
12608 | bundle_tinsn (tinsn, &vinsn); | |
12609 | ||
12610 | xtensa_format_encode (isa, vinsn.format, insnbuf); | |
12611 | ||
12612 | for (i = 0; i < vinsn.num_slots; i++) | |
12613 | { | |
12614 | /* Only one slot may have a fix-up because the rest contains NOPs. */ | |
12615 | has_fixup |= | |
12616 | tinsn_to_slotbuf (vinsn.format, i, &vinsn.slots[i], vinsn.slotbuf[i]); | |
12617 | xtensa_format_set_slot (isa, vinsn.format, i, insnbuf, vinsn.slotbuf[i]); | |
12618 | } | |
12619 | ||
12620 | return has_fixup; | |
12621 | } | |
12622 | ||
12623 | ||
43cd72b9 | 12624 | /* Check the instruction arguments. Return TRUE on failure. */ |
e0001a05 | 12625 | |
7fa3d080 BW |
12626 | static bfd_boolean |
12627 | tinsn_check_arguments (const TInsn *insn) | |
e0001a05 NC |
12628 | { |
12629 | xtensa_isa isa = xtensa_default_isa; | |
12630 | xtensa_opcode opcode = insn->opcode; | |
6dc6b655 BW |
12631 | xtensa_regfile t1_regfile, t2_regfile; |
12632 | int t1_reg, t2_reg; | |
12633 | int t1_base_reg, t1_last_reg; | |
12634 | int t2_base_reg, t2_last_reg; | |
12635 | char t1_inout, t2_inout; | |
12636 | int i, j; | |
e0001a05 NC |
12637 | |
12638 | if (opcode == XTENSA_UNDEFINED) | |
12639 | { | |
12640 | as_bad (_("invalid opcode")); | |
12641 | return TRUE; | |
12642 | } | |
12643 | ||
43cd72b9 | 12644 | if (xtensa_opcode_num_operands (isa, opcode) > insn->ntok) |
e0001a05 NC |
12645 | { |
12646 | as_bad (_("too few operands")); | |
12647 | return TRUE; | |
12648 | } | |
12649 | ||
43cd72b9 | 12650 | if (xtensa_opcode_num_operands (isa, opcode) < insn->ntok) |
e0001a05 NC |
12651 | { |
12652 | as_bad (_("too many operands")); | |
12653 | return TRUE; | |
12654 | } | |
6dc6b655 BW |
12655 | |
12656 | /* Check registers. */ | |
12657 | for (j = 0; j < insn->ntok; j++) | |
12658 | { | |
12659 | if (xtensa_operand_is_register (isa, insn->opcode, j) != 1) | |
12660 | continue; | |
12661 | ||
12662 | t2_regfile = xtensa_operand_regfile (isa, insn->opcode, j); | |
12663 | t2_base_reg = insn->tok[j].X_add_number; | |
12664 | t2_last_reg | |
12665 | = t2_base_reg + xtensa_operand_num_regs (isa, insn->opcode, j); | |
12666 | ||
12667 | for (i = 0; i < insn->ntok; i++) | |
12668 | { | |
12669 | if (i == j) | |
12670 | continue; | |
12671 | ||
12672 | if (xtensa_operand_is_register (isa, insn->opcode, i) != 1) | |
12673 | continue; | |
12674 | ||
12675 | t1_regfile = xtensa_operand_regfile (isa, insn->opcode, i); | |
12676 | ||
12677 | if (t1_regfile != t2_regfile) | |
12678 | continue; | |
12679 | ||
12680 | t1_inout = xtensa_operand_inout (isa, insn->opcode, i); | |
12681 | t2_inout = xtensa_operand_inout (isa, insn->opcode, j); | |
12682 | ||
12683 | t1_base_reg = insn->tok[i].X_add_number; | |
12684 | t1_last_reg = (t1_base_reg | |
12685 | + xtensa_operand_num_regs (isa, insn->opcode, i)); | |
12686 | ||
12687 | for (t1_reg = t1_base_reg; t1_reg < t1_last_reg; t1_reg++) | |
12688 | { | |
12689 | for (t2_reg = t2_base_reg; t2_reg < t2_last_reg; t2_reg++) | |
12690 | { | |
12691 | if (t1_reg != t2_reg) | |
12692 | continue; | |
12693 | ||
12694 | if (t1_inout != 'i' && t2_inout != 'i') | |
12695 | { | |
12696 | as_bad (_("multiple writes to the same register")); | |
12697 | return TRUE; | |
12698 | } | |
12699 | } | |
12700 | } | |
12701 | } | |
12702 | } | |
e0001a05 NC |
12703 | return FALSE; |
12704 | } | |
12705 | ||
12706 | ||
12707 | /* Load an instruction from its encoded form. */ | |
12708 | ||
12709 | static void | |
7fa3d080 | 12710 | tinsn_from_chars (TInsn *tinsn, char *f, int slot) |
e0001a05 | 12711 | { |
43cd72b9 | 12712 | vliw_insn vinsn; |
e0001a05 | 12713 | |
43cd72b9 BW |
12714 | xg_init_vinsn (&vinsn); |
12715 | vinsn_from_chars (&vinsn, f); | |
12716 | ||
12717 | *tinsn = vinsn.slots[slot]; | |
12718 | xg_free_vinsn (&vinsn); | |
12719 | } | |
e0001a05 | 12720 | |
43cd72b9 BW |
12721 | |
12722 | static void | |
7fa3d080 BW |
12723 | tinsn_from_insnbuf (TInsn *tinsn, |
12724 | xtensa_insnbuf slotbuf, | |
12725 | xtensa_format fmt, | |
12726 | int slot) | |
43cd72b9 BW |
12727 | { |
12728 | int i; | |
12729 | xtensa_isa isa = xtensa_default_isa; | |
e0001a05 NC |
12730 | |
12731 | /* Find the immed. */ | |
43cd72b9 BW |
12732 | tinsn_init (tinsn); |
12733 | tinsn->insn_type = ITYPE_INSN; | |
12734 | tinsn->is_specific_opcode = FALSE; /* must not be specific */ | |
12735 | tinsn->opcode = xtensa_opcode_decode (isa, fmt, slot, slotbuf); | |
12736 | tinsn->ntok = xtensa_opcode_num_operands (isa, tinsn->opcode); | |
12737 | for (i = 0; i < tinsn->ntok; i++) | |
e0001a05 | 12738 | { |
43cd72b9 BW |
12739 | set_expr_const (&tinsn->tok[i], |
12740 | xtensa_insnbuf_get_operand (slotbuf, fmt, slot, | |
12741 | tinsn->opcode, i)); | |
e0001a05 NC |
12742 | } |
12743 | } | |
12744 | ||
12745 | ||
12746 | /* Read the value of the relaxable immed from the fr_symbol and fr_offset. */ | |
12747 | ||
12748 | static void | |
7fa3d080 | 12749 | tinsn_immed_from_frag (TInsn *tinsn, fragS *fragP, int slot) |
e0001a05 | 12750 | { |
43cd72b9 | 12751 | xtensa_opcode opcode = tinsn->opcode; |
e0001a05 NC |
12752 | int opnum; |
12753 | ||
43cd72b9 | 12754 | if (fragP->tc_frag_data.slot_symbols[slot]) |
e0001a05 NC |
12755 | { |
12756 | opnum = get_relaxable_immed (opcode); | |
9c2799c2 | 12757 | gas_assert (opnum >= 0); |
e7da6241 BW |
12758 | set_expr_symbol_offset (&tinsn->tok[opnum], |
12759 | fragP->tc_frag_data.slot_symbols[slot], | |
12760 | fragP->tc_frag_data.slot_offsets[slot]); | |
e0001a05 | 12761 | } |
19e8f41a | 12762 | tinsn->extra_arg = fragP->tc_frag_data.free_reg[slot]; |
e0001a05 NC |
12763 | } |
12764 | ||
12765 | ||
12766 | static int | |
7fa3d080 | 12767 | get_num_stack_text_bytes (IStack *istack) |
e0001a05 NC |
12768 | { |
12769 | int i; | |
12770 | int text_bytes = 0; | |
12771 | ||
12772 | for (i = 0; i < istack->ninsn; i++) | |
12773 | { | |
43cd72b9 BW |
12774 | TInsn *tinsn = &istack->insn[i]; |
12775 | if (tinsn->insn_type == ITYPE_INSN) | |
12776 | text_bytes += xg_get_single_size (tinsn->opcode); | |
e0001a05 NC |
12777 | } |
12778 | return text_bytes; | |
12779 | } | |
12780 | ||
12781 | ||
12782 | static int | |
7fa3d080 | 12783 | get_num_stack_literal_bytes (IStack *istack) |
e0001a05 NC |
12784 | { |
12785 | int i; | |
12786 | int lit_bytes = 0; | |
12787 | ||
12788 | for (i = 0; i < istack->ninsn; i++) | |
12789 | { | |
43cd72b9 BW |
12790 | TInsn *tinsn = &istack->insn[i]; |
12791 | if (tinsn->insn_type == ITYPE_LITERAL && tinsn->ntok == 1) | |
e0001a05 NC |
12792 | lit_bytes += 4; |
12793 | } | |
12794 | return lit_bytes; | |
12795 | } | |
12796 | ||
43cd72b9 BW |
12797 | \f |
12798 | /* vliw_insn functions. */ | |
12799 | ||
7fa3d080 BW |
12800 | static void |
12801 | xg_init_vinsn (vliw_insn *v) | |
43cd72b9 BW |
12802 | { |
12803 | int i; | |
12804 | xtensa_isa isa = xtensa_default_isa; | |
12805 | ||
12806 | xg_clear_vinsn (v); | |
12807 | ||
12808 | v->insnbuf = xtensa_insnbuf_alloc (isa); | |
12809 | if (v->insnbuf == NULL) | |
12810 | as_fatal (_("out of memory")); | |
12811 | ||
62af60e2 | 12812 | for (i = 0; i < config_max_slots; i++) |
43cd72b9 | 12813 | { |
43cd72b9 BW |
12814 | v->slotbuf[i] = xtensa_insnbuf_alloc (isa); |
12815 | if (v->slotbuf[i] == NULL) | |
12816 | as_fatal (_("out of memory")); | |
12817 | } | |
12818 | } | |
12819 | ||
12820 | ||
7fa3d080 BW |
12821 | static void |
12822 | xg_clear_vinsn (vliw_insn *v) | |
43cd72b9 BW |
12823 | { |
12824 | int i; | |
65738a7d | 12825 | |
3739860c | 12826 | memset (v, 0, offsetof (vliw_insn, slots) |
62af60e2 | 12827 | + sizeof(TInsn) * config_max_slots); |
65738a7d | 12828 | |
43cd72b9 BW |
12829 | v->format = XTENSA_UNDEFINED; |
12830 | v->num_slots = 0; | |
12831 | v->inside_bundle = FALSE; | |
12832 | ||
12833 | if (xt_saved_debug_type != DEBUG_NONE) | |
12834 | debug_type = xt_saved_debug_type; | |
12835 | ||
62af60e2 | 12836 | for (i = 0; i < config_max_slots; i++) |
65738a7d | 12837 | v->slots[i].opcode = XTENSA_UNDEFINED; |
43cd72b9 BW |
12838 | } |
12839 | ||
12840 | ||
d8392fd9 SA |
12841 | static void |
12842 | xg_copy_vinsn (vliw_insn *dst, vliw_insn *src) | |
12843 | { | |
3739860c | 12844 | memcpy (dst, src, |
d8392fd9 SA |
12845 | offsetof(vliw_insn, slots) + src->num_slots * sizeof(TInsn)); |
12846 | dst->insnbuf = src->insnbuf; | |
12847 | memcpy (dst->slotbuf, src->slotbuf, src->num_slots * sizeof(xtensa_insnbuf)); | |
12848 | } | |
12849 | ||
12850 | ||
7fa3d080 BW |
12851 | static bfd_boolean |
12852 | vinsn_has_specific_opcodes (vliw_insn *v) | |
43cd72b9 BW |
12853 | { |
12854 | int i; | |
c138bc38 | 12855 | |
43cd72b9 BW |
12856 | for (i = 0; i < v->num_slots; i++) |
12857 | { | |
12858 | if (v->slots[i].is_specific_opcode) | |
12859 | return TRUE; | |
12860 | } | |
12861 | return FALSE; | |
12862 | } | |
12863 | ||
12864 | ||
7fa3d080 BW |
12865 | static void |
12866 | xg_free_vinsn (vliw_insn *v) | |
43cd72b9 BW |
12867 | { |
12868 | int i; | |
12869 | xtensa_insnbuf_free (xtensa_default_isa, v->insnbuf); | |
62af60e2 | 12870 | for (i = 0; i < config_max_slots; i++) |
43cd72b9 BW |
12871 | xtensa_insnbuf_free (xtensa_default_isa, v->slotbuf[i]); |
12872 | } | |
12873 | ||
12874 | ||
e7da6241 BW |
12875 | /* Encode a vliw_insn into an insnbuf. Return TRUE if there are any symbolic |
12876 | operands. See also the assumptions listed for tinsn_to_slotbuf. */ | |
43cd72b9 BW |
12877 | |
12878 | static bfd_boolean | |
7fa3d080 BW |
12879 | vinsn_to_insnbuf (vliw_insn *vinsn, |
12880 | char *frag_offset, | |
12881 | fragS *fragP, | |
12882 | bfd_boolean record_fixup) | |
43cd72b9 BW |
12883 | { |
12884 | xtensa_isa isa = xtensa_default_isa; | |
12885 | xtensa_format fmt = vinsn->format; | |
12886 | xtensa_insnbuf insnbuf = vinsn->insnbuf; | |
12887 | int slot; | |
12888 | bfd_boolean has_fixup = FALSE; | |
12889 | ||
12890 | xtensa_format_encode (isa, fmt, insnbuf); | |
12891 | ||
12892 | for (slot = 0; slot < vinsn->num_slots; slot++) | |
12893 | { | |
12894 | TInsn *tinsn = &vinsn->slots[slot]; | |
19e8f41a | 12895 | expressionS *extra_arg = &tinsn->extra_arg; |
43cd72b9 BW |
12896 | bfd_boolean tinsn_has_fixup = |
12897 | tinsn_to_slotbuf (vinsn->format, slot, tinsn, | |
12898 | vinsn->slotbuf[slot]); | |
12899 | ||
12900 | xtensa_format_set_slot (isa, fmt, slot, | |
12901 | insnbuf, vinsn->slotbuf[slot]); | |
19e8f41a | 12902 | if (extra_arg->X_op != O_illegal && extra_arg->X_op != O_register) |
28dbbc02 BW |
12903 | { |
12904 | if (vinsn->num_slots != 1) | |
12905 | as_bad (_("TLS relocation not allowed in FLIX bundle")); | |
12906 | else if (record_fixup) | |
12907 | /* Instructions that generate TLS relocations should always be | |
12908 | relaxed in the front-end. If "record_fixup" is set, then this | |
12909 | function is being called during back-end relaxation, so flag | |
12910 | the unexpected behavior as an error. */ | |
12911 | as_bad (_("unexpected TLS relocation")); | |
12912 | else | |
12913 | fix_new (fragP, frag_offset - fragP->fr_literal, | |
12914 | xtensa_format_length (isa, fmt), | |
19e8f41a BW |
12915 | extra_arg->X_add_symbol, extra_arg->X_add_number, |
12916 | FALSE, map_operator_to_reloc (extra_arg->X_op, FALSE)); | |
28dbbc02 | 12917 | } |
e7da6241 | 12918 | if (tinsn_has_fixup) |
43cd72b9 BW |
12919 | { |
12920 | int i; | |
12921 | xtensa_opcode opcode = tinsn->opcode; | |
12922 | int noperands = xtensa_opcode_num_operands (isa, opcode); | |
12923 | has_fixup = TRUE; | |
12924 | ||
12925 | for (i = 0; i < noperands; i++) | |
12926 | { | |
91d6fa6a NC |
12927 | expressionS* exp = &tinsn->tok[i]; |
12928 | switch (exp->X_op) | |
43cd72b9 BW |
12929 | { |
12930 | case O_symbol: | |
12931 | case O_lo16: | |
12932 | case O_hi16: | |
12933 | if (get_relaxable_immed (opcode) == i) | |
12934 | { | |
e7da6241 BW |
12935 | /* Add a fix record for the instruction, except if this |
12936 | function is being called prior to relaxation, i.e., | |
12937 | if record_fixup is false, and the instruction might | |
12938 | be relaxed later. */ | |
12939 | if (record_fixup | |
12940 | || tinsn->is_specific_opcode | |
12941 | || !xg_is_relaxable_insn (tinsn, 0)) | |
43cd72b9 | 12942 | { |
91d6fa6a | 12943 | xg_add_opcode_fix (tinsn, i, fmt, slot, exp, fragP, |
e7da6241 | 12944 | frag_offset - fragP->fr_literal); |
43cd72b9 BW |
12945 | } |
12946 | else | |
12947 | { | |
91d6fa6a | 12948 | if (exp->X_op != O_symbol) |
e7da6241 | 12949 | as_bad (_("invalid operand")); |
91d6fa6a NC |
12950 | tinsn->symbol = exp->X_add_symbol; |
12951 | tinsn->offset = exp->X_add_number; | |
43cd72b9 BW |
12952 | } |
12953 | } | |
12954 | else | |
e7da6241 | 12955 | as_bad (_("symbolic operand not allowed")); |
43cd72b9 BW |
12956 | break; |
12957 | ||
12958 | case O_constant: | |
12959 | case O_register: | |
12960 | break; | |
12961 | ||
43cd72b9 | 12962 | default: |
e7da6241 | 12963 | as_bad (_("expression too complex")); |
43cd72b9 BW |
12964 | break; |
12965 | } | |
12966 | } | |
12967 | } | |
12968 | } | |
12969 | ||
12970 | return has_fixup; | |
12971 | } | |
12972 | ||
12973 | ||
12974 | static void | |
7fa3d080 | 12975 | vinsn_from_chars (vliw_insn *vinsn, char *f) |
43cd72b9 BW |
12976 | { |
12977 | static xtensa_insnbuf insnbuf = NULL; | |
12978 | static xtensa_insnbuf slotbuf = NULL; | |
12979 | int i; | |
12980 | xtensa_format fmt; | |
12981 | xtensa_isa isa = xtensa_default_isa; | |
12982 | ||
12983 | if (!insnbuf) | |
12984 | { | |
12985 | insnbuf = xtensa_insnbuf_alloc (isa); | |
12986 | slotbuf = xtensa_insnbuf_alloc (isa); | |
12987 | } | |
12988 | ||
d77b99c9 | 12989 | xtensa_insnbuf_from_chars (isa, insnbuf, (unsigned char *) f, 0); |
43cd72b9 BW |
12990 | fmt = xtensa_format_decode (isa, insnbuf); |
12991 | if (fmt == XTENSA_UNDEFINED) | |
12992 | as_fatal (_("cannot decode instruction format")); | |
12993 | vinsn->format = fmt; | |
12994 | vinsn->num_slots = xtensa_format_num_slots (isa, fmt); | |
12995 | ||
12996 | for (i = 0; i < vinsn->num_slots; i++) | |
12997 | { | |
12998 | TInsn *tinsn = &vinsn->slots[i]; | |
12999 | xtensa_format_get_slot (isa, fmt, i, insnbuf, slotbuf); | |
13000 | tinsn_from_insnbuf (tinsn, slotbuf, fmt, i); | |
13001 | } | |
13002 | } | |
13003 | ||
e0001a05 NC |
13004 | \f |
13005 | /* Expression utilities. */ | |
13006 | ||
43cd72b9 | 13007 | /* Return TRUE if the expression is an integer constant. */ |
e0001a05 NC |
13008 | |
13009 | bfd_boolean | |
7fa3d080 | 13010 | expr_is_const (const expressionS *s) |
e0001a05 NC |
13011 | { |
13012 | return (s->X_op == O_constant); | |
13013 | } | |
13014 | ||
13015 | ||
13016 | /* Get the expression constant. | |
43cd72b9 | 13017 | Calling this is illegal if expr_is_const () returns TRUE. */ |
e0001a05 NC |
13018 | |
13019 | offsetT | |
7fa3d080 | 13020 | get_expr_const (const expressionS *s) |
e0001a05 | 13021 | { |
9c2799c2 | 13022 | gas_assert (expr_is_const (s)); |
e0001a05 NC |
13023 | return s->X_add_number; |
13024 | } | |
13025 | ||
13026 | ||
13027 | /* Set the expression to a constant value. */ | |
13028 | ||
13029 | void | |
7fa3d080 | 13030 | set_expr_const (expressionS *s, offsetT val) |
e0001a05 NC |
13031 | { |
13032 | s->X_op = O_constant; | |
13033 | s->X_add_number = val; | |
13034 | s->X_add_symbol = NULL; | |
13035 | s->X_op_symbol = NULL; | |
13036 | } | |
13037 | ||
13038 | ||
43cd72b9 | 13039 | bfd_boolean |
7fa3d080 | 13040 | expr_is_register (const expressionS *s) |
43cd72b9 BW |
13041 | { |
13042 | return (s->X_op == O_register); | |
13043 | } | |
13044 | ||
13045 | ||
13046 | /* Get the expression constant. | |
13047 | Calling this is illegal if expr_is_const () returns TRUE. */ | |
13048 | ||
13049 | offsetT | |
7fa3d080 | 13050 | get_expr_register (const expressionS *s) |
43cd72b9 | 13051 | { |
9c2799c2 | 13052 | gas_assert (expr_is_register (s)); |
43cd72b9 BW |
13053 | return s->X_add_number; |
13054 | } | |
13055 | ||
13056 | ||
e0001a05 NC |
13057 | /* Set the expression to a symbol + constant offset. */ |
13058 | ||
13059 | void | |
7fa3d080 | 13060 | set_expr_symbol_offset (expressionS *s, symbolS *sym, offsetT offset) |
e0001a05 NC |
13061 | { |
13062 | s->X_op = O_symbol; | |
13063 | s->X_add_symbol = sym; | |
13064 | s->X_op_symbol = NULL; /* unused */ | |
13065 | s->X_add_number = offset; | |
13066 | } | |
13067 | ||
13068 | ||
43cd72b9 BW |
13069 | /* Return TRUE if the two expressions are equal. */ |
13070 | ||
e0001a05 | 13071 | bfd_boolean |
7fa3d080 | 13072 | expr_is_equal (expressionS *s1, expressionS *s2) |
e0001a05 NC |
13073 | { |
13074 | if (s1->X_op != s2->X_op) | |
13075 | return FALSE; | |
13076 | if (s1->X_add_symbol != s2->X_add_symbol) | |
13077 | return FALSE; | |
13078 | if (s1->X_op_symbol != s2->X_op_symbol) | |
13079 | return FALSE; | |
13080 | if (s1->X_add_number != s2->X_add_number) | |
13081 | return FALSE; | |
13082 | return TRUE; | |
13083 | } | |
13084 | ||
13085 | ||
13086 | static void | |
7fa3d080 | 13087 | copy_expr (expressionS *dst, const expressionS *src) |
e0001a05 NC |
13088 | { |
13089 | memcpy (dst, src, sizeof (expressionS)); | |
13090 | } | |
13091 | ||
13092 | \f | |
9456465c | 13093 | /* Support for the "--rename-section" option. */ |
e0001a05 NC |
13094 | |
13095 | struct rename_section_struct | |
13096 | { | |
e4a0c708 | 13097 | const char *old_name; |
e0001a05 NC |
13098 | char *new_name; |
13099 | struct rename_section_struct *next; | |
13100 | }; | |
13101 | ||
13102 | static struct rename_section_struct *section_rename; | |
13103 | ||
13104 | ||
9456465c BW |
13105 | /* Parse the string "oldname=new_name(:oldname2=new_name2)*" and add |
13106 | entries to the section_rename list. Note: Specifying multiple | |
13107 | renamings separated by colons is not documented and is retained only | |
13108 | for backward compatibility. */ | |
e0001a05 | 13109 | |
7fa3d080 BW |
13110 | static void |
13111 | build_section_rename (const char *arg) | |
e0001a05 | 13112 | { |
9456465c | 13113 | struct rename_section_struct *r; |
e0001a05 NC |
13114 | char *this_arg = NULL; |
13115 | char *next_arg = NULL; | |
13116 | ||
9456465c | 13117 | for (this_arg = xstrdup (arg); this_arg != NULL; this_arg = next_arg) |
e0001a05 | 13118 | { |
9456465c BW |
13119 | char *old_name, *new_name; |
13120 | ||
e0001a05 NC |
13121 | if (this_arg) |
13122 | { | |
13123 | next_arg = strchr (this_arg, ':'); | |
13124 | if (next_arg) | |
13125 | { | |
13126 | *next_arg = '\0'; | |
13127 | next_arg++; | |
13128 | } | |
13129 | } | |
e0001a05 | 13130 | |
9456465c BW |
13131 | old_name = this_arg; |
13132 | new_name = strchr (this_arg, '='); | |
e0001a05 | 13133 | |
9456465c BW |
13134 | if (*old_name == '\0') |
13135 | { | |
13136 | as_warn (_("ignoring extra '-rename-section' delimiter ':'")); | |
13137 | continue; | |
13138 | } | |
13139 | if (!new_name || new_name[1] == '\0') | |
13140 | { | |
13141 | as_warn (_("ignoring invalid '-rename-section' specification: '%s'"), | |
13142 | old_name); | |
13143 | continue; | |
13144 | } | |
13145 | *new_name = '\0'; | |
13146 | new_name++; | |
e0001a05 | 13147 | |
9456465c BW |
13148 | /* Check for invalid section renaming. */ |
13149 | for (r = section_rename; r != NULL; r = r->next) | |
13150 | { | |
13151 | if (strcmp (r->old_name, old_name) == 0) | |
13152 | as_bad (_("section %s renamed multiple times"), old_name); | |
13153 | if (strcmp (r->new_name, new_name) == 0) | |
13154 | as_bad (_("multiple sections remapped to output section %s"), | |
13155 | new_name); | |
13156 | } | |
e0001a05 | 13157 | |
9456465c | 13158 | /* Now add it. */ |
325801bd | 13159 | r = XNEW (struct rename_section_struct); |
9456465c BW |
13160 | r->old_name = xstrdup (old_name); |
13161 | r->new_name = xstrdup (new_name); | |
13162 | r->next = section_rename; | |
13163 | section_rename = r; | |
e0001a05 | 13164 | } |
e0001a05 NC |
13165 | } |
13166 | ||
13167 | ||
9456465c | 13168 | char * |
e4a0c708 | 13169 | xtensa_section_rename (const char *name) |
e0001a05 NC |
13170 | { |
13171 | struct rename_section_struct *r = section_rename; | |
13172 | ||
13173 | for (r = section_rename; r != NULL; r = r->next) | |
43cd72b9 BW |
13174 | { |
13175 | if (strcmp (r->old_name, name) == 0) | |
13176 | return r->new_name; | |
13177 | } | |
e0001a05 | 13178 | |
e4a0c708 | 13179 | return (char *) name; |
e0001a05 | 13180 | } |