Commit | Line | Data |
---|---|---|
f277626b MW |
1 | .syntax unified |
2 | .text | |
3 | .arch armv8-a | |
4 | .arch_extension rdma | |
5 | ||
6 | .macro vect_inst I T R | |
7 | \I\().\T \R\()0, \R\()1, \R\()2 | |
8 | .endm | |
9 | ||
10 | .macro scalar_inst I T R N | |
11 | \I\().\T \R\()0, \R\()1, d\()2[\N\()] | |
12 | .endm | |
13 | ||
14 | .text | |
15 | .arm | |
16 | A1: | |
17 | .irp inst, vqrdmlah, vqrdmlsh | |
18 | .irp type, s16, s32 | |
19 | .irp reg, d, q | |
20 | vect_inst \inst \type \reg | |
21 | .endr | |
22 | .endr | |
23 | .endr | |
24 | ||
25 | .irp inst, vqrdmlah, vqrdmlsh | |
26 | .irp reg, d, q | |
27 | .irp idx, 0, 1, 2, 3 | |
28 | scalar_inst \inst s16 \reg \idx | |
29 | .endr | |
30 | .endr | |
31 | .irp reg, d, q | |
32 | .irp idx, 0, 1 | |
33 | scalar_inst \inst s32 \reg \idx | |
34 | .endr | |
35 | .endr | |
36 | .endr | |
37 | ||
38 | .text | |
39 | .thumb | |
40 | T1: | |
41 | .irp inst, vqrdmlah, vqrdmlsh | |
42 | .irp type, s16, s32 | |
43 | .irp reg, d, q | |
44 | vect_inst \inst \type \reg | |
45 | .endr | |
46 | .endr | |
47 | .endr | |
48 | ||
49 | .irp inst, vqrdmlah, vqrdmlsh | |
50 | .irp reg, d, q | |
51 | .irp idx, 0, 1, 2, 3 | |
52 | scalar_inst \inst s16 \reg \idx | |
53 | .endr | |
54 | .endr | |
55 | .irp reg, d, q | |
56 | .irp idx, 0, 1 | |
57 | scalar_inst \inst s32 \reg \idx | |
58 | .endr | |
59 | .endr | |
60 | .endr |