x86: fix (dis)assembly of certain SSE2 insns in 16-bit mode
[deliverable/binutils-gdb.git] / gas / testsuite / gas / i386 / x86-64-arch-3.d
CommitLineData
a9660a6f 1#as: -march=generic64+smap+adx+rdseed+clzero+sha+xsavec+xsaves+clflushopt+mwaitx+rdpid+clwb+wbnoinvd
029f3522
GG
2#objdump: -dw
3#name: x86-64 arch 3
4
5.*: file format .*
6
7Disassembly of section .text:
8
90+ <.text>:
10[ ]*[a-f0-9]+: 0f 01 ca clac
11[ ]*[a-f0-9]+: 0f 01 cb stac
12[ ]*[a-f0-9]+: 66 0f 38 f6 ca adcx %edx,%ecx
13[ ]*[a-f0-9]+: f3 0f 38 f6 ca adox %edx,%ecx
14[ ]*[a-f0-9]+: 0f c7 f8 rdseed %eax
15[ ]*[a-f0-9]+: 0f 01 fc clzero
16[ ]*[a-f0-9]+: 44 0f 38 c8 00 sha1nexte \(%rax\),%xmm8
17[ ]*[a-f0-9]+: 48 0f c7 21 xsavec64 \(%rcx\)
18[ ]*[a-f0-9]+: 48 0f c7 29 xsaves64 \(%rcx\)
19[ ]*[a-f0-9]+: 66 0f ae 39 clflushopt \(%rcx\)
9916071f
AP
20[ ]*[a-f0-9]+: 0f 01 fa monitorx %rax,%rcx,%rdx
21[ ]*[a-f0-9]+: 67 0f 01 fa monitorx %eax,%rcx,%rdx
22[ ]*[a-f0-9]+: 0f 01 fa monitorx %rax,%rcx,%rdx
23[ ]*[a-f0-9]+: 0f 01 fb mwaitx %rax,%rcx,%rbx
24[ ]*[a-f0-9]+: 0f 01 fb mwaitx %rax,%rcx,%rbx
a9660a6f
AP
25[ ]*[a-f0-9]+:[ ]*66 0f ae 31[ ]*clwb \(%rcx\)
26[ ]*[a-f0-9]+:[ ]*66 42 0f ae b4 f0 23 01 00 00[ ]*clwb 0x123\(%rax,%r14,8\)
27[ ]*[a-f0-9]+:[ ]*f3 0f c7 f8[ ]*rdpid %rax
28[ ]*[a-f0-9]+:[ ]*f3 41 0f c7 fa[ ]*rdpid %r10
29[ ]*[a-f0-9]+:[ ]*f3 0f 09[ ]*wbnoinvd[ ]*
029f3522 30#pass
This page took 0.286397 seconds and 4 git commands to generate.