Fix MIPS disassembler so that it produces reassemblable code.

[deliverable/binutils-gdb.git] / gas / testsuite / gas / mips / ulh-svr4pic.d

#objdump: -dr --prefix-addresses -mmips:3000
#name: MIPS ulh-svr4pic
#as: -mips1 -KPIC -EB
#source: ulh-pic.s

# Test the unaligned load and store macros with -KPIC.

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <[^>]*> lw	at,0\(gp\)
[ 	]*0: R_MIPS_GOT16	.data
0+0004 <[^>]*> nop
0+0008 <[^>]*> addiu	at,at,0
[ 	]*8: R_MIPS_LO16	.data
0+000c <[^>]*> lb	a0,0\(at\)
0+0010 <[^>]*> lbu	at,1\(at\)
0+0014 <[^>]*> sll	a0,a0,0x8
0+0018 <[^>]*> or	a0,a0,at
0+001c <[^>]*> lw	at,0\(gp\)
[ 	]*1c: R_MIPS_GOT16	big_external_data_label
0+0020 <[^>]*> nop
0+0024 <[^>]*> lbu	a0,0\(at\)
0+0028 <[^>]*> lbu	at,1\(at\)
0+002c <[^>]*> sll	a0,a0,0x8
0+0030 <[^>]*> or	a0,a0,at
0+0034 <[^>]*> lw	at,0\(gp\)
[ 	]*34: R_MIPS_GOT16	small_external_data_label
0+0038 <[^>]*> nop
0+003c <[^>]*> lwl	a0,0\(at\)
0+0040 <[^>]*> lwr	a0,3\(at\)
0+0044 <[^>]*> lw	at,0\(gp\)
[ 	]*44: R_MIPS_GOT16	big_external_common
0+0048 <[^>]*> nop
0+004c <[^>]*> sb	a0,1\(at\)
0+0050 <[^>]*> srl	a0,a0,0x8
0+0054 <[^>]*> sb	a0,0\(at\)
0+0058 <[^>]*> lbu	at,1\(at\)
0+005c <[^>]*> sll	a0,a0,0x8
0+0060 <[^>]*> or	a0,a0,at
0+0064 <[^>]*> lw	at,0\(gp\)
[ 	]*64: R_MIPS_GOT16	small_external_common
0+0068 <[^>]*> nop
0+006c <[^>]*> swl	a0,0\(at\)
0+0070 <[^>]*> swr	a0,3\(at\)
0+0074 <[^>]*> lw	at,0\(gp\)
[ 	]*74: R_MIPS_GOT16	.bss
0+0078 <[^>]*> nop
0+007c <[^>]*> addiu	at,at,0
[ 	]*7c: R_MIPS_LO16	.bss
0+0080 <[^>]*> lb	a0,0\(at\)
0+0084 <[^>]*> lbu	at,1\(at\)
0+0088 <[^>]*> sll	a0,a0,0x8
0+008c <[^>]*> or	a0,a0,at
0+0090 <[^>]*> lw	at,0\(gp\)
[ 	]*90: R_MIPS_GOT16	.bss
0+0094 <[^>]*> nop
0+0098 <[^>]*> addiu	at,at,1000
[ 	]*98: R_MIPS_LO16	.bss
0+009c <[^>]*> lbu	a0,0\(at\)
0+00a0 <[^>]*> lbu	at,1\(at\)
0+00a4 <[^>]*> sll	a0,a0,0x8
0+00a8 <[^>]*> or	a0,a0,at
0+00ac <[^>]*> lw	at,0\(gp\)
[ 	]*ac: R_MIPS_GOT16	.data
0+00b0 <[^>]*> nop
0+00b4 <[^>]*> addiu	at,at,0
[ 	]*b4: R_MIPS_LO16	.data
0+00b8 <[^>]*> addiu	at,at,1
0+00bc <[^>]*> lwl	a0,0\(at\)
0+00c0 <[^>]*> lwr	a0,3\(at\)
0+00c4 <[^>]*> lw	at,0\(gp\)
[ 	]*c4: R_MIPS_GOT16	big_external_data_label
0+00c8 <[^>]*> nop
0+00cc <[^>]*> addiu	at,at,1
0+00d0 <[^>]*> sb	a0,1\(at\)
0+00d4 <[^>]*> srl	a0,a0,0x8
0+00d8 <[^>]*> sb	a0,0\(at\)
0+00dc <[^>]*> lbu	at,1\(at\)
0+00e0 <[^>]*> sll	a0,a0,0x8
0+00e4 <[^>]*> or	a0,a0,at
0+00e8 <[^>]*> lw	at,0\(gp\)
[ 	]*e8: R_MIPS_GOT16	small_external_data_label
0+00ec <[^>]*> nop
0+00f0 <[^>]*> addiu	at,at,1
0+00f4 <[^>]*> swl	a0,0\(at\)
0+00f8 <[^>]*> swr	a0,3\(at\)
0+00fc <[^>]*> lw	at,0\(gp\)
[ 	]*fc: R_MIPS_GOT16	big_external_common
0+0100 <[^>]*> nop
0+0104 <[^>]*> addiu	at,at,1
0+0108 <[^>]*> lb	a0,0\(at\)
0+010c <[^>]*> lbu	at,1\(at\)
0+0110 <[^>]*> sll	a0,a0,0x8
0+0114 <[^>]*> or	a0,a0,at
0+0118 <[^>]*> lw	at,0\(gp\)
[ 	]*118: R_MIPS_GOT16	small_external_common
0+011c <[^>]*> nop
0+0120 <[^>]*> addiu	at,at,1
0+0124 <[^>]*> lbu	a0,0\(at\)
0+0128 <[^>]*> lbu	at,1\(at\)
0+012c <[^>]*> sll	a0,a0,0x8
0+0130 <[^>]*> or	a0,a0,at
0+0134 <[^>]*> lw	at,0\(gp\)
[ 	]*134: R_MIPS_GOT16	.bss
0+0138 <[^>]*> nop
0+013c <[^>]*> addiu	at,at,0
[ 	]*13c: R_MIPS_LO16	.bss
0+0140 <[^>]*> addiu	at,at,1
0+0144 <[^>]*> lwl	a0,0\(at\)
0+0148 <[^>]*> lwr	a0,3\(at\)
0+014c <[^>]*> lw	at,0\(gp\)
[ 	]*14c: R_MIPS_GOT16	.bss
0+0150 <[^>]*> nop
0+0154 <[^>]*> addiu	at,at,1000
[ 	]*154: R_MIPS_LO16	.bss
0+0158 <[^>]*> addiu	at,at,1
0+015c <[^>]*> sb	a0,1\(at\)
0+0160 <[^>]*> srl	a0,a0,0x8
0+0164 <[^>]*> sb	a0,0\(at\)
0+0168 <[^>]*> lbu	at,1\(at\)
0+016c <[^>]*> sll	a0,a0,0x8
0+0170 <[^>]*> or	a0,a0,at
	...