projects / deliverable / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
x86: Move x86-specific linker options to elf_linker_x86_params
[deliverable/binutils-gdb.git] / gdb / aarch64-tdep.c
CommitLineData
07b287a0
MS		 1/* Common target dependent code for GDB on AArch64 systems.
2
42a4f53d 3 Copyright (C) 2009-2019 Free Software Foundation, Inc.
07b287a0
MS		 4 Contributed by ARM Ltd.
5
6 This file is part of GDB.
7
8 This program is free software; you can redistribute it and/or modify
9 it under the terms of the GNU General Public License as published by
10 the Free Software Foundation; either version 3 of the License, or
11 (at your option) any later version.
12
13 This program is distributed in the hope that it will be useful,
14 but WITHOUT ANY WARRANTY; without even the implied warranty of
15 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 GNU General Public License for more details.
17
18 You should have received a copy of the GNU General Public License
19 along with this program. If not, see <http://www.gnu.org/licenses/>. */
20
21#include "defs.h"
22
d55e5aa6
TT		 23/* Standard C++ includes. */
24#include <algorithm>
25
26/* Local non-gdb includes. */
27#include "aarch64-ravenscar-thread.h"
28#include "aarch64-tdep.h"
29#include "arch-utils.h"
30#include "arch/aarch64-insn.h"
31#include "ax-gdb.h"
32#include "ax.h"
33#include "common/selftest.h"
34#include "common/vec.h"
35#include "dis-asm.h"
36#include "dwarf2-frame.h"
37#include "dwarf2.h"
38#include "elf-bfd.h"
39#include "elf/aarch64.h"
40#include "frame-base.h"
41#include "frame-unwind.h"
07b287a0 42#include "frame.h"
07b287a0
MS		 43#include "gdbcmd.h"
44#include "gdbcore.h"
07b287a0 45#include "gdbtypes.h"
d55e5aa6
TT		 46#include "infcall.h"
47#include "inferior.h"
48#include "language.h"
49#include "objfiles.h"
50#include "opcode/aarch64.h"
51#include "osabi.h"
07b287a0 52#include "prologue-value.h"
d55e5aa6
TT		 53#include "record-full.h"
54#include "record.h"
55#include "regcache.h"
56#include "reggroups.h"
07b287a0 57#include "target-descriptions.h"
d55e5aa6 58#include "trad-frame.h"
07b287a0 59#include "user-regs.h"
d55e5aa6 60#include "value.h"
f77ee802
YQ		 61
62#define submask(x) ((1L << ((x) + 1)) - 1)
63#define bit(obj,st) (((obj) >> (st)) & 1)
64#define bits(obj,st,fn) (((obj) >> (st)) & submask ((fn) - (st)))
65
ea92689a
AH		 66/* A Homogeneous Floating-Point or Short-Vector Aggregate may have at most
67 four members. */
68#define HA_MAX_NUM_FLDS 4
69
95228a0d 70/* All possible aarch64 target descriptors. */
6dc0ebde 71struct target_desc *tdesc_aarch64_list[AARCH64_MAX_SVE_VQ + 1][2/*pauth*/];
95228a0d 72
07b287a0
MS		 73/* The standard register names, and all the valid aliases for them. */
74static const struct
75{
76 const char *const name;
77 int regnum;
78} aarch64_register_aliases[] =
79{
80 /* 64-bit register names. */
81 {"fp", AARCH64_FP_REGNUM},
82 {"lr", AARCH64_LR_REGNUM},
83 {"sp", AARCH64_SP_REGNUM},
84
85 /* 32-bit register names. */
86 {"w0", AARCH64_X0_REGNUM + 0},
87 {"w1", AARCH64_X0_REGNUM + 1},
88 {"w2", AARCH64_X0_REGNUM + 2},
89 {"w3", AARCH64_X0_REGNUM + 3},
90 {"w4", AARCH64_X0_REGNUM + 4},
91 {"w5", AARCH64_X0_REGNUM + 5},
92 {"w6", AARCH64_X0_REGNUM + 6},
93 {"w7", AARCH64_X0_REGNUM + 7},
94 {"w8", AARCH64_X0_REGNUM + 8},
95 {"w9", AARCH64_X0_REGNUM + 9},
96 {"w10", AARCH64_X0_REGNUM + 10},
97 {"w11", AARCH64_X0_REGNUM + 11},
98 {"w12", AARCH64_X0_REGNUM + 12},
99 {"w13", AARCH64_X0_REGNUM + 13},
100 {"w14", AARCH64_X0_REGNUM + 14},
101 {"w15", AARCH64_X0_REGNUM + 15},
102 {"w16", AARCH64_X0_REGNUM + 16},
103 {"w17", AARCH64_X0_REGNUM + 17},
104 {"w18", AARCH64_X0_REGNUM + 18},
105 {"w19", AARCH64_X0_REGNUM + 19},
106 {"w20", AARCH64_X0_REGNUM + 20},
107 {"w21", AARCH64_X0_REGNUM + 21},
108 {"w22", AARCH64_X0_REGNUM + 22},
109 {"w23", AARCH64_X0_REGNUM + 23},
110 {"w24", AARCH64_X0_REGNUM + 24},
111 {"w25", AARCH64_X0_REGNUM + 25},
112 {"w26", AARCH64_X0_REGNUM + 26},
113 {"w27", AARCH64_X0_REGNUM + 27},
114 {"w28", AARCH64_X0_REGNUM + 28},
115 {"w29", AARCH64_X0_REGNUM + 29},
116 {"w30", AARCH64_X0_REGNUM + 30},
117
118 /* specials */
119 {"ip0", AARCH64_X0_REGNUM + 16},
120 {"ip1", AARCH64_X0_REGNUM + 17}
121};
122
123/* The required core 'R' registers. */
124static const char *const aarch64_r_register_names[] =
125{
126 /* These registers must appear in consecutive RAW register number
127 order and they must begin with AARCH64_X0_REGNUM! */
128 "x0", "x1", "x2", "x3",
129 "x4", "x5", "x6", "x7",
130 "x8", "x9", "x10", "x11",
131 "x12", "x13", "x14", "x15",
132 "x16", "x17", "x18", "x19",
133 "x20", "x21", "x22", "x23",
134 "x24", "x25", "x26", "x27",
135 "x28", "x29", "x30", "sp",
136 "pc", "cpsr"
137};
138
139/* The FP/SIMD 'V' registers. */
140static const char *const aarch64_v_register_names[] =
141{
142 /* These registers must appear in consecutive RAW register number
143 order and they must begin with AARCH64_V0_REGNUM! */
144 "v0", "v1", "v2", "v3",
145 "v4", "v5", "v6", "v7",
146 "v8", "v9", "v10", "v11",
147 "v12", "v13", "v14", "v15",
148 "v16", "v17", "v18", "v19",
149 "v20", "v21", "v22", "v23",
150 "v24", "v25", "v26", "v27",
151 "v28", "v29", "v30", "v31",
152 "fpsr",
153 "fpcr"
154};
155
739e8682
AH		 156/* The SVE 'Z' and 'P' registers. */
157static const char *const aarch64_sve_register_names[] =
158{
159 /* These registers must appear in consecutive RAW register number
160 order and they must begin with AARCH64_SVE_Z0_REGNUM! */
161 "z0", "z1", "z2", "z3",
162 "z4", "z5", "z6", "z7",
163 "z8", "z9", "z10", "z11",
164 "z12", "z13", "z14", "z15",
165 "z16", "z17", "z18", "z19",
166 "z20", "z21", "z22", "z23",
167 "z24", "z25", "z26", "z27",
168 "z28", "z29", "z30", "z31",
169 "fpsr", "fpcr",
170 "p0", "p1", "p2", "p3",
171 "p4", "p5", "p6", "p7",
172 "p8", "p9", "p10", "p11",
173 "p12", "p13", "p14", "p15",
174 "ffr", "vg"
175};
176
76bed0fd
AH		 177static const char *const aarch64_pauth_register_names[] =
178{
179 /* Authentication mask for data pointer. */
180 "pauth_dmask",
181 /* Authentication mask for code pointer. */
182 "pauth_cmask"
183};
184
07b287a0
MS		 185/* AArch64 prologue cache structure. */
186struct aarch64_prologue_cache
187{
db634143
PL		 188 /* The program counter at the start of the function. It is used to
189 identify this frame as a prologue frame. */
190 CORE_ADDR func;
191
192 /* The program counter at the time this frame was created; i.e. where
193 this function was called from. It is used to identify this frame as a
194 stub frame. */
195 CORE_ADDR prev_pc;
196
07b287a0
MS		 197 /* The stack pointer at the time this frame was created; i.e. the
198 caller's stack pointer when this function was called. It is used
199 to identify this frame. */
200 CORE_ADDR prev_sp;
201
7dfa3edc
PL		 202 /* Is the target available to read from? */
203 int available_p;
204
07b287a0
MS		 205 /* The frame base for this frame is just prev_sp - frame size.
206 FRAMESIZE is the distance from the frame pointer to the
207 initial stack pointer. */
208 int framesize;
209
210 /* The register used to hold the frame pointer for this frame. */
211 int framereg;
212
213 /* Saved register offsets. */
214 struct trad_frame_saved_reg *saved_regs;
215};
216
07b287a0
MS		 217static void
218show_aarch64_debug (struct ui_file *file, int from_tty,
219 struct cmd_list_element *c, const char *value)
220{
221 fprintf_filtered (file, _("AArch64 debugging is %s.\n"), value);
222}
223
ffdbe864
YQ		 224namespace {
225
4d9a9006
YQ		 226/* Abstract instruction reader. */
227
228class abstract_instruction_reader
229{
230public:
231 /* Read in one instruction. */
232 virtual ULONGEST read (CORE_ADDR memaddr, int len,
233 enum bfd_endian byte_order) = 0;
234};
235
236/* Instruction reader from real target. */
237
238class instruction_reader : public abstract_instruction_reader
239{
240 public:
241 ULONGEST read (CORE_ADDR memaddr, int len, enum bfd_endian byte_order)
632e107b 242 override
4d9a9006 243 {
fc2f703e 244 return read_code_unsigned_integer (memaddr, len, byte_order);
4d9a9006
YQ		 245 }
246};
247
ffdbe864
YQ		 248} // namespace
249
11e1b75f
AH		 250/* If address signing is enabled, mask off the signature bits from ADDR, using
251 the register values in THIS_FRAME. */
252
253static CORE_ADDR
254aarch64_frame_unmask_address (struct gdbarch_tdep *tdep,
255 struct frame_info *this_frame,
256 CORE_ADDR addr)
257{
258 if (tdep->has_pauth ()
259 && frame_unwind_register_unsigned (this_frame,
260 tdep->pauth_ra_state_regnum))
261 {
262 int cmask_num = AARCH64_PAUTH_CMASK_REGNUM (tdep->pauth_reg_base);
263 CORE_ADDR cmask = frame_unwind_register_unsigned (this_frame, cmask_num);
264 addr = addr & ~cmask;
265 }
266
267 return addr;
268}
269
07b287a0
MS		 270/* Analyze a prologue, looking for a recognizable stack frame
271 and frame pointer. Scan until we encounter a store that could
272 clobber the stack frame unexpectedly, or an unknown instruction. */
273
274static CORE_ADDR
275aarch64_analyze_prologue (struct gdbarch *gdbarch,
276 CORE_ADDR start, CORE_ADDR limit,
4d9a9006
YQ		 277 struct aarch64_prologue_cache *cache,
278 abstract_instruction_reader& reader)
07b287a0
MS		 279{
280 enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch);
281 int i;
187f5d00
YQ		 282 /* Track X registers and D registers in prologue. */
283 pv_t regs[AARCH64_X_REGISTER_COUNT + AARCH64_D_REGISTER_COUNT];
07b287a0 284
187f5d00 285 for (i = 0; i < AARCH64_X_REGISTER_COUNT + AARCH64_D_REGISTER_COUNT; i++)
07b287a0 286 regs[i] = pv_register (i, 0);
f7b7ed97 287 pv_area stack (AARCH64_SP_REGNUM, gdbarch_addr_bit (gdbarch));
07b287a0
MS		 288
289 for (; start < limit; start += 4)
290 {
291 uint32_t insn;
d9ebcbce 292 aarch64_inst inst;
07b287a0 293
4d9a9006 294 insn = reader.read (start, 4, byte_order_for_code);
07b287a0 295
561a72d4 296 if (aarch64_decode_insn (insn, &inst, 1, NULL) != 0)
d9ebcbce
YQ		 297 break;
298
299 if (inst.opcode->iclass == addsub_imm
300 && (inst.opcode->op == OP_ADD
301 || strcmp ("sub", inst.opcode->name) == 0))
07b287a0 302 {
d9ebcbce
YQ		 303 unsigned rd = inst.operands[0].reg.regno;
304 unsigned rn = inst.operands[1].reg.regno;
305
306 gdb_assert (aarch64_num_of_operands (inst.opcode) == 3);
307 gdb_assert (inst.operands[0].type == AARCH64_OPND_Rd_SP);
308 gdb_assert (inst.operands[1].type == AARCH64_OPND_Rn_SP);
309 gdb_assert (inst.operands[2].type == AARCH64_OPND_AIMM);
310
311 if (inst.opcode->op == OP_ADD)
312 {
313 regs[rd] = pv_add_constant (regs[rn],
314 inst.operands[2].imm.value);
315 }
316 else
317 {
318 regs[rd] = pv_add_constant (regs[rn],
319 -inst.operands[2].imm.value);
320 }
321 }
322 else if (inst.opcode->iclass == pcreladdr
323 && inst.operands[1].type == AARCH64_OPND_ADDR_ADRP)
324 {
325 gdb_assert (aarch64_num_of_operands (inst.opcode) == 2);
326 gdb_assert (inst.operands[0].type == AARCH64_OPND_Rd);
327
328 regs[inst.operands[0].reg.regno] = pv_unknown ();
07b287a0 329 }
d9ebcbce 330 else if (inst.opcode->iclass == branch_imm)
07b287a0
MS		 331 {
332 /* Stop analysis on branch. */
333 break;
334 }
d9ebcbce 335 else if (inst.opcode->iclass == condbranch)
07b287a0
MS		 336 {
337 /* Stop analysis on branch. */
338 break;
339 }
d9ebcbce 340 else if (inst.opcode->iclass == branch_reg)
07b287a0
MS		 341 {
342 /* Stop analysis on branch. */
343 break;
344 }
d9ebcbce 345 else if (inst.opcode->iclass == compbranch)
07b287a0
MS		 346 {
347 /* Stop analysis on branch. */
348 break;
349 }
d9ebcbce
YQ		 350 else if (inst.opcode->op == OP_MOVZ)
351 {
352 gdb_assert (inst.operands[0].type == AARCH64_OPND_Rd);
353 regs[inst.operands[0].reg.regno] = pv_unknown ();
354 }
355 else if (inst.opcode->iclass == log_shift
356 && strcmp (inst.opcode->name, "orr") == 0)
07b287a0 357 {
d9ebcbce
YQ		 358 unsigned rd = inst.operands[0].reg.regno;
359 unsigned rn = inst.operands[1].reg.regno;
360 unsigned rm = inst.operands[2].reg.regno;
361
362 gdb_assert (inst.operands[0].type == AARCH64_OPND_Rd);
363 gdb_assert (inst.operands[1].type == AARCH64_OPND_Rn);
364 gdb_assert (inst.operands[2].type == AARCH64_OPND_Rm_SFT);
365
366 if (inst.operands[2].shifter.amount == 0
367 && rn == AARCH64_SP_REGNUM)
07b287a0
MS		 368 regs[rd] = regs[rm];
369 else
370 {
371 if (aarch64_debug)
b277c936
PL		 372 {
373 debug_printf ("aarch64: prologue analysis gave up "
0a0da556 374 "addr=%s opcode=0x%x (orr x register)\n",
b277c936
PL		 375 core_addr_to_string_nz (start), insn);
376 }
07b287a0
MS		 377 break;
378 }
379 }
d9ebcbce 380 else if (inst.opcode->op == OP_STUR)
07b287a0 381 {
d9ebcbce
YQ		 382 unsigned rt = inst.operands[0].reg.regno;
383 unsigned rn = inst.operands[1].addr.base_regno;
384 int is64
385 = (aarch64_get_qualifier_esize (inst.operands[0].qualifier) == 8);
386
387 gdb_assert (aarch64_num_of_operands (inst.opcode) == 2);
388 gdb_assert (inst.operands[0].type == AARCH64_OPND_Rt);
389 gdb_assert (inst.operands[1].type == AARCH64_OPND_ADDR_SIMM9);
390 gdb_assert (!inst.operands[1].addr.offset.is_reg);
391
f7b7ed97
TT		 392 stack.store (pv_add_constant (regs[rn],
393 inst.operands[1].addr.offset.imm),
394 is64 ? 8 : 4, regs[rt]);
07b287a0 395 }
d9ebcbce 396 else if ((inst.opcode->iclass == ldstpair_off
03bcd739
YQ		 397 || (inst.opcode->iclass == ldstpair_indexed
398 && inst.operands[2].addr.preind))
d9ebcbce 399 && strcmp ("stp", inst.opcode->name) == 0)
07b287a0 400 {
03bcd739 401 /* STP with addressing mode Pre-indexed and Base register. */
187f5d00
YQ		 402 unsigned rt1;
403 unsigned rt2;
d9ebcbce
YQ		 404 unsigned rn = inst.operands[2].addr.base_regno;
405 int32_t imm = inst.operands[2].addr.offset.imm;
406
187f5d00
YQ		 407 gdb_assert (inst.operands[0].type == AARCH64_OPND_Rt
408 || inst.operands[0].type == AARCH64_OPND_Ft);
409 gdb_assert (inst.operands[1].type == AARCH64_OPND_Rt2
410 || inst.operands[1].type == AARCH64_OPND_Ft2);
d9ebcbce
YQ		 411 gdb_assert (inst.operands[2].type == AARCH64_OPND_ADDR_SIMM7);
412 gdb_assert (!inst.operands[2].addr.offset.is_reg);
413
07b287a0
MS		 414 /* If recording this store would invalidate the store area
415 (perhaps because rn is not known) then we should abandon
416 further prologue analysis. */
f7b7ed97 417 if (stack.store_would_trash (pv_add_constant (regs[rn], imm)))
07b287a0
MS		 418 break;
419
f7b7ed97 420 if (stack.store_would_trash (pv_add_constant (regs[rn], imm + 8)))
07b287a0
MS		 421 break;
422
187f5d00
YQ		 423 rt1 = inst.operands[0].reg.regno;
424 rt2 = inst.operands[1].reg.regno;
425 if (inst.operands[0].type == AARCH64_OPND_Ft)
426 {
427 /* Only bottom 64-bit of each V register (D register) need
428 to be preserved. */
429 gdb_assert (inst.operands[0].qualifier == AARCH64_OPND_QLF_S_D);
430 rt1 += AARCH64_X_REGISTER_COUNT;
431 rt2 += AARCH64_X_REGISTER_COUNT;
432 }
433
f7b7ed97
TT		 434 stack.store (pv_add_constant (regs[rn], imm), 8,
435 regs[rt1]);
436 stack.store (pv_add_constant (regs[rn], imm + 8), 8,
437 regs[rt2]);
14ac654f 438
d9ebcbce 439 if (inst.operands[2].addr.writeback)
93d96012 440 regs[rn] = pv_add_constant (regs[rn], imm);
07b287a0 441
07b287a0 442 }
432ec081
YQ		 443 else if ((inst.opcode->iclass == ldst_imm9 /* Signed immediate. */
444 || (inst.opcode->iclass == ldst_pos /* Unsigned immediate. */
445 && (inst.opcode->op == OP_STR_POS
446 || inst.opcode->op == OP_STRF_POS)))
447 && inst.operands[1].addr.base_regno == AARCH64_SP_REGNUM
448 && strcmp ("str", inst.opcode->name) == 0)
449 {
450 /* STR (immediate) */
451 unsigned int rt = inst.operands[0].reg.regno;
452 int32_t imm = inst.operands[1].addr.offset.imm;
453 unsigned int rn = inst.operands[1].addr.base_regno;
454 bool is64
455 = (aarch64_get_qualifier_esize (inst.operands[0].qualifier) == 8);
456 gdb_assert (inst.operands[0].type == AARCH64_OPND_Rt
457 || inst.operands[0].type == AARCH64_OPND_Ft);
458
459 if (inst.operands[0].type == AARCH64_OPND_Ft)
460 {
461 /* Only bottom 64-bit of each V register (D register) need
462 to be preserved. */
463 gdb_assert (inst.operands[0].qualifier == AARCH64_OPND_QLF_S_D);
464 rt += AARCH64_X_REGISTER_COUNT;
465 }
466
f7b7ed97
TT		 467 stack.store (pv_add_constant (regs[rn], imm),
468 is64 ? 8 : 4, regs[rt]);
432ec081
YQ		 469 if (inst.operands[1].addr.writeback)
470 regs[rn] = pv_add_constant (regs[rn], imm);
471 }
d9ebcbce 472 else if (inst.opcode->iclass == testbranch)
07b287a0
MS		 473 {
474 /* Stop analysis on branch. */
475 break;
476 }
17e116a7
AH		 477 else if (inst.opcode->iclass == ic_system)
478 {
479 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
480 int ra_state_val = 0;
481
482 if (insn == 0xd503233f /* paciasp. */
483 || insn == 0xd503237f /* pacibsp. */)
484 {
485 /* Return addresses are mangled. */
486 ra_state_val = 1;
487 }
488 else if (insn == 0xd50323bf /* autiasp. */
489 || insn == 0xd50323ff /* autibsp. */)
490 {
491 /* Return addresses are not mangled. */
492 ra_state_val = 0;
493 }
494 else
495 {
496 if (aarch64_debug)
497 debug_printf ("aarch64: prologue analysis gave up addr=%s"
498 " opcode=0x%x (iclass)\n",
499 core_addr_to_string_nz (start), insn);
500 break;
501 }
502
503 if (tdep->has_pauth () && cache != nullptr)
504 trad_frame_set_value (cache->saved_regs,
505 tdep->pauth_ra_state_regnum,
506 ra_state_val);
507 }
07b287a0
MS		 508 else
509 {
510 if (aarch64_debug)
b277c936 511 {
0a0da556 512 debug_printf ("aarch64: prologue analysis gave up addr=%s"
b277c936
PL		 513 " opcode=0x%x\n",
514 core_addr_to_string_nz (start), insn);
515 }
07b287a0
MS		 516 break;
517 }
518 }
519
520 if (cache == NULL)
f7b7ed97 521 return start;
07b287a0
MS		 522
523 if (pv_is_register (regs[AARCH64_FP_REGNUM], AARCH64_SP_REGNUM))
524 {
525 /* Frame pointer is fp. Frame size is constant. */
526 cache->framereg = AARCH64_FP_REGNUM;
527 cache->framesize = -regs[AARCH64_FP_REGNUM].k;
528 }
529 else if (pv_is_register (regs[AARCH64_SP_REGNUM], AARCH64_SP_REGNUM))
530 {
531 /* Try the stack pointer. */
532 cache->framesize = -regs[AARCH64_SP_REGNUM].k;
533 cache->framereg = AARCH64_SP_REGNUM;
534 }
535 else
536 {
537 /* We're just out of luck. We don't know where the frame is. */
538 cache->framereg = -1;
539 cache->framesize = 0;
540 }
541
542 for (i = 0; i < AARCH64_X_REGISTER_COUNT; i++)
543 {
544 CORE_ADDR offset;
545
f7b7ed97 546 if (stack.find_reg (gdbarch, i, &offset))
07b287a0
MS		 547 cache->saved_regs[i].addr = offset;
548 }
549
187f5d00
YQ		 550 for (i = 0; i < AARCH64_D_REGISTER_COUNT; i++)
551 {
552 int regnum = gdbarch_num_regs (gdbarch);
553 CORE_ADDR offset;
554
f7b7ed97
TT		 555 if (stack.find_reg (gdbarch, i + AARCH64_X_REGISTER_COUNT,
556 &offset))
187f5d00
YQ		 557 cache->saved_regs[i + regnum + AARCH64_D0_REGNUM].addr = offset;
558 }
559
07b287a0
MS		 560 return start;
561}
562
4d9a9006
YQ		 563static CORE_ADDR
564aarch64_analyze_prologue (struct gdbarch *gdbarch,
565 CORE_ADDR start, CORE_ADDR limit,
566 struct aarch64_prologue_cache *cache)
567{
568 instruction_reader reader;
569
570 return aarch64_analyze_prologue (gdbarch, start, limit, cache,
571 reader);
572}
573
574#if GDB_SELF_TEST
575
576namespace selftests {
577
578/* Instruction reader from manually cooked instruction sequences. */
579
580class instruction_reader_test : public abstract_instruction_reader
581{
582public:
583 template<size_t SIZE>
584 explicit instruction_reader_test (const uint32_t (&insns)[SIZE])
585 : m_insns (insns), m_insns_size (SIZE)
586 {}
587
588 ULONGEST read (CORE_ADDR memaddr, int len, enum bfd_endian byte_order)
632e107b 589 override
4d9a9006
YQ		 590 {
591 SELF_CHECK (len == 4);
592 SELF_CHECK (memaddr % 4 == 0);
593 SELF_CHECK (memaddr / 4 < m_insns_size);
594
595 return m_insns[memaddr / 4];
596 }
597
598private:
599 const uint32_t *m_insns;
600 size_t m_insns_size;
601};
602
603static void
604aarch64_analyze_prologue_test (void)
605{
606 struct gdbarch_info info;
607
608 gdbarch_info_init (&info);
609 info.bfd_arch_info = bfd_scan_arch ("aarch64");
610
611 struct gdbarch *gdbarch = gdbarch_find_by_info (info);
612 SELF_CHECK (gdbarch != NULL);
613
17e116a7
AH		 614 struct aarch64_prologue_cache cache;
615 cache.saved_regs = trad_frame_alloc_saved_regs (gdbarch);
616
617 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
618
4d9a9006
YQ		 619 /* Test the simple prologue in which frame pointer is used. */
620 {
4d9a9006
YQ		 621 static const uint32_t insns[] = {
622 0xa9af7bfd, /* stp x29, x30, [sp,#-272]! */
623 0x910003fd, /* mov x29, sp */
624 0x97ffffe6, /* bl 0x400580 */
625 };
626 instruction_reader_test reader (insns);
627
628 CORE_ADDR end = aarch64_analyze_prologue (gdbarch, 0, 128, &cache, reader);
629 SELF_CHECK (end == 4 * 2);
630
631 SELF_CHECK (cache.framereg == AARCH64_FP_REGNUM);
632 SELF_CHECK (cache.framesize == 272);
633
634 for (int i = 0; i < AARCH64_X_REGISTER_COUNT; i++)
635 {
636 if (i == AARCH64_FP_REGNUM)
637 SELF_CHECK (cache.saved_regs[i].addr == -272);
638 else if (i == AARCH64_LR_REGNUM)
639 SELF_CHECK (cache.saved_regs[i].addr == -264);
640 else
641 SELF_CHECK (cache.saved_regs[i].addr == -1);
642 }
643
644 for (int i = 0; i < AARCH64_D_REGISTER_COUNT; i++)
645 {
646 int regnum = gdbarch_num_regs (gdbarch);
647
648 SELF_CHECK (cache.saved_regs[i + regnum + AARCH64_D0_REGNUM].addr
649 == -1);
650 }
651 }
432ec081
YQ		 652
653 /* Test a prologue in which STR is used and frame pointer is not
654 used. */
655 {
432ec081
YQ		 656 static const uint32_t insns[] = {
657 0xf81d0ff3, /* str x19, [sp, #-48]! */
658 0xb9002fe0, /* str w0, [sp, #44] */
659 0xf90013e1, /* str x1, [sp, #32]*/
660 0xfd000fe0, /* str d0, [sp, #24] */
661 0xaa0203f3, /* mov x19, x2 */
662 0xf94013e0, /* ldr x0, [sp, #32] */
663 };
664 instruction_reader_test reader (insns);
665
666 CORE_ADDR end = aarch64_analyze_prologue (gdbarch, 0, 128, &cache, reader);
667
668 SELF_CHECK (end == 4 * 5);
669
670 SELF_CHECK (cache.framereg == AARCH64_SP_REGNUM);
671 SELF_CHECK (cache.framesize == 48);
672
673 for (int i = 0; i < AARCH64_X_REGISTER_COUNT; i++)
674 {
675 if (i == 1)
676 SELF_CHECK (cache.saved_regs[i].addr == -16);
677 else if (i == 19)
678 SELF_CHECK (cache.saved_regs[i].addr == -48);
679 else
680 SELF_CHECK (cache.saved_regs[i].addr == -1);
681 }
682
683 for (int i = 0; i < AARCH64_D_REGISTER_COUNT; i++)
684 {
685 int regnum = gdbarch_num_regs (gdbarch);
686
687 if (i == 0)
688 SELF_CHECK (cache.saved_regs[i + regnum + AARCH64_D0_REGNUM].addr
689 == -24);
690 else
691 SELF_CHECK (cache.saved_regs[i + regnum + AARCH64_D0_REGNUM].addr
692 == -1);
693 }
694 }
17e116a7
AH		 695
696 /* Test a prologue in which there is a return address signing instruction. */
697 if (tdep->has_pauth ())
698 {
699 static const uint32_t insns[] = {
700 0xd503233f, /* paciasp */
701 0xa9bd7bfd, /* stp x29, x30, [sp, #-48]! */
702 0x910003fd, /* mov x29, sp */
703 0xf801c3f3, /* str x19, [sp, #28] */
704 0xb9401fa0, /* ldr x19, [x29, #28] */
705 };
706 instruction_reader_test reader (insns);
707
708 CORE_ADDR end = aarch64_analyze_prologue (gdbarch, 0, 128, &cache,
709 reader);
710
711 SELF_CHECK (end == 4 * 4);
712 SELF_CHECK (cache.framereg == AARCH64_FP_REGNUM);
713 SELF_CHECK (cache.framesize == 48);
714
715 for (int i = 0; i < AARCH64_X_REGISTER_COUNT; i++)
716 {
717 if (i == 19)
718 SELF_CHECK (cache.saved_regs[i].addr == -20);
719 else if (i == AARCH64_FP_REGNUM)
720 SELF_CHECK (cache.saved_regs[i].addr == -48);
721 else if (i == AARCH64_LR_REGNUM)
722 SELF_CHECK (cache.saved_regs[i].addr == -40);
723 else
724 SELF_CHECK (cache.saved_regs[i].addr == -1);
725 }
726
727 if (tdep->has_pauth ())
728 {
729 SELF_CHECK (trad_frame_value_p (cache.saved_regs,
730 tdep->pauth_ra_state_regnum));
731 SELF_CHECK (cache.saved_regs[tdep->pauth_ra_state_regnum].addr == 1);
732 }
733 }
4d9a9006
YQ		 734}
735} // namespace selftests
736#endif /* GDB_SELF_TEST */
737
07b287a0
MS		 738/* Implement the "skip_prologue" gdbarch method. */
739
740static CORE_ADDR
741aarch64_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)
742{
07b287a0 743 CORE_ADDR func_addr, limit_pc;
07b287a0
MS		 744
745 /* See if we can determine the end of the prologue via the symbol
746 table. If so, then return either PC, or the PC after the
747 prologue, whichever is greater. */
748 if (find_pc_partial_function (pc, NULL, &func_addr, NULL))
749 {
750 CORE_ADDR post_prologue_pc
751 = skip_prologue_using_sal (gdbarch, func_addr);
752
753 if (post_prologue_pc != 0)
325fac50 754 return std::max (pc, post_prologue_pc);
07b287a0
MS		 755 }
756
757 /* Can't determine prologue from the symbol table, need to examine
758 instructions. */
759
760 /* Find an upper limit on the function prologue using the debug
761 information. If the debug information could not be used to
762 provide that bound, then use an arbitrary large number as the
763 upper bound. */
764 limit_pc = skip_prologue_using_sal (gdbarch, pc);
765 if (limit_pc == 0)
766 limit_pc = pc + 128; /* Magic. */
767
768 /* Try disassembling prologue. */
769 return aarch64_analyze_prologue (gdbarch, pc, limit_pc, NULL);
770}
771
772/* Scan the function prologue for THIS_FRAME and populate the prologue
773 cache CACHE. */
774
775static void
776aarch64_scan_prologue (struct frame_info *this_frame,
777 struct aarch64_prologue_cache *cache)
778{
779 CORE_ADDR block_addr = get_frame_address_in_block (this_frame);
780 CORE_ADDR prologue_start;
781 CORE_ADDR prologue_end;
782 CORE_ADDR prev_pc = get_frame_pc (this_frame);
783 struct gdbarch *gdbarch = get_frame_arch (this_frame);
784
db634143
PL		 785 cache->prev_pc = prev_pc;
786
07b287a0
MS		 787 /* Assume we do not find a frame. */
788 cache->framereg = -1;
789 cache->framesize = 0;
790
791 if (find_pc_partial_function (block_addr, NULL, &prologue_start,
792 &prologue_end))
793 {
794 struct symtab_and_line sal = find_pc_line (prologue_start, 0);
795
796 if (sal.line == 0)
797 {
798 /* No line info so use the current PC. */
799 prologue_end = prev_pc;
800 }
801 else if (sal.end < prologue_end)
802 {
803 /* The next line begins after the function end. */
804 prologue_end = sal.end;
805 }
806
325fac50 807 prologue_end = std::min (prologue_end, prev_pc);
07b287a0
MS		 808 aarch64_analyze_prologue (gdbarch, prologue_start, prologue_end, cache);
809 }
810 else
811 {
812 CORE_ADDR frame_loc;
07b287a0
MS		 813
814 frame_loc = get_frame_register_unsigned (this_frame, AARCH64_FP_REGNUM);
815 if (frame_loc == 0)
816 return;
817
818 cache->framereg = AARCH64_FP_REGNUM;
819 cache->framesize = 16;
820 cache->saved_regs[29].addr = 0;
821 cache->saved_regs[30].addr = 8;
822 }
823}
824
7dfa3edc
PL		 825/* Fill in *CACHE with information about the prologue of *THIS_FRAME. This
826 function may throw an exception if the inferior's registers or memory is
827 not available. */
07b287a0 828
7dfa3edc
PL		 829static void
830aarch64_make_prologue_cache_1 (struct frame_info *this_frame,
831 struct aarch64_prologue_cache *cache)
07b287a0 832{
07b287a0
MS		 833 CORE_ADDR unwound_fp;
834 int reg;
835
07b287a0
MS		 836 aarch64_scan_prologue (this_frame, cache);
837
838 if (cache->framereg == -1)
7dfa3edc 839 return;
07b287a0
MS		 840
841 unwound_fp = get_frame_register_unsigned (this_frame, cache->framereg);
842 if (unwound_fp == 0)
7dfa3edc 843 return;
07b287a0
MS		 844
845 cache->prev_sp = unwound_fp + cache->framesize;
846
847 /* Calculate actual addresses of saved registers using offsets
848 determined by aarch64_analyze_prologue. */
849 for (reg = 0; reg < gdbarch_num_regs (get_frame_arch (this_frame)); reg++)
850 if (trad_frame_addr_p (cache->saved_regs, reg))
851 cache->saved_regs[reg].addr += cache->prev_sp;
852
db634143
PL		 853 cache->func = get_frame_func (this_frame);
854
7dfa3edc
PL		 855 cache->available_p = 1;
856}
857
858/* Allocate and fill in *THIS_CACHE with information about the prologue of
859 *THIS_FRAME. Do not do this is if *THIS_CACHE was already allocated.
860 Return a pointer to the current aarch64_prologue_cache in
861 *THIS_CACHE. */
862
863static struct aarch64_prologue_cache *
864aarch64_make_prologue_cache (struct frame_info *this_frame, void **this_cache)
865{
866 struct aarch64_prologue_cache *cache;
867
868 if (*this_cache != NULL)
9a3c8263 869 return (struct aarch64_prologue_cache *) *this_cache;
7dfa3edc
PL		 870
871 cache = FRAME_OBSTACK_ZALLOC (struct aarch64_prologue_cache);
872 cache->saved_regs = trad_frame_alloc_saved_regs (this_frame);
873 *this_cache = cache;
874
875 TRY
876 {
877 aarch64_make_prologue_cache_1 (this_frame, cache);
878 }
879 CATCH (ex, RETURN_MASK_ERROR)
880 {
881 if (ex.error != NOT_AVAILABLE_ERROR)
882 throw_exception (ex);
883 }
884 END_CATCH
885
07b287a0
MS		 886 return cache;
887}
888
7dfa3edc
PL		 889/* Implement the "stop_reason" frame_unwind method. */
890
891static enum unwind_stop_reason
892aarch64_prologue_frame_unwind_stop_reason (struct frame_info *this_frame,
893 void **this_cache)
894{
895 struct aarch64_prologue_cache *cache
896 = aarch64_make_prologue_cache (this_frame, this_cache);
897
898 if (!cache->available_p)
899 return UNWIND_UNAVAILABLE;
900
901 /* Halt the backtrace at "_start". */
902 if (cache->prev_pc <= gdbarch_tdep (get_frame_arch (this_frame))->lowest_pc)
903 return UNWIND_OUTERMOST;
904
905 /* We've hit a wall, stop. */
906 if (cache->prev_sp == 0)
907 return UNWIND_OUTERMOST;
908
909 return UNWIND_NO_REASON;
910}
911
07b287a0
MS		 912/* Our frame ID for a normal frame is the current function's starting
913 PC and the caller's SP when we were called. */
914
915static void
916aarch64_prologue_this_id (struct frame_info *this_frame,
917 void **this_cache, struct frame_id *this_id)
918{
7c8edfae
PL		 919 struct aarch64_prologue_cache *cache
920 = aarch64_make_prologue_cache (this_frame, this_cache);
07b287a0 921
7dfa3edc
PL		 922 if (!cache->available_p)
923 *this_id = frame_id_build_unavailable_stack (cache->func);
924 else
925 *this_id = frame_id_build (cache->prev_sp, cache->func);
07b287a0
MS		 926}
927
928/* Implement the "prev_register" frame_unwind method. */
929
930static struct value *
931aarch64_prologue_prev_register (struct frame_info *this_frame,
932 void **this_cache, int prev_regnum)
933{
7c8edfae
PL		 934 struct aarch64_prologue_cache *cache
935 = aarch64_make_prologue_cache (this_frame, this_cache);
07b287a0
MS		 936
937 /* If we are asked to unwind the PC, then we need to return the LR
938 instead. The prologue may save PC, but it will point into this
939 frame's prologue, not the next frame's resume location. */
940 if (prev_regnum == AARCH64_PC_REGNUM)
941 {
942 CORE_ADDR lr;
17e116a7
AH		 943 struct gdbarch *gdbarch = get_frame_arch (this_frame);
944 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
07b287a0
MS		 945
946 lr = frame_unwind_register_unsigned (this_frame, AARCH64_LR_REGNUM);
17e116a7
AH		 947
948 if (tdep->has_pauth ()
949 && trad_frame_value_p (cache->saved_regs,
950 tdep->pauth_ra_state_regnum))
951 lr = aarch64_frame_unmask_address (tdep, this_frame, lr);
952
07b287a0
MS		 953 return frame_unwind_got_constant (this_frame, prev_regnum, lr);
954 }
955
956 /* SP is generally not saved to the stack, but this frame is
957 identified by the next frame's stack pointer at the time of the
958 call. The value was already reconstructed into PREV_SP. */
959 /*
960 +----------+ ^
961 | saved lr | |
962 +->| saved fp |--+
963 | | |
964 | | | <- Previous SP
965 | +----------+
966 | | saved lr |
967 +--| saved fp |<- FP
968 | |
969 | |<- SP
970 +----------+ */
971 if (prev_regnum == AARCH64_SP_REGNUM)
972 return frame_unwind_got_constant (this_frame, prev_regnum,
973 cache->prev_sp);
974
975 return trad_frame_get_prev_register (this_frame, cache->saved_regs,
976 prev_regnum);
977}
978
979/* AArch64 prologue unwinder. */
980struct frame_unwind aarch64_prologue_unwind =
981{
982 NORMAL_FRAME,
7dfa3edc 983 aarch64_prologue_frame_unwind_stop_reason,
07b287a0
MS		 984 aarch64_prologue_this_id,
985 aarch64_prologue_prev_register,
986 NULL,
987 default_frame_sniffer
988};
989
8b61f75d
PL		 990/* Allocate and fill in *THIS_CACHE with information about the prologue of
991 *THIS_FRAME. Do not do this is if *THIS_CACHE was already allocated.
992 Return a pointer to the current aarch64_prologue_cache in
993 *THIS_CACHE. */
07b287a0
MS		 994
995static struct aarch64_prologue_cache *
8b61f75d 996aarch64_make_stub_cache (struct frame_info *this_frame, void **this_cache)
07b287a0 997{
07b287a0 998 struct aarch64_prologue_cache *cache;
8b61f75d
PL		 999
1000 if (*this_cache != NULL)
9a3c8263 1001 return (struct aarch64_prologue_cache *) *this_cache;
07b287a0
MS		 1002
1003 cache = FRAME_OBSTACK_ZALLOC (struct aarch64_prologue_cache);
1004 cache->saved_regs = trad_frame_alloc_saved_regs (this_frame);
8b61f75d 1005 *this_cache = cache;
07b287a0 1006
02a2a705
PL		 1007 TRY
1008 {
1009 cache->prev_sp = get_frame_register_unsigned (this_frame,
1010 AARCH64_SP_REGNUM);
1011 cache->prev_pc = get_frame_pc (this_frame);
1012 cache->available_p = 1;
1013 }
1014 CATCH (ex, RETURN_MASK_ERROR)
1015 {
1016 if (ex.error != NOT_AVAILABLE_ERROR)
1017 throw_exception (ex);
1018 }
1019 END_CATCH
07b287a0
MS		 1020
1021 return cache;
1022}
1023
02a2a705
PL		 1024/* Implement the "stop_reason" frame_unwind method. */
1025
1026static enum unwind_stop_reason
1027aarch64_stub_frame_unwind_stop_reason (struct frame_info *this_frame,
1028 void **this_cache)
1029{
1030 struct aarch64_prologue_cache *cache
1031 = aarch64_make_stub_cache (this_frame, this_cache);
1032
1033 if (!cache->available_p)
1034 return UNWIND_UNAVAILABLE;
1035
1036 return UNWIND_NO_REASON;
1037}
1038
07b287a0
MS		 1039/* Our frame ID for a stub frame is the current SP and LR. */
1040
1041static void
1042aarch64_stub_this_id (struct frame_info *this_frame,
1043 void **this_cache, struct frame_id *this_id)
1044{
8b61f75d
PL		 1045 struct aarch64_prologue_cache *cache
1046 = aarch64_make_stub_cache (this_frame, this_cache);
07b287a0 1047
02a2a705
PL		 1048 if (cache->available_p)
1049 *this_id = frame_id_build (cache->prev_sp, cache->prev_pc);
1050 else
1051 *this_id = frame_id_build_unavailable_stack (cache->prev_pc);
07b287a0
MS		 1052}
1053
1054/* Implement the "sniffer" frame_unwind method. */
1055
1056static int
1057aarch64_stub_unwind_sniffer (const struct frame_unwind *self,
1058 struct frame_info *this_frame,
1059 void **this_prologue_cache)
1060{
1061 CORE_ADDR addr_in_block;
1062 gdb_byte dummy[4];
1063
1064 addr_in_block = get_frame_address_in_block (this_frame);
3e5d3a5a 1065 if (in_plt_section (addr_in_block)
07b287a0
MS		 1066 /* We also use the stub winder if the target memory is unreadable
1067 to avoid having the prologue unwinder trying to read it. */
1068 || target_read_memory (get_frame_pc (this_frame), dummy, 4) != 0)
1069 return 1;
1070
1071 return 0;
1072}
1073
1074/* AArch64 stub unwinder. */
1075struct frame_unwind aarch64_stub_unwind =
1076{
1077 NORMAL_FRAME,
02a2a705 1078 aarch64_stub_frame_unwind_stop_reason,
07b287a0
MS		 1079 aarch64_stub_this_id,
1080 aarch64_prologue_prev_register,
1081 NULL,
1082 aarch64_stub_unwind_sniffer
1083};
1084
1085/* Return the frame base address of *THIS_FRAME. */
1086
1087static CORE_ADDR
1088aarch64_normal_frame_base (struct frame_info *this_frame, void **this_cache)
1089{
7c8edfae
PL		 1090 struct aarch64_prologue_cache *cache
1091 = aarch64_make_prologue_cache (this_frame, this_cache);
07b287a0
MS		 1092
1093 return cache->prev_sp - cache->framesize;
1094}
1095
1096/* AArch64 default frame base information. */
1097struct frame_base aarch64_normal_base =
1098{
1099 &aarch64_prologue_unwind,
1100 aarch64_normal_frame_base,
1101 aarch64_normal_frame_base,
1102 aarch64_normal_frame_base
1103};
1104
07b287a0
MS		 1105/* Return the value of the REGNUM register in the previous frame of
1106 *THIS_FRAME. */
1107
1108static struct value *
1109aarch64_dwarf2_prev_register (struct frame_info *this_frame,
1110 void **this_cache, int regnum)
1111{
11e1b75f 1112 struct gdbarch_tdep *tdep = gdbarch_tdep (get_frame_arch (this_frame));
07b287a0
MS		 1113 CORE_ADDR lr;
1114
1115 switch (regnum)
1116 {
1117 case AARCH64_PC_REGNUM:
1118 lr = frame_unwind_register_unsigned (this_frame, AARCH64_LR_REGNUM);
11e1b75f 1119 lr = aarch64_frame_unmask_address (tdep, this_frame, lr);
07b287a0
MS		 1120 return frame_unwind_got_constant (this_frame, regnum, lr);
1121
1122 default:
1123 internal_error (__FILE__, __LINE__,
1124 _("Unexpected register %d"), regnum);
1125 }
1126}
1127
11e1b75f
AH		 1128static const unsigned char op_lit0 = DW_OP_lit0;
1129static const unsigned char op_lit1 = DW_OP_lit1;
1130
07b287a0
MS		 1131/* Implement the "init_reg" dwarf2_frame_ops method. */
1132
1133static void
1134aarch64_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,
1135 struct dwarf2_frame_state_reg *reg,
1136 struct frame_info *this_frame)
1137{
11e1b75f
AH		 1138 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1139
07b287a0
MS		 1140 switch (regnum)
1141 {
1142 case AARCH64_PC_REGNUM:
1143 reg->how = DWARF2_FRAME_REG_FN;
1144 reg->loc.fn = aarch64_dwarf2_prev_register;
11e1b75f
AH		 1145 return;
1146
07b287a0
MS		 1147 case AARCH64_SP_REGNUM:
1148 reg->how = DWARF2_FRAME_REG_CFA;
11e1b75f
AH		 1149 return;
1150 }
1151
1152 /* Init pauth registers. */
1153 if (tdep->has_pauth ())
1154 {
1155 if (regnum == tdep->pauth_ra_state_regnum)
1156 {
1157 /* Initialize RA_STATE to zero. */
1158 reg->how = DWARF2_FRAME_REG_SAVED_VAL_EXP;
1159 reg->loc.exp.start = &op_lit0;
1160 reg->loc.exp.len = 1;
1161 return;
1162 }
1163 else if (regnum == AARCH64_PAUTH_DMASK_REGNUM (tdep->pauth_reg_base)
1164 || regnum == AARCH64_PAUTH_CMASK_REGNUM (tdep->pauth_reg_base))
1165 {
1166 reg->how = DWARF2_FRAME_REG_SAME_VALUE;
1167 return;
1168 }
07b287a0
MS		 1169 }
1170}
1171
11e1b75f
AH		 1172/* Implement the execute_dwarf_cfa_vendor_op method. */
1173
1174static bool
1175aarch64_execute_dwarf_cfa_vendor_op (struct gdbarch *gdbarch, gdb_byte op,
1176 struct dwarf2_frame_state *fs)
1177{
1178 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1179 struct dwarf2_frame_state_reg *ra_state;
1180
1181 if (tdep->has_pauth () && op == DW_CFA_AARCH64_negate_ra_state)
1182 {
1183 /* Allocate RA_STATE column if it's not allocated yet. */
1184 fs->regs.alloc_regs (AARCH64_DWARF_PAUTH_RA_STATE + 1);
1185
1186 /* Toggle the status of RA_STATE between 0 and 1. */
1187 ra_state = &(fs->regs.reg[AARCH64_DWARF_PAUTH_RA_STATE]);
1188 ra_state->how = DWARF2_FRAME_REG_SAVED_VAL_EXP;
1189
1190 if (ra_state->loc.exp.start == nullptr
1191 || ra_state->loc.exp.start == &op_lit0)
1192 ra_state->loc.exp.start = &op_lit1;
1193 else
1194 ra_state->loc.exp.start = &op_lit0;
1195
1196 ra_state->loc.exp.len = 1;
1197
1198 return true;
1199 }
1200
1201 return false;
1202}
1203
07b287a0
MS		 1204/* When arguments must be pushed onto the stack, they go on in reverse
1205 order. The code below implements a FILO (stack) to do this. */
1206
1207typedef struct
1208{
c3c87445
YQ		 1209 /* Value to pass on stack. It can be NULL if this item is for stack
1210 padding. */
7c543f7b 1211 const gdb_byte *data;
07b287a0
MS		 1212
1213 /* Size in bytes of value to pass on stack. */
1214 int len;
1215} stack_item_t;
1216
1217DEF_VEC_O (stack_item_t);
1218
1219/* Return the alignment (in bytes) of the given type. */
1220
1221static int
1222aarch64_type_align (struct type *t)
1223{
1224 int n;
1225 int align;
1226 int falign;
1227
1228 t = check_typedef (t);
1229 switch (TYPE_CODE (t))
1230 {
1231 default:
1232 /* Should never happen. */
1233 internal_error (__FILE__, __LINE__, _("unknown type alignment"));
1234 return 4;
1235
1236 case TYPE_CODE_PTR:
1237 case TYPE_CODE_ENUM:
1238 case TYPE_CODE_INT:
1239 case TYPE_CODE_FLT:
1240 case TYPE_CODE_SET:
1241 case TYPE_CODE_RANGE:
1242 case TYPE_CODE_BITSTRING:
1243 case TYPE_CODE_REF:
aa006118 1244 case TYPE_CODE_RVALUE_REF:
07b287a0
MS		 1245 case TYPE_CODE_CHAR:
1246 case TYPE_CODE_BOOL:
1247 return TYPE_LENGTH (t);
1248
1249 case TYPE_CODE_ARRAY:
238f2452
YQ		 1250 if (TYPE_VECTOR (t))
1251 {
1252 /* Use the natural alignment for vector types (the same for
1253 scalar type), but the maximum alignment is 128-bit. */
1254 if (TYPE_LENGTH (t) > 16)
1255 return 16;
1256 else
1257 return TYPE_LENGTH (t);
1258 }
1259 else
1260 return aarch64_type_align (TYPE_TARGET_TYPE (t));
07b287a0
MS		 1261 case TYPE_CODE_COMPLEX:
1262 return aarch64_type_align (TYPE_TARGET_TYPE (t));
1263
1264 case TYPE_CODE_STRUCT:
1265 case TYPE_CODE_UNION:
1266 align = 1;
1267 for (n = 0; n < TYPE_NFIELDS (t); n++)
1268 {
1269 falign = aarch64_type_align (TYPE_FIELD_TYPE (t, n));
1270 if (falign > align)
1271 align = falign;
1272 }
1273 return align;
1274 }
1275}
1276
ea92689a
AH		 1277/* Worker function for aapcs_is_vfp_call_or_return_candidate.
1278
1279 Return the number of register required, or -1 on failure.
1280
1281 When encountering a base element, if FUNDAMENTAL_TYPE is not set then set it
1282 to the element, else fail if the type of this element does not match the
1283 existing value. */
1284
1285static int
1286aapcs_is_vfp_call_or_return_candidate_1 (struct type *type,
1287 struct type **fundamental_type)
1288{
1289 if (type == nullptr)
1290 return -1;
1291
1292 switch (TYPE_CODE (type))
1293 {
1294 case TYPE_CODE_FLT:
1295 if (TYPE_LENGTH (type) > 16)
1296 return -1;
1297
1298 if (*fundamental_type == nullptr)
1299 *fundamental_type = type;
1300 else if (TYPE_LENGTH (type) != TYPE_LENGTH (*fundamental_type)
1301 || TYPE_CODE (type) != TYPE_CODE (*fundamental_type))
1302 return -1;
1303
1304 return 1;
1305
1306 case TYPE_CODE_COMPLEX:
1307 {
1308 struct type *target_type = check_typedef (TYPE_TARGET_TYPE (type));
1309 if (TYPE_LENGTH (target_type) > 16)
1310 return -1;
1311
1312 if (*fundamental_type == nullptr)
1313 *fundamental_type = target_type;
1314 else if (TYPE_LENGTH (target_type) != TYPE_LENGTH (*fundamental_type)
1315 || TYPE_CODE (target_type) != TYPE_CODE (*fundamental_type))
1316 return -1;
1317
1318 return 2;
1319 }
1320
1321 case TYPE_CODE_ARRAY:
1322 {
1323 if (TYPE_VECTOR (type))
1324 {
1325 if (TYPE_LENGTH (type) != 8 && TYPE_LENGTH (type) != 16)
1326 return -1;
1327
1328 if (*fundamental_type == nullptr)
1329 *fundamental_type = type;
1330 else if (TYPE_LENGTH (type) != TYPE_LENGTH (*fundamental_type)
1331 || TYPE_CODE (type) != TYPE_CODE (*fundamental_type))
1332 return -1;
1333
1334 return 1;
1335 }
1336 else
1337 {
1338 struct type *target_type = TYPE_TARGET_TYPE (type);
1339 int count = aapcs_is_vfp_call_or_return_candidate_1
1340 (target_type, fundamental_type);
1341
1342 if (count == -1)
1343 return count;
1344
d4718d5c 1345 count *= (TYPE_LENGTH (type) / TYPE_LENGTH (target_type));
ea92689a
AH		 1346 return count;
1347 }
1348 }
1349
1350 case TYPE_CODE_STRUCT:
1351 case TYPE_CODE_UNION:
1352 {
1353 int count = 0;
1354
1355 for (int i = 0; i < TYPE_NFIELDS (type); i++)
1356 {
353229bf
AH		 1357 /* Ignore any static fields. */
1358 if (field_is_static (&TYPE_FIELD (type, i)))
1359 continue;
1360
ea92689a
AH		 1361 struct type *member = check_typedef (TYPE_FIELD_TYPE (type, i));
1362
1363 int sub_count = aapcs_is_vfp_call_or_return_candidate_1
1364 (member, fundamental_type);
1365 if (sub_count == -1)
1366 return -1;
1367 count += sub_count;
1368 }
73021deb
AH		 1369
1370 /* Ensure there is no padding between the fields (allowing for empty
1371 zero length structs) */
1372 int ftype_length = (*fundamental_type == nullptr)
1373 ? 0 : TYPE_LENGTH (*fundamental_type);
1374 if (count * ftype_length != TYPE_LENGTH (type))
1375 return -1;
1376
ea92689a
AH		 1377 return count;
1378 }
1379
1380 default:
1381 break;
1382 }
1383
1384 return -1;
1385}
1386
1387/* Return true if an argument, whose type is described by TYPE, can be passed or
1388 returned in simd/fp registers, providing enough parameter passing registers
1389 are available. This is as described in the AAPCS64.
1390
1391 Upon successful return, *COUNT returns the number of needed registers,
1392 *FUNDAMENTAL_TYPE contains the type of those registers.
1393
1394 Candidate as per the AAPCS64 5.4.2.C is either a:
1395 - float.
1396 - short-vector.
1397 - HFA (Homogeneous Floating-point Aggregate, 4.3.5.1). A Composite type where
1398 all the members are floats and has at most 4 members.
1399 - HVA (Homogeneous Short-vector Aggregate, 4.3.5.2). A Composite type where
1400 all the members are short vectors and has at most 4 members.
1401 - Complex (7.1.1)
1402
1403 Note that HFAs and HVAs can include nested structures and arrays. */
1404
0e745c60 1405static bool
ea92689a
AH		 1406aapcs_is_vfp_call_or_return_candidate (struct type *type, int *count,
1407 struct type **fundamental_type)
1408{
1409 if (type == nullptr)
1410 return false;
1411
1412 *fundamental_type = nullptr;
1413
1414 int ag_count = aapcs_is_vfp_call_or_return_candidate_1 (type,
1415 fundamental_type);
1416
1417 if (ag_count > 0 && ag_count <= HA_MAX_NUM_FLDS)
1418 {
1419 *count = ag_count;
1420 return true;
1421 }
1422 else
1423 return false;
1424}
1425
07b287a0
MS		 1426/* AArch64 function call information structure. */
1427struct aarch64_call_info
1428{
1429 /* the current argument number. */
1430 unsigned argnum;
1431
1432 /* The next general purpose register number, equivalent to NGRN as
1433 described in the AArch64 Procedure Call Standard. */
1434 unsigned ngrn;
1435
1436 /* The next SIMD and floating point register number, equivalent to
1437 NSRN as described in the AArch64 Procedure Call Standard. */
1438 unsigned nsrn;
1439
1440 /* The next stacked argument address, equivalent to NSAA as
1441 described in the AArch64 Procedure Call Standard. */
1442 unsigned nsaa;
1443
1444 /* Stack item vector. */
1445 VEC(stack_item_t) *si;
1446};
1447
1448/* Pass a value in a sequence of consecutive X registers. The caller
1449 is responsbile for ensuring sufficient registers are available. */
1450
1451static void
1452pass_in_x (struct gdbarch *gdbarch, struct regcache *regcache,
1453 struct aarch64_call_info *info, struct type *type,
8e80f9d1 1454 struct value *arg)
07b287a0
MS		 1455{
1456 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
1457 int len = TYPE_LENGTH (type);
1458 enum type_code typecode = TYPE_CODE (type);
1459 int regnum = AARCH64_X0_REGNUM + info->ngrn;
8e80f9d1 1460 const bfd_byte *buf = value_contents (arg);
07b287a0
MS		 1461
1462 info->argnum++;
1463
1464 while (len > 0)
1465 {
1466 int partial_len = len < X_REGISTER_SIZE ? len : X_REGISTER_SIZE;
1467 CORE_ADDR regval = extract_unsigned_integer (buf, partial_len,
1468 byte_order);
1469
1470
1471 /* Adjust sub-word struct/union args when big-endian. */
1472 if (byte_order == BFD_ENDIAN_BIG
1473 && partial_len < X_REGISTER_SIZE
1474 && (typecode == TYPE_CODE_STRUCT || typecode == TYPE_CODE_UNION))
1475 regval <<= ((X_REGISTER_SIZE - partial_len) * TARGET_CHAR_BIT);
1476
1477 if (aarch64_debug)
b277c936
PL		 1478 {
1479 debug_printf ("arg %d in %s = 0x%s\n", info->argnum,
1480 gdbarch_register_name (gdbarch, regnum),
1481 phex (regval, X_REGISTER_SIZE));
1482 }
07b287a0
MS		 1483 regcache_cooked_write_unsigned (regcache, regnum, regval);
1484 len -= partial_len;
1485 buf += partial_len;
1486 regnum++;
1487 }
1488}
1489
1490/* Attempt to marshall a value in a V register. Return 1 if
1491 successful, or 0 if insufficient registers are available. This
1492 function, unlike the equivalent pass_in_x() function does not
1493 handle arguments spread across multiple registers. */
1494
1495static int
1496pass_in_v (struct gdbarch *gdbarch,
1497 struct regcache *regcache,
1498 struct aarch64_call_info *info,
0735fddd 1499 int len, const bfd_byte *buf)
07b287a0
MS		 1500{
1501 if (info->nsrn < 8)
1502 {
07b287a0 1503 int regnum = AARCH64_V0_REGNUM + info->nsrn;
3ff2c72e
AH		 1504 /* Enough space for a full vector register. */
1505 gdb_byte reg[register_size (gdbarch, regnum)];
1506 gdb_assert (len <= sizeof (reg));
07b287a0
MS		 1507
1508 info->argnum++;
1509 info->nsrn++;
1510
0735fddd
YQ		 1511 memset (reg, 0, sizeof (reg));
1512 /* PCS C.1, the argument is allocated to the least significant
1513 bits of V register. */
1514 memcpy (reg, buf, len);
b66f5587 1515 regcache->cooked_write (regnum, reg);
0735fddd 1516
07b287a0 1517 if (aarch64_debug)
b277c936
PL		 1518 {
1519 debug_printf ("arg %d in %s\n", info->argnum,
1520 gdbarch_register_name (gdbarch, regnum));
1521 }
07b287a0
MS		 1522 return 1;
1523 }
1524 info->nsrn = 8;
1525 return 0;
1526}
1527
1528/* Marshall an argument onto the stack. */
1529
1530static void
1531pass_on_stack (struct aarch64_call_info *info, struct type *type,
8e80f9d1 1532 struct value *arg)
07b287a0 1533{
8e80f9d1 1534 const bfd_byte *buf = value_contents (arg);
07b287a0
MS		 1535 int len = TYPE_LENGTH (type);
1536 int align;
1537 stack_item_t item;
1538
1539 info->argnum++;
1540
1541 align = aarch64_type_align (type);
1542
1543 /* PCS C.17 Stack should be aligned to the larger of 8 bytes or the
1544 Natural alignment of the argument's type. */
1545 align = align_up (align, 8);
1546
1547 /* The AArch64 PCS requires at most doubleword alignment. */
1548 if (align > 16)
1549 align = 16;
1550
1551 if (aarch64_debug)
b277c936
PL		 1552 {
1553 debug_printf ("arg %d len=%d @ sp + %d\n", info->argnum, len,
1554 info->nsaa);
1555 }
07b287a0
MS		 1556
1557 item.len = len;
1558 item.data = buf;
1559 VEC_safe_push (stack_item_t, info->si, &item);
1560
1561 info->nsaa += len;
1562 if (info->nsaa & (align - 1))
1563 {
1564 /* Push stack alignment padding. */
1565 int pad = align - (info->nsaa & (align - 1));
1566
1567 item.len = pad;
c3c87445 1568 item.data = NULL;
07b287a0
MS		 1569
1570 VEC_safe_push (stack_item_t, info->si, &item);
1571 info->nsaa += pad;
1572 }
1573}
1574
1575/* Marshall an argument into a sequence of one or more consecutive X
1576 registers or, if insufficient X registers are available then onto
1577 the stack. */
1578
1579static void
1580pass_in_x_or_stack (struct gdbarch *gdbarch, struct regcache *regcache,
1581 struct aarch64_call_info *info, struct type *type,
8e80f9d1 1582 struct value *arg)
07b287a0
MS		 1583{
1584 int len = TYPE_LENGTH (type);
1585 int nregs = (len + X_REGISTER_SIZE - 1) / X_REGISTER_SIZE;
1586
1587 /* PCS C.13 - Pass in registers if we have enough spare */
1588 if (info->ngrn + nregs <= 8)
1589 {
8e80f9d1 1590 pass_in_x (gdbarch, regcache, info, type, arg);
07b287a0
MS		 1591 info->ngrn += nregs;
1592 }
1593 else
1594 {
1595 info->ngrn = 8;
8e80f9d1 1596 pass_on_stack (info, type, arg);
07b287a0
MS		 1597 }
1598}
1599
0e745c60
AH		 1600/* Pass a value, which is of type arg_type, in a V register. Assumes value is a
1601 aapcs_is_vfp_call_or_return_candidate and there are enough spare V
1602 registers. A return value of false is an error state as the value will have
1603 been partially passed to the stack. */
1604static bool
1605pass_in_v_vfp_candidate (struct gdbarch *gdbarch, struct regcache *regcache,
1606 struct aarch64_call_info *info, struct type *arg_type,
1607 struct value *arg)
07b287a0 1608{
0e745c60
AH		 1609 switch (TYPE_CODE (arg_type))
1610 {
1611 case TYPE_CODE_FLT:
1612 return pass_in_v (gdbarch, regcache, info, TYPE_LENGTH (arg_type),
1613 value_contents (arg));
1614 break;
1615
1616 case TYPE_CODE_COMPLEX:
1617 {
1618 const bfd_byte *buf = value_contents (arg);
1619 struct type *target_type = check_typedef (TYPE_TARGET_TYPE (arg_type));
1620
1621 if (!pass_in_v (gdbarch, regcache, info, TYPE_LENGTH (target_type),
1622 buf))
1623 return false;
1624
1625 return pass_in_v (gdbarch, regcache, info, TYPE_LENGTH (target_type),
1626 buf + TYPE_LENGTH (target_type));
1627 }
1628
1629 case TYPE_CODE_ARRAY:
1630 if (TYPE_VECTOR (arg_type))
1631 return pass_in_v (gdbarch, regcache, info, TYPE_LENGTH (arg_type),
1632 value_contents (arg));
1633 /* fall through. */
1634
1635 case TYPE_CODE_STRUCT:
1636 case TYPE_CODE_UNION:
1637 for (int i = 0; i < TYPE_NFIELDS (arg_type); i++)
1638 {
353229bf
AH		 1639 /* Don't include static fields. */
1640 if (field_is_static (&TYPE_FIELD (arg_type, i)))
1641 continue;
1642
0e745c60
AH		 1643 struct value *field = value_primitive_field (arg, 0, i, arg_type);
1644 struct type *field_type = check_typedef (value_type (field));
1645
1646 if (!pass_in_v_vfp_candidate (gdbarch, regcache, info, field_type,
1647 field))
1648 return false;
1649 }
1650 return true;
1651
1652 default:
1653 return false;
1654 }
07b287a0
MS		 1655}
1656
1657/* Implement the "push_dummy_call" gdbarch method. */
1658
1659static CORE_ADDR
1660aarch64_push_dummy_call (struct gdbarch *gdbarch, struct value *function,
1661 struct regcache *regcache, CORE_ADDR bp_addr,
1662 int nargs,
cf84fa6b
AH		 1663 struct value **args, CORE_ADDR sp,
1664 function_call_return_method return_method,
07b287a0
MS		 1665 CORE_ADDR struct_addr)
1666{
07b287a0 1667 int argnum;
07b287a0 1668 struct aarch64_call_info info;
07b287a0
MS		 1669
1670 memset (&info, 0, sizeof (info));
1671
1672 /* We need to know what the type of the called function is in order
1673 to determine the number of named/anonymous arguments for the
1674 actual argument placement, and the return type in order to handle
1675 return value correctly.
1676
1677 The generic code above us views the decision of return in memory
1678 or return in registers as a two stage processes. The language
1679 handler is consulted first and may decide to return in memory (eg
1680 class with copy constructor returned by value), this will cause
1681 the generic code to allocate space AND insert an initial leading
1682 argument.
1683
1684 If the language code does not decide to pass in memory then the
1685 target code is consulted.
1686
1687 If the language code decides to pass in memory we want to move
1688 the pointer inserted as the initial argument from the argument
1689 list and into X8, the conventional AArch64 struct return pointer
38a72da0 1690 register. */
07b287a0
MS		 1691
1692 /* Set the return address. For the AArch64, the return breakpoint
1693 is always at BP_ADDR. */
1694 regcache_cooked_write_unsigned (regcache, AARCH64_LR_REGNUM, bp_addr);
1695
38a72da0
AH		 1696 /* If we were given an initial argument for the return slot, lose it. */
1697 if (return_method == return_method_hidden_param)
07b287a0
MS		 1698 {
1699 args++;
1700 nargs--;
1701 }
1702
1703 /* The struct_return pointer occupies X8. */
38a72da0 1704 if (return_method != return_method_normal)
07b287a0
MS		 1705 {
1706 if (aarch64_debug)
b277c936
PL		 1707 {
1708 debug_printf ("struct return in %s = 0x%s\n",
1709 gdbarch_register_name (gdbarch,
1710 AARCH64_STRUCT_RETURN_REGNUM),
1711 paddress (gdbarch, struct_addr));
1712 }
07b287a0
MS		 1713 regcache_cooked_write_unsigned (regcache, AARCH64_STRUCT_RETURN_REGNUM,
1714 struct_addr);
1715 }
1716
1717 for (argnum = 0; argnum < nargs; argnum++)
1718 {
1719 struct value *arg = args[argnum];
0e745c60
AH		 1720 struct type *arg_type, *fundamental_type;
1721 int len, elements;
07b287a0
MS		 1722
1723 arg_type = check_typedef (value_type (arg));
1724 len = TYPE_LENGTH (arg_type);
1725
0e745c60
AH		 1726 /* If arg can be passed in v registers as per the AAPCS64, then do so if
1727 if there are enough spare registers. */
1728 if (aapcs_is_vfp_call_or_return_candidate (arg_type, &elements,
1729 &fundamental_type))
1730 {
1731 if (info.nsrn + elements <= 8)
1732 {
1733 /* We know that we have sufficient registers available therefore
1734 this will never need to fallback to the stack. */
1735 if (!pass_in_v_vfp_candidate (gdbarch, regcache, &info, arg_type,
1736 arg))
1737 gdb_assert_not_reached ("Failed to push args");
1738 }
1739 else
1740 {
1741 info.nsrn = 8;
1742 pass_on_stack (&info, arg_type, arg);
1743 }
1744 continue;
1745 }
1746
07b287a0
MS		 1747 switch (TYPE_CODE (arg_type))
1748 {
1749 case TYPE_CODE_INT:
1750 case TYPE_CODE_BOOL:
1751 case TYPE_CODE_CHAR:
1752 case TYPE_CODE_RANGE:
1753 case TYPE_CODE_ENUM:
1754 if (len < 4)
1755 {
1756 /* Promote to 32 bit integer. */
1757 if (TYPE_UNSIGNED (arg_type))
1758 arg_type = builtin_type (gdbarch)->builtin_uint32;
1759 else
1760 arg_type = builtin_type (gdbarch)->builtin_int32;
1761 arg = value_cast (arg_type, arg);
1762 }
8e80f9d1 1763 pass_in_x_or_stack (gdbarch, regcache, &info, arg_type, arg);
07b287a0
MS		 1764 break;
1765
07b287a0
MS		 1766 case TYPE_CODE_STRUCT:
1767 case TYPE_CODE_ARRAY:
1768 case TYPE_CODE_UNION:
0e745c60 1769 if (len > 16)
07b287a0
MS		 1770 {
1771 /* PCS B.7 Aggregates larger than 16 bytes are passed by
1772 invisible reference. */
1773
1774 /* Allocate aligned storage. */
1775 sp = align_down (sp - len, 16);
1776
1777 /* Write the real data into the stack. */
1778 write_memory (sp, value_contents (arg), len);
1779
1780 /* Construct the indirection. */
1781 arg_type = lookup_pointer_type (arg_type);
1782 arg = value_from_pointer (arg_type, sp);
8e80f9d1 1783 pass_in_x_or_stack (gdbarch, regcache, &info, arg_type, arg);
07b287a0
MS		 1784 }
1785 else
1786 /* PCS C.15 / C.18 multiple values pass. */
8e80f9d1 1787 pass_in_x_or_stack (gdbarch, regcache, &info, arg_type, arg);
07b287a0
MS		 1788 break;
1789
1790 default:
8e80f9d1 1791 pass_in_x_or_stack (gdbarch, regcache, &info, arg_type, arg);
07b287a0
MS		 1792 break;
1793 }
1794 }
1795
1796 /* Make sure stack retains 16 byte alignment. */
1797 if (info.nsaa & 15)
1798 sp -= 16 - (info.nsaa & 15);
1799
1800 while (!VEC_empty (stack_item_t, info.si))
1801 {
1802 stack_item_t *si = VEC_last (stack_item_t, info.si);
1803
1804 sp -= si->len;
c3c87445
YQ		 1805 if (si->data != NULL)
1806 write_memory (sp, si->data, si->len);
07b287a0
MS		 1807 VEC_pop (stack_item_t, info.si);
1808 }
1809
1810 VEC_free (stack_item_t, info.si);
1811
1812 /* Finally, update the SP register. */
1813 regcache_cooked_write_unsigned (regcache, AARCH64_SP_REGNUM, sp);
1814
1815 return sp;
1816}
1817
1818/* Implement the "frame_align" gdbarch method. */
1819
1820static CORE_ADDR
1821aarch64_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp)
1822{
1823 /* Align the stack to sixteen bytes. */
1824 return sp & ~(CORE_ADDR) 15;
1825}
1826
1827/* Return the type for an AdvSISD Q register. */
1828
1829static struct type *
1830aarch64_vnq_type (struct gdbarch *gdbarch)
1831{
1832 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1833
1834 if (tdep->vnq_type == NULL)
1835 {
1836 struct type *t;
1837 struct type *elem;
1838
1839 t = arch_composite_type (gdbarch, "__gdb_builtin_type_vnq",
1840 TYPE_CODE_UNION);
1841
1842 elem = builtin_type (gdbarch)->builtin_uint128;
1843 append_composite_type_field (t, "u", elem);
1844
1845 elem = builtin_type (gdbarch)->builtin_int128;
1846 append_composite_type_field (t, "s", elem);
1847
1848 tdep->vnq_type = t;
1849 }
1850
1851 return tdep->vnq_type;
1852}
1853
1854/* Return the type for an AdvSISD D register. */
1855
1856static struct type *
1857aarch64_vnd_type (struct gdbarch *gdbarch)
1858{
1859 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1860
1861 if (tdep->vnd_type == NULL)
1862 {
1863 struct type *t;
1864 struct type *elem;
1865
1866 t = arch_composite_type (gdbarch, "__gdb_builtin_type_vnd",
1867 TYPE_CODE_UNION);
1868
1869 elem = builtin_type (gdbarch)->builtin_double;
1870 append_composite_type_field (t, "f", elem);
1871
1872 elem = builtin_type (gdbarch)->builtin_uint64;
1873 append_composite_type_field (t, "u", elem);
1874
1875 elem = builtin_type (gdbarch)->builtin_int64;
1876 append_composite_type_field (t, "s", elem);
1877
1878 tdep->vnd_type = t;
1879 }
1880
1881 return tdep->vnd_type;
1882}
1883
1884/* Return the type for an AdvSISD S register. */
1885
1886static struct type *
1887aarch64_vns_type (struct gdbarch *gdbarch)
1888{
1889 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1890
1891 if (tdep->vns_type == NULL)
1892 {
1893 struct type *t;
1894 struct type *elem;
1895
1896 t = arch_composite_type (gdbarch, "__gdb_builtin_type_vns",
1897 TYPE_CODE_UNION);
1898
1899 elem = builtin_type (gdbarch)->builtin_float;
1900 append_composite_type_field (t, "f", elem);
1901
1902 elem = builtin_type (gdbarch)->builtin_uint32;
1903 append_composite_type_field (t, "u", elem);
1904
1905 elem = builtin_type (gdbarch)->builtin_int32;
1906 append_composite_type_field (t, "s", elem);
1907
1908 tdep->vns_type = t;
1909 }
1910
1911 return tdep->vns_type;
1912}
1913
1914/* Return the type for an AdvSISD H register. */
1915
1916static struct type *
1917aarch64_vnh_type (struct gdbarch *gdbarch)
1918{
1919 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1920
1921 if (tdep->vnh_type == NULL)
1922 {
1923 struct type *t;
1924 struct type *elem;
1925
1926 t = arch_composite_type (gdbarch, "__gdb_builtin_type_vnh",
1927 TYPE_CODE_UNION);
1928
1929 elem = builtin_type (gdbarch)->builtin_uint16;
1930 append_composite_type_field (t, "u", elem);
1931
1932 elem = builtin_type (gdbarch)->builtin_int16;
1933 append_composite_type_field (t, "s", elem);
1934
1935 tdep->vnh_type = t;
1936 }
1937
1938 return tdep->vnh_type;
1939}
1940
1941/* Return the type for an AdvSISD B register. */
1942
1943static struct type *
1944aarch64_vnb_type (struct gdbarch *gdbarch)
1945{
1946 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1947
1948 if (tdep->vnb_type == NULL)
1949 {
1950 struct type *t;
1951 struct type *elem;
1952
1953 t = arch_composite_type (gdbarch, "__gdb_builtin_type_vnb",
1954 TYPE_CODE_UNION);
1955
1956 elem = builtin_type (gdbarch)->builtin_uint8;
1957 append_composite_type_field (t, "u", elem);
1958
1959 elem = builtin_type (gdbarch)->builtin_int8;
1960 append_composite_type_field (t, "s", elem);
1961
1962 tdep->vnb_type = t;
1963 }
1964
1965 return tdep->vnb_type;
1966}
1967
63bad7b6
AH		 1968/* Return the type for an AdvSISD V register. */
1969
1970static struct type *
1971aarch64_vnv_type (struct gdbarch *gdbarch)
1972{
1973 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1974
1975 if (tdep->vnv_type == NULL)
1976 {
bffa1015
AH		 1977 /* The other AArch64 psuedo registers (Q,D,H,S,B) refer to a single value
1978 slice from the non-pseudo vector registers. However NEON V registers
1979 are always vector registers, and need constructing as such. */
1980 const struct builtin_type *bt = builtin_type (gdbarch);
1981
63bad7b6
AH		 1982 struct type *t = arch_composite_type (gdbarch, "__gdb_builtin_type_vnv",
1983 TYPE_CODE_UNION);
1984
bffa1015
AH		 1985 struct type *sub = arch_composite_type (gdbarch, "__gdb_builtin_type_vnd",
1986 TYPE_CODE_UNION);
1987 append_composite_type_field (sub, "f",
1988 init_vector_type (bt->builtin_double, 2));
1989 append_composite_type_field (sub, "u",
1990 init_vector_type (bt->builtin_uint64, 2));
1991 append_composite_type_field (sub, "s",
1992 init_vector_type (bt->builtin_int64, 2));
1993 append_composite_type_field (t, "d", sub);
1994
1995 sub = arch_composite_type (gdbarch, "__gdb_builtin_type_vns",
1996 TYPE_CODE_UNION);
1997 append_composite_type_field (sub, "f",
1998 init_vector_type (bt->builtin_float, 4));
1999 append_composite_type_field (sub, "u",
2000 init_vector_type (bt->builtin_uint32, 4));
2001 append_composite_type_field (sub, "s",
2002 init_vector_type (bt->builtin_int32, 4));
2003 append_composite_type_field (t, "s", sub);
2004
2005 sub = arch_composite_type (gdbarch, "__gdb_builtin_type_vnh",
2006 TYPE_CODE_UNION);
2007 append_composite_type_field (sub, "u",
2008 init_vector_type (bt->builtin_uint16, 8));
2009 append_composite_type_field (sub, "s",
2010 init_vector_type (bt->builtin_int16, 8));
2011 append_composite_type_field (t, "h", sub);
2012
2013 sub = arch_composite_type (gdbarch, "__gdb_builtin_type_vnb",
2014 TYPE_CODE_UNION);
2015 append_composite_type_field (sub, "u",
2016 init_vector_type (bt->builtin_uint8, 16));
2017 append_composite_type_field (sub, "s",
2018 init_vector_type (bt->builtin_int8, 16));
2019 append_composite_type_field (t, "b", sub);
2020
2021 sub = arch_composite_type (gdbarch, "__gdb_builtin_type_vnq",
2022 TYPE_CODE_UNION);
2023 append_composite_type_field (sub, "u",
2024 init_vector_type (bt->builtin_uint128, 1));
2025 append_composite_type_field (sub, "s",
2026 init_vector_type (bt->builtin_int128, 1));
2027 append_composite_type_field (t, "q", sub);
63bad7b6
AH		 2028
2029 tdep->vnv_type = t;
2030 }
2031
2032 return tdep->vnv_type;
2033}
2034
07b287a0
MS		 2035/* Implement the "dwarf2_reg_to_regnum" gdbarch method. */
2036
2037static int
2038aarch64_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)
2039{
34dcc7cf
AH		 2040 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
2041
07b287a0
MS		 2042 if (reg >= AARCH64_DWARF_X0 && reg <= AARCH64_DWARF_X0 + 30)
2043 return AARCH64_X0_REGNUM + reg - AARCH64_DWARF_X0;
2044
2045 if (reg == AARCH64_DWARF_SP)
2046 return AARCH64_SP_REGNUM;
2047
2048 if (reg >= AARCH64_DWARF_V0 && reg <= AARCH64_DWARF_V0 + 31)
2049 return AARCH64_V0_REGNUM + reg - AARCH64_DWARF_V0;
2050
65d4cada
AH		 2051 if (reg == AARCH64_DWARF_SVE_VG)
2052 return AARCH64_SVE_VG_REGNUM;
2053
2054 if (reg == AARCH64_DWARF_SVE_FFR)
2055 return AARCH64_SVE_FFR_REGNUM;
2056
2057 if (reg >= AARCH64_DWARF_SVE_P0 && reg <= AARCH64_DWARF_SVE_P0 + 15)
2058 return AARCH64_SVE_P0_REGNUM + reg - AARCH64_DWARF_SVE_P0;
2059
2060 if (reg >= AARCH64_DWARF_SVE_Z0 && reg <= AARCH64_DWARF_SVE_Z0 + 15)
2061 return AARCH64_SVE_Z0_REGNUM + reg - AARCH64_DWARF_SVE_Z0;
2062
34dcc7cf
AH		 2063 if (tdep->has_pauth ())
2064 {
2065 if (reg >= AARCH64_DWARF_PAUTH_DMASK && reg <= AARCH64_DWARF_PAUTH_CMASK)
2066 return tdep->pauth_reg_base + reg - AARCH64_DWARF_PAUTH_DMASK;
2067
2068 if (reg == AARCH64_DWARF_PAUTH_RA_STATE)
2069 return tdep->pauth_ra_state_regnum;
2070 }
2071
07b287a0
MS		 2072 return -1;
2073}
07b287a0
MS		 2074
2075/* Implement the "print_insn" gdbarch method. */
2076
2077static int
2078aarch64_gdb_print_insn (bfd_vma memaddr, disassemble_info *info)
2079{
2080 info->symbols = NULL;
6394c606 2081 return default_print_insn (memaddr, info);
07b287a0
MS		 2082}
2083
2084/* AArch64 BRK software debug mode instruction.
2085 Note that AArch64 code is always little-endian.
2086 1101.0100.0010.0000.0000.0000.0000.0000 = 0xd4200000. */
04180708 2087constexpr gdb_byte aarch64_default_breakpoint[] = {0x00, 0x00, 0x20, 0xd4};
07b287a0 2088
04180708 2089typedef BP_MANIPULATION (aarch64_default_breakpoint) aarch64_breakpoint;
07b287a0
MS		 2090
2091/* Extract from an array REGS containing the (raw) register state a
2092 function return value of type TYPE, and copy that, in virtual
2093 format, into VALBUF. */
2094
2095static void
2096aarch64_extract_return_value (struct type *type, struct regcache *regs,
2097 gdb_byte *valbuf)
2098{
ac7936df 2099 struct gdbarch *gdbarch = regs->arch ();
07b287a0 2100 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
4f4aedeb
AH		 2101 int elements;
2102 struct type *fundamental_type;
07b287a0 2103
4f4aedeb
AH		 2104 if (aapcs_is_vfp_call_or_return_candidate (type, &elements,
2105 &fundamental_type))
07b287a0 2106 {
4f4aedeb
AH		 2107 int len = TYPE_LENGTH (fundamental_type);
2108
2109 for (int i = 0; i < elements; i++)
2110 {
2111 int regno = AARCH64_V0_REGNUM + i;
3ff2c72e
AH		 2112 /* Enough space for a full vector register. */
2113 gdb_byte buf[register_size (gdbarch, regno)];
2114 gdb_assert (len <= sizeof (buf));
4f4aedeb
AH		 2115
2116 if (aarch64_debug)
2117 {
2118 debug_printf ("read HFA or HVA return value element %d from %s\n",
2119 i + 1,
2120 gdbarch_register_name (gdbarch, regno));
2121 }
2122 regs->cooked_read (regno, buf);
07b287a0 2123
4f4aedeb
AH		 2124 memcpy (valbuf, buf, len);
2125 valbuf += len;
2126 }
07b287a0
MS		 2127 }
2128 else if (TYPE_CODE (type) == TYPE_CODE_INT
2129 || TYPE_CODE (type) == TYPE_CODE_CHAR
2130 || TYPE_CODE (type) == TYPE_CODE_BOOL
2131 || TYPE_CODE (type) == TYPE_CODE_PTR
aa006118 2132 || TYPE_IS_REFERENCE (type)
07b287a0
MS		 2133 || TYPE_CODE (type) == TYPE_CODE_ENUM)
2134 {
6471e7d2 2135 /* If the type is a plain integer, then the access is
07b287a0
MS		 2136 straight-forward. Otherwise we have to play around a bit
2137 more. */
2138 int len = TYPE_LENGTH (type);
2139 int regno = AARCH64_X0_REGNUM;
2140 ULONGEST tmp;
2141
2142 while (len > 0)
2143 {
2144 /* By using store_unsigned_integer we avoid having to do
2145 anything special for small big-endian values. */
2146 regcache_cooked_read_unsigned (regs, regno++, &tmp);
2147 store_unsigned_integer (valbuf,
2148 (len > X_REGISTER_SIZE
2149 ? X_REGISTER_SIZE : len), byte_order, tmp);
2150 len -= X_REGISTER_SIZE;
2151 valbuf += X_REGISTER_SIZE;
2152 }
2153 }
07b287a0
MS		 2154 else
2155 {
2156 /* For a structure or union the behaviour is as if the value had
2157 been stored to word-aligned memory and then loaded into
2158 registers with 64-bit load instruction(s). */
2159 int len = TYPE_LENGTH (type);
2160 int regno = AARCH64_X0_REGNUM;
2161 bfd_byte buf[X_REGISTER_SIZE];
2162
2163 while (len > 0)
2164 {
dca08e1f 2165 regs->cooked_read (regno++, buf);
07b287a0
MS		 2166 memcpy (valbuf, buf, len > X_REGISTER_SIZE ? X_REGISTER_SIZE : len);
2167 len -= X_REGISTER_SIZE;
2168 valbuf += X_REGISTER_SIZE;
2169 }
2170 }
2171}
2172
2173
2174/* Will a function return an aggregate type in memory or in a
2175 register? Return 0 if an aggregate type can be returned in a
2176 register, 1 if it must be returned in memory. */
2177
2178static int
2179aarch64_return_in_memory (struct gdbarch *gdbarch, struct type *type)
2180{
f168693b 2181 type = check_typedef (type);
4f4aedeb
AH		 2182 int elements;
2183 struct type *fundamental_type;
07b287a0 2184
4f4aedeb
AH		 2185 if (aapcs_is_vfp_call_or_return_candidate (type, &elements,
2186 &fundamental_type))
07b287a0 2187 {
cd635f74
YQ		 2188 /* v0-v7 are used to return values and one register is allocated
2189 for one member. However, HFA or HVA has at most four members. */
07b287a0
MS		 2190 return 0;
2191 }
2192
2193 if (TYPE_LENGTH (type) > 16)
2194 {
2195 /* PCS B.6 Aggregates larger than 16 bytes are passed by
2196 invisible reference. */
2197
2198 return 1;
2199 }
2200
2201 return 0;
2202}
2203
2204/* Write into appropriate registers a function return value of type
2205 TYPE, given in virtual format. */
2206
2207static void
2208aarch64_store_return_value (struct type *type, struct regcache *regs,
2209 const gdb_byte *valbuf)
2210{
ac7936df 2211 struct gdbarch *gdbarch = regs->arch ();
07b287a0 2212 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
4f4aedeb
AH		 2213 int elements;
2214 struct type *fundamental_type;
07b287a0 2215
4f4aedeb
AH		 2216 if (aapcs_is_vfp_call_or_return_candidate (type, &elements,
2217 &fundamental_type))
07b287a0 2218 {
4f4aedeb
AH		 2219 int len = TYPE_LENGTH (fundamental_type);
2220
2221 for (int i = 0; i < elements; i++)
2222 {
2223 int regno = AARCH64_V0_REGNUM + i;
3ff2c72e
AH		 2224 /* Enough space for a full vector register. */
2225 gdb_byte tmpbuf[register_size (gdbarch, regno)];
2226 gdb_assert (len <= sizeof (tmpbuf));
4f4aedeb
AH		 2227
2228 if (aarch64_debug)
2229 {
2230 debug_printf ("write HFA or HVA return value element %d to %s\n",
2231 i + 1,
2232 gdbarch_register_name (gdbarch, regno));
2233 }
07b287a0 2234
4f4aedeb
AH		 2235 memcpy (tmpbuf, valbuf,
2236 len > V_REGISTER_SIZE ? V_REGISTER_SIZE : len);
2237 regs->cooked_write (regno, tmpbuf);
2238 valbuf += len;
2239 }
07b287a0
MS		 2240 }
2241 else if (TYPE_CODE (type) == TYPE_CODE_INT
2242 || TYPE_CODE (type) == TYPE_CODE_CHAR
2243 || TYPE_CODE (type) == TYPE_CODE_BOOL
2244 || TYPE_CODE (type) == TYPE_CODE_PTR
aa006118 2245 || TYPE_IS_REFERENCE (type)
07b287a0
MS		 2246 || TYPE_CODE (type) == TYPE_CODE_ENUM)
2247 {
2248 if (TYPE_LENGTH (type) <= X_REGISTER_SIZE)
2249 {
2250 /* Values of one word or less are zero/sign-extended and
2251 returned in r0. */
2252 bfd_byte tmpbuf[X_REGISTER_SIZE];
2253 LONGEST val = unpack_long (type, valbuf);
2254
2255 store_signed_integer (tmpbuf, X_REGISTER_SIZE, byte_order, val);
b66f5587 2256 regs->cooked_write (AARCH64_X0_REGNUM, tmpbuf);
07b287a0
MS		 2257 }
2258 else
2259 {
2260 /* Integral values greater than one word are stored in
2261 consecutive registers starting with r0. This will always
2262 be a multiple of the regiser size. */
2263 int len = TYPE_LENGTH (type);
2264 int regno = AARCH64_X0_REGNUM;
2265
2266 while (len > 0)
2267 {
b66f5587 2268 regs->cooked_write (regno++, valbuf);
07b287a0
MS		 2269 len -= X_REGISTER_SIZE;
2270 valbuf += X_REGISTER_SIZE;
2271 }
2272 }
2273 }
07b287a0
MS		 2274 else
2275 {
2276 /* For a structure or union the behaviour is as if the value had
2277 been stored to word-aligned memory and then loaded into
2278 registers with 64-bit load instruction(s). */
2279 int len = TYPE_LENGTH (type);
2280 int regno = AARCH64_X0_REGNUM;
2281 bfd_byte tmpbuf[X_REGISTER_SIZE];
2282
2283 while (len > 0)
2284 {
2285 memcpy (tmpbuf, valbuf,
2286 len > X_REGISTER_SIZE ? X_REGISTER_SIZE : len);
b66f5587 2287 regs->cooked_write (regno++, tmpbuf);
07b287a0
MS		 2288 len -= X_REGISTER_SIZE;
2289 valbuf += X_REGISTER_SIZE;
2290 }
2291 }
2292}
2293
2294/* Implement the "return_value" gdbarch method. */
2295
2296static enum return_value_convention
2297aarch64_return_value (struct gdbarch *gdbarch, struct value *func_value,
2298 struct type *valtype, struct regcache *regcache,
2299 gdb_byte *readbuf, const gdb_byte *writebuf)
2300{
07b287a0
MS		 2301
2302 if (TYPE_CODE (valtype) == TYPE_CODE_STRUCT
2303 || TYPE_CODE (valtype) == TYPE_CODE_UNION
2304 || TYPE_CODE (valtype) == TYPE_CODE_ARRAY)
2305 {
2306 if (aarch64_return_in_memory (gdbarch, valtype))
2307 {
2308 if (aarch64_debug)
b277c936 2309 debug_printf ("return value in memory\n");
07b287a0
MS		 2310 return RETURN_VALUE_STRUCT_CONVENTION;
2311 }
2312 }
2313
2314 if (writebuf)
2315 aarch64_store_return_value (valtype, regcache, writebuf);
2316
2317 if (readbuf)
2318 aarch64_extract_return_value (valtype, regcache, readbuf);
2319
2320 if (aarch64_debug)
b277c936 2321 debug_printf ("return value in registers\n");
07b287a0
MS		 2322
2323 return RETURN_VALUE_REGISTER_CONVENTION;
2324}
2325
2326/* Implement the "get_longjmp_target" gdbarch method. */
2327
2328static int
2329aarch64_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc)
2330{
2331 CORE_ADDR jb_addr;
2332 gdb_byte buf[X_REGISTER_SIZE];
2333 struct gdbarch *gdbarch = get_frame_arch (frame);
2334 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
2335 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
2336
2337 jb_addr = get_frame_register_unsigned (frame, AARCH64_X0_REGNUM);
2338
2339 if (target_read_memory (jb_addr + tdep->jb_pc * tdep->jb_elt_size, buf,
2340 X_REGISTER_SIZE))
2341 return 0;
2342
2343 *pc = extract_unsigned_integer (buf, X_REGISTER_SIZE, byte_order);
2344 return 1;
2345}
ea873d8e
PL		 2346
2347/* Implement the "gen_return_address" gdbarch method. */
2348
2349static void
2350aarch64_gen_return_address (struct gdbarch *gdbarch,
2351 struct agent_expr *ax, struct axs_value *value,
2352 CORE_ADDR scope)
2353{
2354 value->type = register_type (gdbarch, AARCH64_LR_REGNUM);
2355 value->kind = axs_lvalue_register;
2356 value->u.reg = AARCH64_LR_REGNUM;
2357}
07b287a0
MS		 2358\f
2359
2360/* Return the pseudo register name corresponding to register regnum. */
2361
2362static const char *
2363aarch64_pseudo_register_name (struct gdbarch *gdbarch, int regnum)
2364{
63bad7b6
AH		 2365 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
2366
07b287a0
MS		 2367 static const char *const q_name[] =
2368 {
2369 "q0", "q1", "q2", "q3",
2370 "q4", "q5", "q6", "q7",
2371 "q8", "q9", "q10", "q11",
2372 "q12", "q13", "q14", "q15",
2373 "q16", "q17", "q18", "q19",
2374 "q20", "q21", "q22", "q23",
2375 "q24", "q25", "q26", "q27",
2376 "q28", "q29", "q30", "q31",
2377 };
2378
2379 static const char *const d_name[] =
2380 {
2381 "d0", "d1", "d2", "d3",
2382 "d4", "d5", "d6", "d7",
2383 "d8", "d9", "d10", "d11",
2384 "d12", "d13", "d14", "d15",
2385 "d16", "d17", "d18", "d19",
2386 "d20", "d21", "d22", "d23",
2387 "d24", "d25", "d26", "d27",
2388 "d28", "d29", "d30", "d31",
2389 };
2390
2391 static const char *const s_name[] =
2392 {
2393 "s0", "s1", "s2", "s3",
2394 "s4", "s5", "s6", "s7",
2395 "s8", "s9", "s10", "s11",
2396 "s12", "s13", "s14", "s15",
2397 "s16", "s17", "s18", "s19",
2398 "s20", "s21", "s22", "s23",
2399 "s24", "s25", "s26", "s27",
2400 "s28", "s29", "s30", "s31",
2401 };
2402
2403 static const char *const h_name[] =
2404 {
2405 "h0", "h1", "h2", "h3",
2406 "h4", "h5", "h6", "h7",
2407 "h8", "h9", "h10", "h11",
2408 "h12", "h13", "h14", "h15",
2409 "h16", "h17", "h18", "h19",
2410 "h20", "h21", "h22", "h23",
2411 "h24", "h25", "h26", "h27",
2412 "h28", "h29", "h30", "h31",
2413 };
2414
2415 static const char *const b_name[] =
2416 {
2417 "b0", "b1", "b2", "b3",
2418 "b4", "b5", "b6", "b7",
2419 "b8", "b9", "b10", "b11",
2420 "b12", "b13", "b14", "b15",
2421 "b16", "b17", "b18", "b19",
2422 "b20", "b21", "b22", "b23",
2423 "b24", "b25", "b26", "b27",
2424 "b28", "b29", "b30", "b31",
2425 };
2426
34dcc7cf 2427 int p_regnum = regnum - gdbarch_num_regs (gdbarch);
07b287a0 2428
34dcc7cf
AH		 2429 if (p_regnum >= AARCH64_Q0_REGNUM && p_regnum < AARCH64_Q0_REGNUM + 32)
2430 return q_name[p_regnum - AARCH64_Q0_REGNUM];
07b287a0 2431
34dcc7cf
AH		 2432 if (p_regnum >= AARCH64_D0_REGNUM && p_regnum < AARCH64_D0_REGNUM + 32)
2433 return d_name[p_regnum - AARCH64_D0_REGNUM];
07b287a0 2434
34dcc7cf
AH		 2435 if (p_regnum >= AARCH64_S0_REGNUM && p_regnum < AARCH64_S0_REGNUM + 32)
2436 return s_name[p_regnum - AARCH64_S0_REGNUM];
07b287a0 2437
34dcc7cf
AH		 2438 if (p_regnum >= AARCH64_H0_REGNUM && p_regnum < AARCH64_H0_REGNUM + 32)
2439 return h_name[p_regnum - AARCH64_H0_REGNUM];
07b287a0 2440
34dcc7cf
AH		 2441 if (p_regnum >= AARCH64_B0_REGNUM && p_regnum < AARCH64_B0_REGNUM + 32)
2442 return b_name[p_regnum - AARCH64_B0_REGNUM];
07b287a0 2443
63bad7b6
AH		 2444 if (tdep->has_sve ())
2445 {
2446 static const char *const sve_v_name[] =
2447 {
2448 "v0", "v1", "v2", "v3",
2449 "v4", "v5", "v6", "v7",
2450 "v8", "v9", "v10", "v11",
2451 "v12", "v13", "v14", "v15",
2452 "v16", "v17", "v18", "v19",
2453 "v20", "v21", "v22", "v23",
2454 "v24", "v25", "v26", "v27",
2455 "v28", "v29", "v30", "v31",
2456 };
2457
34dcc7cf
AH		 2458 if (p_regnum >= AARCH64_SVE_V0_REGNUM
2459 && p_regnum < AARCH64_SVE_V0_REGNUM + AARCH64_V_REGS_NUM)
2460 return sve_v_name[p_regnum - AARCH64_SVE_V0_REGNUM];
63bad7b6
AH		 2461 }
2462
34dcc7cf
AH		 2463 /* RA_STATE is used for unwinding only. Do not assign it a name - this
2464 prevents it from being read by methods such as
2465 mi_cmd_trace_frame_collected. */
2466 if (tdep->has_pauth () && regnum == tdep->pauth_ra_state_regnum)
2467 return "";
2468
07b287a0
MS		 2469 internal_error (__FILE__, __LINE__,
2470 _("aarch64_pseudo_register_name: bad register number %d"),
34dcc7cf 2471 p_regnum);
07b287a0
MS		 2472}
2473
2474/* Implement the "pseudo_register_type" tdesc_arch_data method. */
2475
2476static struct type *
2477aarch64_pseudo_register_type (struct gdbarch *gdbarch, int regnum)
2478{
63bad7b6
AH		 2479 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
2480
34dcc7cf 2481 int p_regnum = regnum - gdbarch_num_regs (gdbarch);
07b287a0 2482
34dcc7cf 2483 if (p_regnum >= AARCH64_Q0_REGNUM && p_regnum < AARCH64_Q0_REGNUM + 32)
07b287a0
MS		 2484 return aarch64_vnq_type (gdbarch);
2485
34dcc7cf 2486 if (p_regnum >= AARCH64_D0_REGNUM && p_regnum < AARCH64_D0_REGNUM + 32)
07b287a0
MS		 2487 return aarch64_vnd_type (gdbarch);
2488
34dcc7cf 2489 if (p_regnum >= AARCH64_S0_REGNUM && p_regnum < AARCH64_S0_REGNUM + 32)
07b287a0
MS		 2490 return aarch64_vns_type (gdbarch);
2491
34dcc7cf 2492 if (p_regnum >= AARCH64_H0_REGNUM && p_regnum < AARCH64_H0_REGNUM + 32)
07b287a0
MS		 2493 return aarch64_vnh_type (gdbarch);
2494
34dcc7cf 2495 if (p_regnum >= AARCH64_B0_REGNUM && p_regnum < AARCH64_B0_REGNUM + 32)
07b287a0
MS		 2496 return aarch64_vnb_type (gdbarch);
2497
34dcc7cf
AH		 2498 if (tdep->has_sve () && p_regnum >= AARCH64_SVE_V0_REGNUM
2499 && p_regnum < AARCH64_SVE_V0_REGNUM + AARCH64_V_REGS_NUM)
63bad7b6
AH		 2500 return aarch64_vnv_type (gdbarch);
2501
34dcc7cf
AH		 2502 if (tdep->has_pauth () && regnum == tdep->pauth_ra_state_regnum)
2503 return builtin_type (gdbarch)->builtin_uint64;
2504
07b287a0
MS		 2505 internal_error (__FILE__, __LINE__,
2506 _("aarch64_pseudo_register_type: bad register number %d"),
34dcc7cf 2507 p_regnum);
07b287a0
MS		 2508}
2509
2510/* Implement the "pseudo_register_reggroup_p" tdesc_arch_data method. */
2511
2512static int
2513aarch64_pseudo_register_reggroup_p (struct gdbarch *gdbarch, int regnum,
2514 struct reggroup *group)
2515{
63bad7b6
AH		 2516 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
2517
34dcc7cf 2518 int p_regnum = regnum - gdbarch_num_regs (gdbarch);
07b287a0 2519
34dcc7cf 2520 if (p_regnum >= AARCH64_Q0_REGNUM && p_regnum < AARCH64_Q0_REGNUM + 32)
07b287a0 2521 return group == all_reggroup || group == vector_reggroup;
34dcc7cf 2522 else if (p_regnum >= AARCH64_D0_REGNUM && p_regnum < AARCH64_D0_REGNUM + 32)
07b287a0
MS		 2523 return (group == all_reggroup || group == vector_reggroup
2524 || group == float_reggroup);
34dcc7cf 2525 else if (p_regnum >= AARCH64_S0_REGNUM && p_regnum < AARCH64_S0_REGNUM + 32)
07b287a0
MS		 2526 return (group == all_reggroup || group == vector_reggroup
2527 || group == float_reggroup);
34dcc7cf 2528 else if (p_regnum >= AARCH64_H0_REGNUM && p_regnum < AARCH64_H0_REGNUM + 32)
07b287a0 2529 return group == all_reggroup || group == vector_reggroup;
34dcc7cf 2530 else if (p_regnum >= AARCH64_B0_REGNUM && p_regnum < AARCH64_B0_REGNUM + 32)
07b287a0 2531 return group == all_reggroup || group == vector_reggroup;
34dcc7cf
AH		 2532 else if (tdep->has_sve () && p_regnum >= AARCH64_SVE_V0_REGNUM
2533 && p_regnum < AARCH64_SVE_V0_REGNUM + AARCH64_V_REGS_NUM)
63bad7b6 2534 return group == all_reggroup || group == vector_reggroup;
34dcc7cf
AH		 2535 /* RA_STATE is used for unwinding only. Do not assign it to any groups. */
2536 if (tdep->has_pauth () && regnum == tdep->pauth_ra_state_regnum)
2537 return 0;
07b287a0
MS		 2538
2539 return group == all_reggroup;
2540}
2541
3c5cd5c3
AH		 2542/* Helper for aarch64_pseudo_read_value. */
2543
2544static struct value *
63bad7b6
AH		 2545aarch64_pseudo_read_value_1 (struct gdbarch *gdbarch,
2546 readable_regcache *regcache, int regnum_offset,
3c5cd5c3
AH		 2547 int regsize, struct value *result_value)
2548{
3c5cd5c3
AH		 2549 unsigned v_regnum = AARCH64_V0_REGNUM + regnum_offset;
2550
63bad7b6
AH		 2551 /* Enough space for a full vector register. */
2552 gdb_byte reg_buf[register_size (gdbarch, AARCH64_V0_REGNUM)];
2553 gdb_static_assert (AARCH64_V0_REGNUM == AARCH64_SVE_Z0_REGNUM);
2554
3c5cd5c3
AH		 2555 if (regcache->raw_read (v_regnum, reg_buf) != REG_VALID)
2556 mark_value_bytes_unavailable (result_value, 0,
2557 TYPE_LENGTH (value_type (result_value)));
2558 else
2559 memcpy (value_contents_raw (result_value), reg_buf, regsize);
63bad7b6 2560
3c5cd5c3
AH		 2561 return result_value;
2562 }
2563
07b287a0
MS		 2564/* Implement the "pseudo_register_read_value" gdbarch method. */
2565
2566static struct value *
3c5cd5c3 2567aarch64_pseudo_read_value (struct gdbarch *gdbarch, readable_regcache *regcache,
07b287a0
MS		 2568 int regnum)
2569{
63bad7b6 2570 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
3c5cd5c3 2571 struct value *result_value = allocate_value (register_type (gdbarch, regnum));
07b287a0 2572
07b287a0
MS		 2573 VALUE_LVAL (result_value) = lval_register;
2574 VALUE_REGNUM (result_value) = regnum;
07b287a0
MS		 2575
2576 regnum -= gdbarch_num_regs (gdbarch);
2577
2578 if (regnum >= AARCH64_Q0_REGNUM && regnum < AARCH64_Q0_REGNUM + 32)
63bad7b6
AH		 2579 return aarch64_pseudo_read_value_1 (gdbarch, regcache,
2580 regnum - AARCH64_Q0_REGNUM,
3c5cd5c3 2581 Q_REGISTER_SIZE, result_value);
07b287a0
MS		 2582
2583 if (regnum >= AARCH64_D0_REGNUM && regnum < AARCH64_D0_REGNUM + 32)
63bad7b6
AH		 2584 return aarch64_pseudo_read_value_1 (gdbarch, regcache,
2585 regnum - AARCH64_D0_REGNUM,
3c5cd5c3 2586 D_REGISTER_SIZE, result_value);
07b287a0
MS		 2587
2588 if (regnum >= AARCH64_S0_REGNUM && regnum < AARCH64_S0_REGNUM + 32)
63bad7b6
AH		 2589 return aarch64_pseudo_read_value_1 (gdbarch, regcache,
2590 regnum - AARCH64_S0_REGNUM,
3c5cd5c3 2591 S_REGISTER_SIZE, result_value);
07b287a0
MS		 2592
2593 if (regnum >= AARCH64_H0_REGNUM && regnum < AARCH64_H0_REGNUM + 32)
63bad7b6
AH		 2594 return aarch64_pseudo_read_value_1 (gdbarch, regcache,
2595 regnum - AARCH64_H0_REGNUM,
3c5cd5c3 2596 H_REGISTER_SIZE, result_value);
07b287a0
MS		 2597
2598 if (regnum >= AARCH64_B0_REGNUM && regnum < AARCH64_B0_REGNUM + 32)
63bad7b6
AH		 2599 return aarch64_pseudo_read_value_1 (gdbarch, regcache,
2600 regnum - AARCH64_B0_REGNUM,
3c5cd5c3 2601 B_REGISTER_SIZE, result_value);
07b287a0 2602
63bad7b6
AH		 2603 if (tdep->has_sve () && regnum >= AARCH64_SVE_V0_REGNUM
2604 && regnum < AARCH64_SVE_V0_REGNUM + 32)
2605 return aarch64_pseudo_read_value_1 (gdbarch, regcache,
2606 regnum - AARCH64_SVE_V0_REGNUM,
2607 V_REGISTER_SIZE, result_value);
2608
07b287a0
MS		 2609 gdb_assert_not_reached ("regnum out of bound");
2610}
2611
3c5cd5c3 2612/* Helper for aarch64_pseudo_write. */
07b287a0
MS		 2613
2614static void
63bad7b6
AH		 2615aarch64_pseudo_write_1 (struct gdbarch *gdbarch, struct regcache *regcache,
2616 int regnum_offset, int regsize, const gdb_byte *buf)
07b287a0 2617{
3c5cd5c3 2618 unsigned v_regnum = AARCH64_V0_REGNUM + regnum_offset;
07b287a0 2619
63bad7b6
AH		 2620 /* Enough space for a full vector register. */
2621 gdb_byte reg_buf[register_size (gdbarch, AARCH64_V0_REGNUM)];
2622 gdb_static_assert (AARCH64_V0_REGNUM == AARCH64_SVE_Z0_REGNUM);
2623
07b287a0
MS		 2624 /* Ensure the register buffer is zero, we want gdb writes of the
2625 various 'scalar' pseudo registers to behavior like architectural
2626 writes, register width bytes are written the remainder are set to
2627 zero. */
63bad7b6 2628 memset (reg_buf, 0, register_size (gdbarch, AARCH64_V0_REGNUM));
07b287a0 2629
3c5cd5c3
AH		 2630 memcpy (reg_buf, buf, regsize);
2631 regcache->raw_write (v_regnum, reg_buf);
2632}
2633
2634/* Implement the "pseudo_register_write" gdbarch method. */
2635
2636static void
2637aarch64_pseudo_write (struct gdbarch *gdbarch, struct regcache *regcache,
2638 int regnum, const gdb_byte *buf)
2639{
63bad7b6 2640 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
07b287a0
MS		 2641 regnum -= gdbarch_num_regs (gdbarch);
2642
2643 if (regnum >= AARCH64_Q0_REGNUM && regnum < AARCH64_Q0_REGNUM + 32)
63bad7b6
AH		 2644 return aarch64_pseudo_write_1 (gdbarch, regcache,
2645 regnum - AARCH64_Q0_REGNUM, Q_REGISTER_SIZE,
2646 buf);
07b287a0
MS		 2647
2648 if (regnum >= AARCH64_D0_REGNUM && regnum < AARCH64_D0_REGNUM + 32)
63bad7b6
AH		 2649 return aarch64_pseudo_write_1 (gdbarch, regcache,
2650 regnum - AARCH64_D0_REGNUM, D_REGISTER_SIZE,
2651 buf);
07b287a0
MS		 2652
2653 if (regnum >= AARCH64_S0_REGNUM && regnum < AARCH64_S0_REGNUM + 32)
63bad7b6
AH		 2654 return aarch64_pseudo_write_1 (gdbarch, regcache,
2655 regnum - AARCH64_S0_REGNUM, S_REGISTER_SIZE,
2656 buf);
07b287a0
MS		 2657
2658 if (regnum >= AARCH64_H0_REGNUM && regnum < AARCH64_H0_REGNUM + 32)
63bad7b6
AH		 2659 return aarch64_pseudo_write_1 (gdbarch, regcache,
2660 regnum - AARCH64_H0_REGNUM, H_REGISTER_SIZE,
2661 buf);
07b287a0
MS		 2662
2663 if (regnum >= AARCH64_B0_REGNUM && regnum < AARCH64_B0_REGNUM + 32)
63bad7b6
AH		 2664 return aarch64_pseudo_write_1 (gdbarch, regcache,
2665 regnum - AARCH64_B0_REGNUM, B_REGISTER_SIZE,
2666 buf);
2667
2668 if (tdep->has_sve () && regnum >= AARCH64_SVE_V0_REGNUM
2669 && regnum < AARCH64_SVE_V0_REGNUM + 32)
2670 return aarch64_pseudo_write_1 (gdbarch, regcache,
2671 regnum - AARCH64_SVE_V0_REGNUM,
2672 V_REGISTER_SIZE, buf);
07b287a0
MS		 2673
2674 gdb_assert_not_reached ("regnum out of bound");
2675}
2676
07b287a0
MS		 2677/* Callback function for user_reg_add. */
2678
2679static struct value *
2680value_of_aarch64_user_reg (struct frame_info *frame, const void *baton)
2681{
9a3c8263 2682 const int *reg_p = (const int *) baton;
07b287a0
MS		 2683
2684 return value_of_register (*reg_p, frame);
2685}
2686\f
2687
9404b58f
KM		 2688/* Implement the "software_single_step" gdbarch method, needed to
2689 single step through atomic sequences on AArch64. */
2690
a0ff9e1a 2691static std::vector<CORE_ADDR>
f5ea389a 2692aarch64_software_single_step (struct regcache *regcache)
9404b58f 2693{
ac7936df 2694 struct gdbarch *gdbarch = regcache->arch ();
9404b58f
KM		 2695 enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch);
2696 const int insn_size = 4;
2697 const int atomic_sequence_length = 16; /* Instruction sequence length. */
0187a92f 2698 CORE_ADDR pc = regcache_read_pc (regcache);
70ab8ccd 2699 CORE_ADDR breaks[2] = { CORE_ADDR_MAX, CORE_ADDR_MAX };
9404b58f
KM		 2700 CORE_ADDR loc = pc;
2701 CORE_ADDR closing_insn = 0;
2702 uint32_t insn = read_memory_unsigned_integer (loc, insn_size,
2703 byte_order_for_code);
2704 int index;
2705 int insn_count;
2706 int bc_insn_count = 0; /* Conditional branch instruction count. */
2707 int last_breakpoint = 0; /* Defaults to 0 (no breakpoints placed). */
f77ee802
YQ		 2708 aarch64_inst inst;
2709
561a72d4 2710 if (aarch64_decode_insn (insn, &inst, 1, NULL) != 0)
a0ff9e1a 2711 return {};
9404b58f
KM		 2712
2713 /* Look for a Load Exclusive instruction which begins the sequence. */
f77ee802 2714 if (inst.opcode->iclass != ldstexcl || bit (insn, 22) == 0)
a0ff9e1a 2715 return {};
9404b58f
KM		 2716
2717 for (insn_count = 0; insn_count < atomic_sequence_length; ++insn_count)
2718 {
9404b58f
KM		 2719 loc += insn_size;
2720 insn = read_memory_unsigned_integer (loc, insn_size,
2721 byte_order_for_code);
2722
561a72d4 2723 if (aarch64_decode_insn (insn, &inst, 1, NULL) != 0)
a0ff9e1a 2724 return {};
9404b58f 2725 /* Check if the instruction is a conditional branch. */
f77ee802 2726 if (inst.opcode->iclass == condbranch)
9404b58f 2727 {
f77ee802
YQ		 2728 gdb_assert (inst.operands[0].type == AARCH64_OPND_ADDR_PCREL19);
2729
9404b58f 2730 if (bc_insn_count >= 1)
a0ff9e1a 2731 return {};
9404b58f
KM		 2732
2733 /* It is, so we'll try to set a breakpoint at the destination. */
f77ee802 2734 breaks[1] = loc + inst.operands[0].imm.value;
9404b58f
KM		 2735
2736 bc_insn_count++;
2737 last_breakpoint++;
2738 }
2739
2740 /* Look for the Store Exclusive which closes the atomic sequence. */
f77ee802 2741 if (inst.opcode->iclass == ldstexcl && bit (insn, 22) == 0)
9404b58f
KM		 2742 {
2743 closing_insn = loc;
2744 break;
2745 }
2746 }
2747
2748 /* We didn't find a closing Store Exclusive instruction, fall back. */
2749 if (!closing_insn)
a0ff9e1a 2750 return {};
9404b58f
KM		 2751
2752 /* Insert breakpoint after the end of the atomic sequence. */
2753 breaks[0] = loc + insn_size;
2754
2755 /* Check for duplicated breakpoints, and also check that the second
2756 breakpoint is not within the atomic sequence. */
2757 if (last_breakpoint
2758 && (breaks[1] == breaks[0]
2759 || (breaks[1] >= pc && breaks[1] <= closing_insn)))
2760 last_breakpoint = 0;
2761
a0ff9e1a
SM		 2762 std::vector<CORE_ADDR> next_pcs;
2763
9404b58f
KM		 2764 /* Insert the breakpoint at the end of the sequence, and one at the
2765 destination of the conditional branch, if it exists. */
2766 for (index = 0; index <= last_breakpoint; index++)
a0ff9e1a 2767 next_pcs.push_back (breaks[index]);
9404b58f 2768
93f9a11f 2769 return next_pcs;
9404b58f
KM		 2770}
2771
cfba9872 2772struct aarch64_displaced_step_closure : public displaced_step_closure
b6542f81
YQ		 2773{
2774 /* It is true when condition instruction, such as B.CON, TBZ, etc,
2775 is being displaced stepping. */
cfba9872 2776 int cond = 0;
b6542f81
YQ		 2777
2778 /* PC adjustment offset after displaced stepping. */
cfba9872 2779 int32_t pc_adjust = 0;
b6542f81
YQ		 2780};
2781
2782/* Data when visiting instructions for displaced stepping. */
2783
2784struct aarch64_displaced_step_data
2785{
2786 struct aarch64_insn_data base;
2787
2788 /* The address where the instruction will be executed at. */
2789 CORE_ADDR new_addr;
2790 /* Buffer of instructions to be copied to NEW_ADDR to execute. */
2791 uint32_t insn_buf[DISPLACED_MODIFIED_INSNS];
2792 /* Number of instructions in INSN_BUF. */
2793 unsigned insn_count;
2794 /* Registers when doing displaced stepping. */
2795 struct regcache *regs;
2796
cfba9872 2797 aarch64_displaced_step_closure *dsc;
b6542f81
YQ		 2798};
2799
2800/* Implementation of aarch64_insn_visitor method "b". */
2801
2802static void
2803aarch64_displaced_step_b (const int is_bl, const int32_t offset,
2804 struct aarch64_insn_data *data)
2805{
2806 struct aarch64_displaced_step_data *dsd
2807 = (struct aarch64_displaced_step_data *) data;
2ac09a5b 2808 int64_t new_offset = data->insn_addr - dsd->new_addr + offset;
b6542f81
YQ		 2809
2810 if (can_encode_int32 (new_offset, 28))
2811 {
2812 /* Emit B rather than BL, because executing BL on a new address
2813 will get the wrong address into LR. In order to avoid this,
2814 we emit B, and update LR if the instruction is BL. */
2815 emit_b (dsd->insn_buf, 0, new_offset);
2816 dsd->insn_count++;
2817 }
2818 else
2819 {
2820 /* Write NOP. */
2821 emit_nop (dsd->insn_buf);
2822 dsd->insn_count++;
2823 dsd->dsc->pc_adjust = offset;
2824 }
2825
2826 if (is_bl)
2827 {
2828 /* Update LR. */
2829 regcache_cooked_write_unsigned (dsd->regs, AARCH64_LR_REGNUM,
2830 data->insn_addr + 4);
2831 }
2832}
2833
2834/* Implementation of aarch64_insn_visitor method "b_cond". */
2835
2836static void
2837aarch64_displaced_step_b_cond (const unsigned cond, const int32_t offset,
2838 struct aarch64_insn_data *data)
2839{
2840 struct aarch64_displaced_step_data *dsd
2841 = (struct aarch64_displaced_step_data *) data;
b6542f81
YQ		 2842
2843 /* GDB has to fix up PC after displaced step this instruction
2844 differently according to the condition is true or false. Instead
2845 of checking COND against conditional flags, we can use
2846 the following instructions, and GDB can tell how to fix up PC
2847 according to the PC value.
2848
2849 B.COND TAKEN ; If cond is true, then jump to TAKEN.
2850 INSN1 ;
2851 TAKEN:
2852 INSN2
2853 */
2854
2855 emit_bcond (dsd->insn_buf, cond, 8);
2856 dsd->dsc->cond = 1;
2857 dsd->dsc->pc_adjust = offset;
2858 dsd->insn_count = 1;
2859}
2860
2861/* Dynamically allocate a new register. If we know the register
2862 statically, we should make it a global as above instead of using this
2863 helper function. */
2864
2865static struct aarch64_register
2866aarch64_register (unsigned num, int is64)
2867{
2868 return (struct aarch64_register) { num, is64 };
2869}
2870
2871/* Implementation of aarch64_insn_visitor method "cb". */
2872
2873static void
2874aarch64_displaced_step_cb (const int32_t offset, const int is_cbnz,
2875 const unsigned rn, int is64,
2876 struct aarch64_insn_data *data)
2877{
2878 struct aarch64_displaced_step_data *dsd
2879 = (struct aarch64_displaced_step_data *) data;
b6542f81
YQ		 2880
2881 /* The offset is out of range for a compare and branch
2882 instruction. We can use the following instructions instead:
2883
2884 CBZ xn, TAKEN ; xn == 0, then jump to TAKEN.
2885 INSN1 ;
2886 TAKEN:
2887 INSN2
2888 */
2889 emit_cb (dsd->insn_buf, is_cbnz, aarch64_register (rn, is64), 8);
2890 dsd->insn_count = 1;
2891 dsd->dsc->cond = 1;
2892 dsd->dsc->pc_adjust = offset;
2893}
2894
2895/* Implementation of aarch64_insn_visitor method "tb". */
2896
2897static void
2898aarch64_displaced_step_tb (const int32_t offset, int is_tbnz,
2899 const unsigned rt, unsigned bit,
2900 struct aarch64_insn_data *data)
2901{
2902 struct aarch64_displaced_step_data *dsd
2903 = (struct aarch64_displaced_step_data *) data;
b6542f81
YQ		 2904
2905 /* The offset is out of range for a test bit and branch
2906 instruction We can use the following instructions instead:
2907
2908 TBZ xn, #bit, TAKEN ; xn[bit] == 0, then jump to TAKEN.
2909 INSN1 ;
2910 TAKEN:
2911 INSN2
2912
2913 */
2914 emit_tb (dsd->insn_buf, is_tbnz, bit, aarch64_register (rt, 1), 8);
2915 dsd->insn_count = 1;
2916 dsd->dsc->cond = 1;
2917 dsd->dsc->pc_adjust = offset;
2918}
2919
2920/* Implementation of aarch64_insn_visitor method "adr". */
2921
2922static void
2923aarch64_displaced_step_adr (const int32_t offset, const unsigned rd,
2924 const int is_adrp, struct aarch64_insn_data *data)
2925{
2926 struct aarch64_displaced_step_data *dsd
2927 = (struct aarch64_displaced_step_data *) data;
2928 /* We know exactly the address the ADR{P,} instruction will compute.
2929 We can just write it to the destination register. */
2930 CORE_ADDR address = data->insn_addr + offset;
2931
2932 if (is_adrp)
2933 {
2934 /* Clear the lower 12 bits of the offset to get the 4K page. */
2935 regcache_cooked_write_unsigned (dsd->regs, AARCH64_X0_REGNUM + rd,
2936 address & ~0xfff);
2937 }
2938 else
2939 regcache_cooked_write_unsigned (dsd->regs, AARCH64_X0_REGNUM + rd,
2940 address);
2941
2942 dsd->dsc->pc_adjust = 4;
2943 emit_nop (dsd->insn_buf);
2944 dsd->insn_count = 1;
2945}
2946
2947/* Implementation of aarch64_insn_visitor method "ldr_literal". */
2948
2949static void
2950aarch64_displaced_step_ldr_literal (const int32_t offset, const int is_sw,
2951 const unsigned rt, const int is64,
2952 struct aarch64_insn_data *data)
2953{
2954 struct aarch64_displaced_step_data *dsd
2955 = (struct aarch64_displaced_step_data *) data;
2956 CORE_ADDR address = data->insn_addr + offset;
2957 struct aarch64_memory_operand zero = { MEMORY_OPERAND_OFFSET, 0 };
2958
2959 regcache_cooked_write_unsigned (dsd->regs, AARCH64_X0_REGNUM + rt,
2960 address);
2961
2962 if (is_sw)
2963 dsd->insn_count = emit_ldrsw (dsd->insn_buf, aarch64_register (rt, 1),
2964 aarch64_register (rt, 1), zero);
2965 else
2966 dsd->insn_count = emit_ldr (dsd->insn_buf, aarch64_register (rt, is64),
2967 aarch64_register (rt, 1), zero);
2968
2969 dsd->dsc->pc_adjust = 4;
2970}
2971
2972/* Implementation of aarch64_insn_visitor method "others". */
2973
2974static void
2975aarch64_displaced_step_others (const uint32_t insn,
2976 struct aarch64_insn_data *data)
2977{
2978 struct aarch64_displaced_step_data *dsd
2979 = (struct aarch64_displaced_step_data *) data;
2980
e1c587c3 2981 aarch64_emit_insn (dsd->insn_buf, insn);
b6542f81
YQ		 2982 dsd->insn_count = 1;
2983
2984 if ((insn & 0xfffffc1f) == 0xd65f0000)
2985 {
2986 /* RET */
2987 dsd->dsc->pc_adjust = 0;
2988 }
2989 else
2990 dsd->dsc->pc_adjust = 4;
2991}
2992
2993static const struct aarch64_insn_visitor visitor =
2994{
2995 aarch64_displaced_step_b,
2996 aarch64_displaced_step_b_cond,
2997 aarch64_displaced_step_cb,
2998 aarch64_displaced_step_tb,
2999 aarch64_displaced_step_adr,
3000 aarch64_displaced_step_ldr_literal,
3001 aarch64_displaced_step_others,
3002};
3003
3004/* Implement the "displaced_step_copy_insn" gdbarch method. */
3005
3006struct displaced_step_closure *
3007aarch64_displaced_step_copy_insn (struct gdbarch *gdbarch,
3008 CORE_ADDR from, CORE_ADDR to,
3009 struct regcache *regs)
3010{
b6542f81
YQ		 3011 enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch);
3012 uint32_t insn = read_memory_unsigned_integer (from, 4, byte_order_for_code);
3013 struct aarch64_displaced_step_data dsd;
c86a40c6
YQ		 3014 aarch64_inst inst;
3015
561a72d4 3016 if (aarch64_decode_insn (insn, &inst, 1, NULL) != 0)
c86a40c6 3017 return NULL;
b6542f81
YQ		 3018
3019 /* Look for a Load Exclusive instruction which begins the sequence. */
c86a40c6 3020 if (inst.opcode->iclass == ldstexcl && bit (insn, 22))
b6542f81
YQ		 3021 {
3022 /* We can't displaced step atomic sequences. */
3023 return NULL;
3024 }
3025
cfba9872
SM		 3026 std::unique_ptr<aarch64_displaced_step_closure> dsc
3027 (new aarch64_displaced_step_closure);
b6542f81
YQ		 3028 dsd.base.insn_addr = from;
3029 dsd.new_addr = to;
3030 dsd.regs = regs;
cfba9872 3031 dsd.dsc = dsc.get ();
034f1a81 3032 dsd.insn_count = 0;
b6542f81
YQ		 3033 aarch64_relocate_instruction (insn, &visitor,
3034 (struct aarch64_insn_data *) &dsd);
3035 gdb_assert (dsd.insn_count <= DISPLACED_MODIFIED_INSNS);
3036
3037 if (dsd.insn_count != 0)
3038 {
3039 int i;
3040
3041 /* Instruction can be relocated to scratch pad. Copy
3042 relocated instruction(s) there. */
3043 for (i = 0; i < dsd.insn_count; i++)
3044 {
3045 if (debug_displaced)
3046 {
3047 debug_printf ("displaced: writing insn ");
3048 debug_printf ("%.8x", dsd.insn_buf[i]);
3049 debug_printf (" at %s\n", paddress (gdbarch, to + i * 4));
3050 }
3051 write_memory_unsigned_integer (to + i * 4, 4, byte_order_for_code,
3052 (ULONGEST) dsd.insn_buf[i]);
3053 }
3054 }
3055 else
3056 {
b6542f81
YQ		 3057 dsc = NULL;
3058 }
3059
cfba9872 3060 return dsc.release ();
b6542f81
YQ		 3061}
3062
3063/* Implement the "displaced_step_fixup" gdbarch method. */
3064
3065void
3066aarch64_displaced_step_fixup (struct gdbarch *gdbarch,
cfba9872 3067 struct displaced_step_closure *dsc_,
b6542f81
YQ		 3068 CORE_ADDR from, CORE_ADDR to,
3069 struct regcache *regs)
3070{
cfba9872
SM		 3071 aarch64_displaced_step_closure *dsc = (aarch64_displaced_step_closure *) dsc_;
3072
b6542f81
YQ		 3073 if (dsc->cond)
3074 {
3075 ULONGEST pc;
3076
3077 regcache_cooked_read_unsigned (regs, AARCH64_PC_REGNUM, &pc);
3078 if (pc - to == 8)
3079 {
3080 /* Condition is true. */
3081 }
3082 else if (pc - to == 4)
3083 {
3084 /* Condition is false. */
3085 dsc->pc_adjust = 4;
3086 }
3087 else
3088 gdb_assert_not_reached ("Unexpected PC value after displaced stepping");
3089 }
3090
3091 if (dsc->pc_adjust != 0)
3092 {
3093 if (debug_displaced)
3094 {
3095 debug_printf ("displaced: fixup: set PC to %s:%d\n",
3096 paddress (gdbarch, from), dsc->pc_adjust);
3097 }
3098 regcache_cooked_write_unsigned (regs, AARCH64_PC_REGNUM,
3099 from + dsc->pc_adjust);
3100 }
3101}
3102
3103/* Implement the "displaced_step_hw_singlestep" gdbarch method. */
3104
3105int
3106aarch64_displaced_step_hw_singlestep (struct gdbarch *gdbarch,
3107 struct displaced_step_closure *closure)
3108{
3109 return 1;
3110}
3111
95228a0d
AH		 3112/* Get the correct target description for the given VQ value.
3113 If VQ is zero then it is assumed SVE is not supported.
3114 (It is not possible to set VQ to zero on an SVE system). */
da434ccb
AH		 3115
3116const target_desc *
6dc0ebde 3117aarch64_read_description (uint64_t vq, bool pauth_p)
da434ccb 3118{
95228a0d 3119 if (vq > AARCH64_MAX_SVE_VQ)
39bfb937 3120 error (_("VQ is %" PRIu64 ", maximum supported value is %d"), vq,
95228a0d
AH		 3121 AARCH64_MAX_SVE_VQ);
3122
6dc0ebde 3123 struct target_desc *tdesc = tdesc_aarch64_list[vq][pauth_p];
da434ccb 3124
95228a0d
AH		 3125 if (tdesc == NULL)
3126 {
6dc0ebde
AH		 3127 tdesc = aarch64_create_target_description (vq, pauth_p);
3128 tdesc_aarch64_list[vq][pauth_p] = tdesc;
95228a0d 3129 }
da434ccb 3130
95228a0d 3131 return tdesc;
da434ccb
AH		 3132}
3133
ba2d2bb2
AH		 3134/* Return the VQ used when creating the target description TDESC. */
3135
1332a140 3136static uint64_t
ba2d2bb2
AH		 3137aarch64_get_tdesc_vq (const struct target_desc *tdesc)
3138{
3139 const struct tdesc_feature *feature_sve;
3140
3141 if (!tdesc_has_registers (tdesc))
3142 return 0;
3143
3144 feature_sve = tdesc_find_feature (tdesc, "org.gnu.gdb.aarch64.sve");
3145
3146 if (feature_sve == nullptr)
3147 return 0;
3148
12863263
AH		 3149 uint64_t vl = tdesc_register_bitsize (feature_sve,
3150 aarch64_sve_register_names[0]) / 8;
ba2d2bb2
AH		 3151 return sve_vq_from_vl (vl);
3152}
3153
0ef8a082
AH		 3154/* Add all the expected register sets into GDBARCH. */
3155
3156static void
3157aarch64_add_reggroups (struct gdbarch *gdbarch)
3158{
3159 reggroup_add (gdbarch, general_reggroup);
3160 reggroup_add (gdbarch, float_reggroup);
3161 reggroup_add (gdbarch, system_reggroup);
3162 reggroup_add (gdbarch, vector_reggroup);
3163 reggroup_add (gdbarch, all_reggroup);
3164 reggroup_add (gdbarch, save_reggroup);
3165 reggroup_add (gdbarch, restore_reggroup);
3166}
ba2d2bb2 3167
76bed0fd
AH		 3168/* Implement the "cannot_store_register" gdbarch method. */
3169
3170static int
3171aarch64_cannot_store_register (struct gdbarch *gdbarch, int regnum)
3172{
3173 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
3174
3175 if (!tdep->has_pauth ())
3176 return 0;
3177
3178 /* Pointer authentication registers are read-only. */
3179 return (regnum == AARCH64_PAUTH_DMASK_REGNUM (tdep->pauth_reg_base)
3180 || regnum == AARCH64_PAUTH_CMASK_REGNUM (tdep->pauth_reg_base));
3181}
3182
07b287a0
MS		 3183/* Initialize the current architecture based on INFO. If possible,
3184 re-use an architecture from ARCHES, which is a list of
3185 architectures already created during this debugging session.
3186
3187 Called e.g. at program startup, when reading a core file, and when
3188 reading a binary file. */
3189
3190static struct gdbarch *
3191aarch64_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)
3192{
3193 struct gdbarch_tdep *tdep;
3194 struct gdbarch *gdbarch;
3195 struct gdbarch_list *best_arch;
3196 struct tdesc_arch_data *tdesc_data = NULL;
3197 const struct target_desc *tdesc = info.target_desc;
3198 int i;
07b287a0 3199 int valid_p = 1;
ba2d2bb2
AH		 3200 const struct tdesc_feature *feature_core;
3201 const struct tdesc_feature *feature_fpu;
3202 const struct tdesc_feature *feature_sve;
76bed0fd 3203 const struct tdesc_feature *feature_pauth;
07b287a0
MS		 3204 int num_regs = 0;
3205 int num_pseudo_regs = 0;
76bed0fd 3206 int first_pauth_regnum = -1;
34dcc7cf 3207 int pauth_ra_state_offset = -1;
07b287a0 3208
ba2d2bb2 3209 /* Ensure we always have a target description. */
07b287a0 3210 if (!tdesc_has_registers (tdesc))
6dc0ebde 3211 tdesc = aarch64_read_description (0, false);
07b287a0
MS		 3212 gdb_assert (tdesc);
3213
ba2d2bb2
AH		 3214 feature_core = tdesc_find_feature (tdesc, "org.gnu.gdb.aarch64.core");
3215 feature_fpu = tdesc_find_feature (tdesc, "org.gnu.gdb.aarch64.fpu");
3216 feature_sve = tdesc_find_feature (tdesc, "org.gnu.gdb.aarch64.sve");
76bed0fd 3217 feature_pauth = tdesc_find_feature (tdesc, "org.gnu.gdb.aarch64.pauth");
07b287a0 3218
ba2d2bb2 3219 if (feature_core == NULL)
07b287a0
MS		 3220 return NULL;
3221
3222 tdesc_data = tdesc_data_alloc ();
3223
ba2d2bb2 3224 /* Validate the description provides the mandatory core R registers
07b287a0
MS		 3225 and allocate their numbers. */
3226 for (i = 0; i < ARRAY_SIZE (aarch64_r_register_names); i++)
ba2d2bb2
AH		 3227 valid_p &= tdesc_numbered_register (feature_core, tdesc_data,
3228 AARCH64_X0_REGNUM + i,
3229 aarch64_r_register_names[i]);
07b287a0
MS		 3230
3231 num_regs = AARCH64_X0_REGNUM + i;
3232
ba2d2bb2
AH		 3233 /* Add the V registers. */
3234 if (feature_fpu != NULL)
07b287a0 3235 {
ba2d2bb2
AH		 3236 if (feature_sve != NULL)
3237 error (_("Program contains both fpu and SVE features."));
3238
3239 /* Validate the description provides the mandatory V registers
3240 and allocate their numbers. */
07b287a0 3241 for (i = 0; i < ARRAY_SIZE (aarch64_v_register_names); i++)
ba2d2bb2
AH		 3242 valid_p &= tdesc_numbered_register (feature_fpu, tdesc_data,
3243 AARCH64_V0_REGNUM + i,
3244 aarch64_v_register_names[i]);
07b287a0
MS		 3245
3246 num_regs = AARCH64_V0_REGNUM + i;
ba2d2bb2 3247 }
07b287a0 3248
ba2d2bb2
AH		 3249 /* Add the SVE registers. */
3250 if (feature_sve != NULL)
3251 {
3252 /* Validate the description provides the mandatory SVE registers
3253 and allocate their numbers. */
3254 for (i = 0; i < ARRAY_SIZE (aarch64_sve_register_names); i++)
3255 valid_p &= tdesc_numbered_register (feature_sve, tdesc_data,
3256 AARCH64_SVE_Z0_REGNUM + i,
3257 aarch64_sve_register_names[i]);
3258
3259 num_regs = AARCH64_SVE_Z0_REGNUM + i;
3260 num_pseudo_regs += 32; /* add the Vn register pseudos. */
3261 }
3262
3263 if (feature_fpu != NULL || feature_sve != NULL)
3264 {
07b287a0
MS		 3265 num_pseudo_regs += 32; /* add the Qn scalar register pseudos */
3266 num_pseudo_regs += 32; /* add the Dn scalar register pseudos */
3267 num_pseudo_regs += 32; /* add the Sn scalar register pseudos */
3268 num_pseudo_regs += 32; /* add the Hn scalar register pseudos */
3269 num_pseudo_regs += 32; /* add the Bn scalar register pseudos */
3270 }
3271
76bed0fd
AH		 3272 /* Add the pauth registers. */
3273 if (feature_pauth != NULL)
3274 {
3275 first_pauth_regnum = num_regs;
34dcc7cf 3276 pauth_ra_state_offset = num_pseudo_regs;
76bed0fd
AH		 3277 /* Validate the descriptor provides the mandatory PAUTH registers and
3278 allocate their numbers. */
3279 for (i = 0; i < ARRAY_SIZE (aarch64_pauth_register_names); i++)
3280 valid_p &= tdesc_numbered_register (feature_pauth, tdesc_data,
3281 first_pauth_regnum + i,
3282 aarch64_pauth_register_names[i]);
3283
3284 num_regs += i;
34dcc7cf 3285 num_pseudo_regs += 1; /* Count RA_STATE pseudo register. */
76bed0fd
AH		 3286 }
3287
07b287a0
MS		 3288 if (!valid_p)
3289 {
3290 tdesc_data_cleanup (tdesc_data);
3291 return NULL;
3292 }
3293
3294 /* AArch64 code is always little-endian. */
3295 info.byte_order_for_code = BFD_ENDIAN_LITTLE;
3296
3297 /* If there is already a candidate, use it. */
3298 for (best_arch = gdbarch_list_lookup_by_info (arches, &info);
3299 best_arch != NULL;
3300 best_arch = gdbarch_list_lookup_by_info (best_arch->next, &info))
3301 {
3302 /* Found a match. */
3303 break;
3304 }
3305
3306 if (best_arch != NULL)
3307 {
3308 if (tdesc_data != NULL)
3309 tdesc_data_cleanup (tdesc_data);
3310 return best_arch->gdbarch;
3311 }
3312
8d749320 3313 tdep = XCNEW (struct gdbarch_tdep);
07b287a0
MS		 3314 gdbarch = gdbarch_alloc (&info, tdep);
3315
3316 /* This should be low enough for everything. */
3317 tdep->lowest_pc = 0x20;
3318 tdep->jb_pc = -1; /* Longjump support not enabled by default. */
3319 tdep->jb_elt_size = 8;
ba2d2bb2 3320 tdep->vq = aarch64_get_tdesc_vq (tdesc);
76bed0fd 3321 tdep->pauth_reg_base = first_pauth_regnum;
34dcc7cf
AH		 3322 tdep->pauth_ra_state_regnum = (feature_pauth == NULL) ? -1
3323 : pauth_ra_state_offset + num_regs;
3324
07b287a0
MS		 3325
3326 set_gdbarch_push_dummy_call (gdbarch, aarch64_push_dummy_call);
3327 set_gdbarch_frame_align (gdbarch, aarch64_frame_align);
3328
07b287a0
MS		 3329 /* Advance PC across function entry code. */
3330 set_gdbarch_skip_prologue (gdbarch, aarch64_skip_prologue);
3331
3332 /* The stack grows downward. */
3333 set_gdbarch_inner_than (gdbarch, core_addr_lessthan);
3334
3335 /* Breakpoint manipulation. */
04180708
YQ		 3336 set_gdbarch_breakpoint_kind_from_pc (gdbarch,
3337 aarch64_breakpoint::kind_from_pc);
3338 set_gdbarch_sw_breakpoint_from_kind (gdbarch,
3339 aarch64_breakpoint::bp_from_kind);
07b287a0 3340 set_gdbarch_have_nonsteppable_watchpoint (gdbarch, 1);
9404b58f 3341 set_gdbarch_software_single_step (gdbarch, aarch64_software_single_step);
07b287a0
MS		 3342
3343 /* Information about registers, etc. */
3344 set_gdbarch_sp_regnum (gdbarch, AARCH64_SP_REGNUM);
3345 set_gdbarch_pc_regnum (gdbarch, AARCH64_PC_REGNUM);
3346 set_gdbarch_num_regs (gdbarch, num_regs);
3347
3348 set_gdbarch_num_pseudo_regs (gdbarch, num_pseudo_regs);
3349 set_gdbarch_pseudo_register_read_value (gdbarch, aarch64_pseudo_read_value);
3350 set_gdbarch_pseudo_register_write (gdbarch, aarch64_pseudo_write);
3351 set_tdesc_pseudo_register_name (gdbarch, aarch64_pseudo_register_name);
3352 set_tdesc_pseudo_register_type (gdbarch, aarch64_pseudo_register_type);
3353 set_tdesc_pseudo_register_reggroup_p (gdbarch,
3354 aarch64_pseudo_register_reggroup_p);
76bed0fd 3355 set_gdbarch_cannot_store_register (gdbarch, aarch64_cannot_store_register);
07b287a0
MS		 3356
3357 /* ABI */
3358 set_gdbarch_short_bit (gdbarch, 16);
3359 set_gdbarch_int_bit (gdbarch, 32);
3360 set_gdbarch_float_bit (gdbarch, 32);
3361 set_gdbarch_double_bit (gdbarch, 64);
3362 set_gdbarch_long_double_bit (gdbarch, 128);
3363 set_gdbarch_long_bit (gdbarch, 64);
3364 set_gdbarch_long_long_bit (gdbarch, 64);
3365 set_gdbarch_ptr_bit (gdbarch, 64);
3366 set_gdbarch_char_signed (gdbarch, 0);
53375380 3367 set_gdbarch_wchar_signed (gdbarch, 0);
07b287a0
MS		 3368 set_gdbarch_float_format (gdbarch, floatformats_ieee_single);
3369 set_gdbarch_double_format (gdbarch, floatformats_ieee_double);
3370 set_gdbarch_long_double_format (gdbarch, floatformats_ia64_quad);
3371
3372 /* Internal <-> external register number maps. */
3373 set_gdbarch_dwarf2_reg_to_regnum (gdbarch, aarch64_dwarf_reg_to_regnum);
3374
3375 /* Returning results. */
3376 set_gdbarch_return_value (gdbarch, aarch64_return_value);
3377
3378 /* Disassembly. */
3379 set_gdbarch_print_insn (gdbarch, aarch64_gdb_print_insn);
3380
3381 /* Virtual tables. */
3382 set_gdbarch_vbit_in_delta (gdbarch, 1);
3383
0ef8a082
AH		 3384 /* Register architecture. */
3385 aarch64_add_reggroups (gdbarch);
3386
07b287a0
MS		 3387 /* Hook in the ABI-specific overrides, if they have been registered. */
3388 info.target_desc = tdesc;
0dba2a6c 3389 info.tdesc_data = tdesc_data;
07b287a0
MS		 3390 gdbarch_init_osabi (info, gdbarch);
3391
3392 dwarf2_frame_set_init_reg (gdbarch, aarch64_dwarf2_frame_init_reg);
11e1b75f
AH		 3393 /* Register DWARF CFA vendor handler. */
3394 set_gdbarch_execute_dwarf_cfa_vendor_op (gdbarch,
3395 aarch64_execute_dwarf_cfa_vendor_op);
07b287a0
MS		 3396
3397 /* Add some default predicates. */
3398 frame_unwind_append_unwinder (gdbarch, &aarch64_stub_unwind);
3399 dwarf2_append_unwinders (gdbarch);
3400 frame_unwind_append_unwinder (gdbarch, &aarch64_prologue_unwind);
3401
3402 frame_base_set_default (gdbarch, &aarch64_normal_base);
3403
3404 /* Now we have tuned the configuration, set a few final things,
3405 based on what the OS ABI has told us. */
3406
3407 if (tdep->jb_pc >= 0)
3408 set_gdbarch_get_longjmp_target (gdbarch, aarch64_get_longjmp_target);
3409
ea873d8e
PL		 3410 set_gdbarch_gen_return_address (gdbarch, aarch64_gen_return_address);
3411
07b287a0
MS		 3412 tdesc_use_registers (gdbarch, tdesc, tdesc_data);
3413
3414 /* Add standard register aliases. */
3415 for (i = 0; i < ARRAY_SIZE (aarch64_register_aliases); i++)
3416 user_reg_add (gdbarch, aarch64_register_aliases[i].name,
3417 value_of_aarch64_user_reg,
3418 &aarch64_register_aliases[i].regnum);
3419
e8bf1ce4
JB		 3420 register_aarch64_ravenscar_ops (gdbarch);
3421
07b287a0
MS		 3422 return gdbarch;
3423}
3424
3425static void
3426aarch64_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file)
3427{
3428 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
3429
3430 if (tdep == NULL)
3431 return;
3432
3433 fprintf_unfiltered (file, _("aarch64_dump_tdep: Lowest pc = 0x%s"),
3434 paddress (gdbarch, tdep->lowest_pc));
3435}
3436
0d4c07af 3437#if GDB_SELF_TEST
1e2b521d
YQ		 3438namespace selftests
3439{
3440static void aarch64_process_record_test (void);
3441}
0d4c07af 3442#endif
1e2b521d 3443
07b287a0
MS		 3444void
3445_initialize_aarch64_tdep (void)
3446{
3447 gdbarch_register (bfd_arch_aarch64, aarch64_gdbarch_init,
3448 aarch64_dump_tdep);
3449
07b287a0
MS		 3450 /* Debug this file's internals. */
3451 add_setshow_boolean_cmd ("aarch64", class_maintenance, &aarch64_debug, _("\
3452Set AArch64 debugging."), _("\
3453Show AArch64 debugging."), _("\
3454When on, AArch64 specific debugging is enabled."),
3455 NULL,
3456 show_aarch64_debug,
3457 &setdebuglist, &showdebuglist);
4d9a9006
YQ		 3458
3459#if GDB_SELF_TEST
1526853e
SM		 3460 selftests::register_test ("aarch64-analyze-prologue",
3461 selftests::aarch64_analyze_prologue_test);
3462 selftests::register_test ("aarch64-process-record",
3463 selftests::aarch64_process_record_test);
6654d750 3464 selftests::record_xml_tdesc ("aarch64.xml",
6dc0ebde 3465 aarch64_create_target_description (0, false));
4d9a9006 3466#endif
07b287a0 3467}
99afc88b
OJ		 3468
3469/* AArch64 process record-replay related structures, defines etc. */
3470
99afc88b
OJ		 3471#define REG_ALLOC(REGS, LENGTH, RECORD_BUF) \
3472 do \
3473 { \
3474 unsigned int reg_len = LENGTH; \
3475 if (reg_len) \
3476 { \
3477 REGS = XNEWVEC (uint32_t, reg_len); \
3478 memcpy(&REGS[0], &RECORD_BUF[0], sizeof(uint32_t)*LENGTH); \
3479 } \
3480 } \
3481 while (0)
3482
3483#define MEM_ALLOC(MEMS, LENGTH, RECORD_BUF) \
3484 do \
3485 { \
3486 unsigned int mem_len = LENGTH; \
3487 if (mem_len) \
3488 { \
3489 MEMS = XNEWVEC (struct aarch64_mem_r, mem_len); \
3490 memcpy(&MEMS->len, &RECORD_BUF[0], \
3491 sizeof(struct aarch64_mem_r) * LENGTH); \
3492 } \
3493 } \
3494 while (0)
3495
3496/* AArch64 record/replay structures and enumerations. */
3497
3498struct aarch64_mem_r
3499{
3500 uint64_t len; /* Record length. */
3501 uint64_t addr; /* Memory address. */
3502};
3503
3504enum aarch64_record_result
3505{
3506 AARCH64_RECORD_SUCCESS,
99afc88b
OJ		 3507 AARCH64_RECORD_UNSUPPORTED,
3508 AARCH64_RECORD_UNKNOWN
3509};
3510
3511typedef struct insn_decode_record_t
3512{
3513 struct gdbarch *gdbarch;
3514 struct regcache *regcache;
3515 CORE_ADDR this_addr; /* Address of insn to be recorded. */
3516 uint32_t aarch64_insn; /* Insn to be recorded. */
3517 uint32_t mem_rec_count; /* Count of memory records. */
3518 uint32_t reg_rec_count; /* Count of register records. */
3519 uint32_t *aarch64_regs; /* Registers to be recorded. */
3520 struct aarch64_mem_r *aarch64_mems; /* Memory locations to be recorded. */
3521} insn_decode_record;
3522
3523/* Record handler for data processing - register instructions. */
3524
3525static unsigned int
3526aarch64_record_data_proc_reg (insn_decode_record *aarch64_insn_r)
3527{
3528 uint8_t reg_rd, insn_bits24_27, insn_bits21_23;
3529 uint32_t record_buf[4];
3530
3531 reg_rd = bits (aarch64_insn_r->aarch64_insn, 0, 4);
3532 insn_bits24_27 = bits (aarch64_insn_r->aarch64_insn, 24, 27);
3533 insn_bits21_23 = bits (aarch64_insn_r->aarch64_insn, 21, 23);
3534
3535 if (!bit (aarch64_insn_r->aarch64_insn, 28))
3536 {
3537 uint8_t setflags;
3538
3539 /* Logical (shifted register). */
3540 if (insn_bits24_27 == 0x0a)
3541 setflags = (bits (aarch64_insn_r->aarch64_insn, 29, 30) == 0x03);
3542 /* Add/subtract. */
3543 else if (insn_bits24_27 == 0x0b)
3544 setflags = bit (aarch64_insn_r->aarch64_insn, 29);
3545 else
3546 return AARCH64_RECORD_UNKNOWN;
3547
3548 record_buf[0] = reg_rd;
3549 aarch64_insn_r->reg_rec_count = 1;
3550 if (setflags)
3551 record_buf[aarch64_insn_r->reg_rec_count++] = AARCH64_CPSR_REGNUM;
3552 }
3553 else
3554 {
3555 if (insn_bits24_27 == 0x0b)
3556 {
3557 /* Data-processing (3 source). */
3558 record_buf[0] = reg_rd;
3559 aarch64_insn_r->reg_rec_count = 1;
3560 }
3561 else if (insn_bits24_27 == 0x0a)
3562 {
3563 if (insn_bits21_23 == 0x00)
3564 {
3565 /* Add/subtract (with carry). */
3566 record_buf[0] = reg_rd;
3567 aarch64_insn_r->reg_rec_count = 1;
3568 if (bit (aarch64_insn_r->aarch64_insn, 29))
3569 {
3570 record_buf[1] = AARCH64_CPSR_REGNUM;
3571 aarch64_insn_r->reg_rec_count = 2;
3572 }
3573 }
3574 else if (insn_bits21_23 == 0x02)
3575 {
3576 /* Conditional compare (register) and conditional compare
3577 (immediate) instructions. */
3578 record_buf[0] = AARCH64_CPSR_REGNUM;
3579 aarch64_insn_r->reg_rec_count = 1;
3580 }
3581 else if (insn_bits21_23 == 0x04 || insn_bits21_23 == 0x06)
3582 {
3583 /* CConditional select. */
3584 /* Data-processing (2 source). */
3585 /* Data-processing (1 source). */
3586 record_buf[0] = reg_rd;
3587 aarch64_insn_r->reg_rec_count = 1;
3588 }
3589 else
3590 return AARCH64_RECORD_UNKNOWN;
3591 }
3592 }
3593
3594 REG_ALLOC (aarch64_insn_r->aarch64_regs, aarch64_insn_r->reg_rec_count,
3595 record_buf);
3596 return AARCH64_RECORD_SUCCESS;
3597}
3598
3599/* Record handler for data processing - immediate instructions. */
3600
3601static unsigned int
3602aarch64_record_data_proc_imm (insn_decode_record *aarch64_insn_r)
3603{
78cc6c2d 3604 uint8_t reg_rd, insn_bit23, insn_bits24_27, setflags;
99afc88b
OJ		 3605 uint32_t record_buf[4];
3606
3607 reg_rd = bits (aarch64_insn_r->aarch64_insn, 0, 4);
99afc88b
OJ		 3608 insn_bit23 = bit (aarch64_insn_r->aarch64_insn, 23);
3609 insn_bits24_27 = bits (aarch64_insn_r->aarch64_insn, 24, 27);
3610
3611 if (insn_bits24_27 == 0x00 /* PC rel addressing. */
3612 || insn_bits24_27 == 0x03 /* Bitfield and Extract. */
3613 || (insn_bits24_27 == 0x02 && insn_bit23)) /* Move wide (immediate). */
3614 {
3615 record_buf[0] = reg_rd;
3616 aarch64_insn_r->reg_rec_count = 1;
3617 }
3618 else if (insn_bits24_27 == 0x01)
3619 {
3620 /* Add/Subtract (immediate). */
3621 setflags = bit (aarch64_insn_r->aarch64_insn, 29);
3622 record_buf[0] = reg_rd;
3623 aarch64_insn_r->reg_rec_count = 1;
3624 if (setflags)
3625 record_buf[aarch64_insn_r->reg_rec_count++] = AARCH64_CPSR_REGNUM;
3626 }
3627 else if (insn_bits24_27 == 0x02 && !insn_bit23)
3628 {
3629 /* Logical (immediate). */
3630 setflags = bits (aarch64_insn_r->aarch64_insn, 29, 30) == 0x03;
3631 record_buf[0] = reg_rd;
3632 aarch64_insn_r->reg_rec_count = 1;
3633 if (setflags)
3634 record_buf[aarch64_insn_r->reg_rec_count++] = AARCH64_CPSR_REGNUM;
3635 }
3636 else
3637 return AARCH64_RECORD_UNKNOWN;
3638
3639 REG_ALLOC (aarch64_insn_r->aarch64_regs, aarch64_insn_r->reg_rec_count,
3640 record_buf);
3641 return AARCH64_RECORD_SUCCESS;
3642}
3643
3644/* Record handler for branch, exception generation and system instructions. */
3645
3646static unsigned int
3647aarch64_record_branch_except_sys (insn_decode_record *aarch64_insn_r)
3648{
3649 struct gdbarch_tdep *tdep = gdbarch_tdep (aarch64_insn_r->gdbarch);
3650 uint8_t insn_bits24_27, insn_bits28_31, insn_bits22_23;
3651 uint32_t record_buf[4];
3652
3653 insn_bits24_27 = bits (aarch64_insn_r->aarch64_insn, 24, 27);
3654 insn_bits28_31 = bits (aarch64_insn_r->aarch64_insn, 28, 31);
3655 insn_bits22_23 = bits (aarch64_insn_r->aarch64_insn, 22, 23);
3656
3657 if (insn_bits28_31 == 0x0d)
3658 {
3659 /* Exception generation instructions. */
3660 if (insn_bits24_27 == 0x04)
3661 {
5d98d3cd
YQ		 3662 if (!bits (aarch64_insn_r->aarch64_insn, 2, 4)
3663 && !bits (aarch64_insn_r->aarch64_insn, 21, 23)
3664 && bits (aarch64_insn_r->aarch64_insn, 0, 1) == 0x01)
99afc88b
OJ		 3665 {
3666 ULONGEST svc_number;
3667
3668 regcache_raw_read_unsigned (aarch64_insn_r->regcache, 8,
3669 &svc_number);
3670 return tdep->aarch64_syscall_record (aarch64_insn_r->regcache,
3671 svc_number);
3672 }
3673 else
3674 return AARCH64_RECORD_UNSUPPORTED;
3675 }
3676 /* System instructions. */
3677 else if (insn_bits24_27 == 0x05 && insn_bits22_23 == 0x00)
3678 {
3679 uint32_t reg_rt, reg_crn;
3680
3681 reg_rt = bits (aarch64_insn_r->aarch64_insn, 0, 4);
3682 reg_crn = bits (aarch64_insn_r->aarch64_insn, 12, 15);
3683
3684 /* Record rt in case of sysl and mrs instructions. */
3685 if (bit (aarch64_insn_r->aarch64_insn, 21))
3686 {
3687 record_buf[0] = reg_rt;
3688 aarch64_insn_r->reg_rec_count = 1;
3689 }
3690 /* Record cpsr for hint and msr(immediate) instructions. */
3691 else if (reg_crn == 0x02 || reg_crn == 0x04)
3692 {
3693 record_buf[0] = AARCH64_CPSR_REGNUM;
3694 aarch64_insn_r->reg_rec_count = 1;
3695 }
3696 }
3697 /* Unconditional branch (register). */
3698 else if((insn_bits24_27 & 0x0e) == 0x06)
3699 {
3700 record_buf[aarch64_insn_r->reg_rec_count++] = AARCH64_PC_REGNUM;
3701 if (bits (aarch64_insn_r->aarch64_insn, 21, 22) == 0x01)
3702 record_buf[aarch64_insn_r->reg_rec_count++] = AARCH64_LR_REGNUM;
3703 }
3704 else
3705 return AARCH64_RECORD_UNKNOWN;
3706 }
3707 /* Unconditional branch (immediate). */
3708 else if ((insn_bits28_31 & 0x07) == 0x01 && (insn_bits24_27 & 0x0c) == 0x04)
3709 {
3710 record_buf[aarch64_insn_r->reg_rec_count++] = AARCH64_PC_REGNUM;
3711 if (bit (aarch64_insn_r->aarch64_insn, 31))
3712 record_buf[aarch64_insn_r->reg_rec_count++] = AARCH64_LR_REGNUM;
3713 }
3714 else
3715 /* Compare & branch (immediate), Test & branch (immediate) and
3716 Conditional branch (immediate). */
3717 record_buf[aarch64_insn_r->reg_rec_count++] = AARCH64_PC_REGNUM;
3718
3719 REG_ALLOC (aarch64_insn_r->aarch64_regs, aarch64_insn_r->reg_rec_count,
3720 record_buf);
3721 return AARCH64_RECORD_SUCCESS;
3722}
3723
3724/* Record handler for advanced SIMD load and store instructions. */
3725
3726static unsigned int
3727aarch64_record_asimd_load_store (insn_decode_record *aarch64_insn_r)
3728{
3729 CORE_ADDR address;
3730 uint64_t addr_offset = 0;
3731 uint32_t record_buf[24];
3732 uint64_t record_buf_mem[24];
3733 uint32_t reg_rn, reg_rt;
3734 uint32_t reg_index = 0, mem_index = 0;
3735 uint8_t opcode_bits, size_bits;
3736
3737 reg_rt = bits (aarch64_insn_r->aarch64_insn, 0, 4);
3738 reg_rn = bits (aarch64_insn_r->aarch64_insn, 5, 9);
3739 size_bits = bits (aarch64_insn_r->aarch64_insn, 10, 11);
3740 opcode_bits = bits (aarch64_insn_r->aarch64_insn, 12, 15);
3741 regcache_raw_read_unsigned (aarch64_insn_r->regcache, reg_rn, &address);
3742
3743 if (record_debug)
b277c936 3744 debug_printf ("Process record: Advanced SIMD load/store\n");
99afc88b
OJ		 3745
3746 /* Load/store single structure. */
3747 if (bit (aarch64_insn_r->aarch64_insn, 24))
3748 {
3749 uint8_t sindex, scale, selem, esize, replicate = 0;
3750 scale = opcode_bits >> 2;
3751 selem = ((opcode_bits & 0x02) |
3752 bit (aarch64_insn_r->aarch64_insn, 21)) + 1;
3753 switch (scale)
3754 {
3755 case 1:
3756 if (size_bits & 0x01)
3757 return AARCH64_RECORD_UNKNOWN;
3758 break;
3759 case 2:
3760 if ((size_bits >> 1) & 0x01)
3761 return AARCH64_RECORD_UNKNOWN;
3762 if (size_bits & 0x01)
3763 {
3764 if (!((opcode_bits >> 1) & 0x01))
3765 scale = 3;
3766 else
3767 return AARCH64_RECORD_UNKNOWN;
3768 }
3769 break;
3770 case 3:
3771 if (bit (aarch64_insn_r->aarch64_insn, 22) && !(opcode_bits & 0x01))
3772 {
3773 scale = size_bits;
3774 replicate = 1;
3775 break;
3776 }
3777 else
3778 return AARCH64_RECORD_UNKNOWN;
3779 default:
3780 break;
3781 }
3782 esize = 8 << scale;
3783 if (replicate)
3784 for (sindex = 0; sindex < selem; sindex++)
3785 {
3786 record_buf[reg_index++] = reg_rt + AARCH64_V0_REGNUM;
3787 reg_rt = (reg_rt + 1) % 32;
3788 }
3789 else
3790 {
3791 for (sindex = 0; sindex < selem; sindex++)
a2e3e93f
SM		 3792 {
3793 if (bit (aarch64_insn_r->aarch64_insn, 22))
3794 record_buf[reg_index++] = reg_rt + AARCH64_V0_REGNUM;
3795 else
3796 {
3797 record_buf_mem[mem_index++] = esize / 8;
3798 record_buf_mem[mem_index++] = address + addr_offset;
3799 }
3800 addr_offset = addr_offset + (esize / 8);
3801 reg_rt = (reg_rt + 1) % 32;
3802 }
99afc88b
OJ		 3803 }
3804 }
3805 /* Load/store multiple structure. */
3806 else
3807 {
3808 uint8_t selem, esize, rpt, elements;
3809 uint8_t eindex, rindex;
3810
3811 esize = 8 << size_bits;
3812 if (bit (aarch64_insn_r->aarch64_insn, 30))
3813 elements = 128 / esize;
3814 else
3815 elements = 64 / esize;
3816
3817 switch (opcode_bits)
3818 {
3819 /*LD/ST4 (4 Registers). */
3820 case 0:
3821 rpt = 1;
3822 selem = 4;
3823 break;
3824 /*LD/ST1 (4 Registers). */
3825 case 2:
3826 rpt = 4;
3827 selem = 1;
3828 break;
3829 /*LD/ST3 (3 Registers). */
3830 case 4:
3831 rpt = 1;
3832 selem = 3;
3833 break;
3834 /*LD/ST1 (3 Registers). */
3835 case 6:
3836 rpt = 3;
3837 selem = 1;
3838 break;
3839 /*LD/ST1 (1 Register). */
3840 case 7:
3841 rpt = 1;
3842 selem = 1;
3843 break;
3844 /*LD/ST2 (2 Registers). */
3845 case 8:
3846 rpt = 1;
3847 selem = 2;
3848 break;
3849 /*LD/ST1 (2 Registers). */
3850 case 10:
3851 rpt = 2;
3852 selem = 1;
3853 break;
3854 default:
3855 return AARCH64_RECORD_UNSUPPORTED;
3856 break;
3857 }
3858 for (rindex = 0; rindex < rpt; rindex++)
3859 for (eindex = 0; eindex < elements; eindex++)
3860 {
3861 uint8_t reg_tt, sindex;
3862 reg_tt = (reg_rt + rindex) % 32;
3863 for (sindex = 0; sindex < selem; sindex++)
3864 {
3865 if (bit (aarch64_insn_r->aarch64_insn, 22))
3866 record_buf[reg_index++] = reg_tt + AARCH64_V0_REGNUM;
3867 else
3868 {
3869 record_buf_mem[mem_index++] = esize / 8;
3870 record_buf_mem[mem_index++] = address + addr_offset;
3871 }
3872 addr_offset = addr_offset + (esize / 8);
3873 reg_tt = (reg_tt + 1) % 32;
3874 }
3875 }
3876 }
3877
3878 if (bit (aarch64_insn_r->aarch64_insn, 23))
3879 record_buf[reg_index++] = reg_rn;
3880
3881 aarch64_insn_r->reg_rec_count = reg_index;
3882 aarch64_insn_r->mem_rec_count = mem_index / 2;
3883 MEM_ALLOC (aarch64_insn_r->aarch64_mems, aarch64_insn_r->mem_rec_count,
3884 record_buf_mem);
3885 REG_ALLOC (aarch64_insn_r->aarch64_regs, aarch64_insn_r->reg_rec_count,
3886 record_buf);
3887 return AARCH64_RECORD_SUCCESS;
3888}
3889
3890/* Record handler for load and store instructions. */
3891
3892static unsigned int
3893aarch64_record_load_store (insn_decode_record *aarch64_insn_r)
3894{
3895 uint8_t insn_bits24_27, insn_bits28_29, insn_bits10_11;
3896 uint8_t insn_bit23, insn_bit21;
3897 uint8_t opc, size_bits, ld_flag, vector_flag;
3898 uint32_t reg_rn, reg_rt, reg_rt2;
3899 uint64_t datasize, offset;
3900 uint32_t record_buf[8];
3901 uint64_t record_buf_mem[8];
3902 CORE_ADDR address;
3903
3904 insn_bits10_11 = bits (aarch64_insn_r->aarch64_insn, 10, 11);
3905 insn_bits24_27 = bits (aarch64_insn_r->aarch64_insn, 24, 27);
3906 insn_bits28_29 = bits (aarch64_insn_r->aarch64_insn, 28, 29);
3907 insn_bit21 = bit (aarch64_insn_r->aarch64_insn, 21);
3908 insn_bit23 = bit (aarch64_insn_r->aarch64_insn, 23);
3909 ld_flag = bit (aarch64_insn_r->aarch64_insn, 22);
3910 vector_flag = bit (aarch64_insn_r->aarch64_insn, 26);
3911 reg_rt = bits (aarch64_insn_r->aarch64_insn, 0, 4);
3912 reg_rn = bits (aarch64_insn_r->aarch64_insn, 5, 9);
3913 reg_rt2 = bits (aarch64_insn_r->aarch64_insn, 10, 14);
3914 size_bits = bits (aarch64_insn_r->aarch64_insn, 30, 31);
3915
3916 /* Load/store exclusive. */
3917 if (insn_bits24_27 == 0x08 && insn_bits28_29 == 0x00)
3918 {
3919 if (record_debug)
b277c936 3920 debug_printf ("Process record: load/store exclusive\n");
99afc88b
OJ		 3921
3922 if (ld_flag)
3923 {
3924 record_buf[0] = reg_rt;
3925 aarch64_insn_r->reg_rec_count = 1;
3926 if (insn_bit21)
3927 {
3928 record_buf[1] = reg_rt2;
3929 aarch64_insn_r->reg_rec_count = 2;
3930 }
3931 }
3932 else
3933 {
3934 if (insn_bit21)
3935 datasize = (8 << size_bits) * 2;
3936 else
3937 datasize = (8 << size_bits);
3938 regcache_raw_read_unsigned (aarch64_insn_r->regcache, reg_rn,
3939 &address);
3940 record_buf_mem[0] = datasize / 8;
3941 record_buf_mem[1] = address;
3942 aarch64_insn_r->mem_rec_count = 1;
3943 if (!insn_bit23)
3944 {
3945 /* Save register rs. */
3946 record_buf[0] = bits (aarch64_insn_r->aarch64_insn, 16, 20);
3947 aarch64_insn_r->reg_rec_count = 1;
3948 }
3949 }
3950 }
3951 /* Load register (literal) instructions decoding. */
3952 else if ((insn_bits24_27 & 0x0b) == 0x08 && insn_bits28_29 == 0x01)
3953 {
3954 if (record_debug)
b277c936 3955 debug_printf ("Process record: load register (literal)\n");
99afc88b
OJ		 3956 if (vector_flag)
3957 record_buf[0] = reg_rt + AARCH64_V0_REGNUM;
3958 else
3959 record_buf[0] = reg_rt;
3960 aarch64_insn_r->reg_rec_count = 1;
3961 }
3962 /* All types of load/store pair instructions decoding. */
3963 else if ((insn_bits24_27 & 0x0a) == 0x08 && insn_bits28_29 == 0x02)
3964 {
3965 if (record_debug)
b277c936 3966 debug_printf ("Process record: load/store pair\n");
99afc88b
OJ		 3967
3968 if (ld_flag)
3969 {
3970 if (vector_flag)
3971 {
3972 record_buf[0] = reg_rt + AARCH64_V0_REGNUM;
3973 record_buf[1] = reg_rt2 + AARCH64_V0_REGNUM;
3974 }
3975 else
3976 {
3977 record_buf[0] = reg_rt;
3978 record_buf[1] = reg_rt2;
3979 }
3980 aarch64_insn_r->reg_rec_count = 2;
3981 }
3982 else
3983 {
3984 uint16_t imm7_off;
3985 imm7_off = bits (aarch64_insn_r->aarch64_insn, 15, 21);
3986 if (!vector_flag)
3987 size_bits = size_bits >> 1;
3988 datasize = 8 << (2 + size_bits);
3989 offset = (imm7_off & 0x40) ? (~imm7_off & 0x007f) + 1 : imm7_off;
3990 offset = offset << (2 + size_bits);
3991 regcache_raw_read_unsigned (aarch64_insn_r->regcache, reg_rn,
3992 &address);
3993 if (!((insn_bits24_27 & 0x0b) == 0x08 && insn_bit23))
3994 {
3995 if (imm7_off & 0x40)
3996 address = address - offset;
3997 else
3998 address = address + offset;
3999 }
4000
4001 record_buf_mem[0] = datasize / 8;
4002 record_buf_mem[1] = address;
4003 record_buf_mem[2] = datasize / 8;
4004 record_buf_mem[3] = address + (datasize / 8);
4005 aarch64_insn_r->mem_rec_count = 2;
4006 }
4007 if (bit (aarch64_insn_r->aarch64_insn, 23))
4008 record_buf[aarch64_insn_r->reg_rec_count++] = reg_rn;
4009 }
4010 /* Load/store register (unsigned immediate) instructions. */
4011 else if ((insn_bits24_27 & 0x0b) == 0x09 && insn_bits28_29 == 0x03)
4012 {
4013 opc = bits (aarch64_insn_r->aarch64_insn, 22, 23);
4014 if (!(opc >> 1))
33877125
YQ		 4015 {
4016 if (opc & 0x01)
4017 ld_flag = 0x01;
4018 else
4019 ld_flag = 0x0;
4020 }
99afc88b 4021 else
33877125 4022 {
1e2b521d
YQ		 4023 if (size_bits == 0x3 && vector_flag == 0x0 && opc == 0x2)
4024 {
4025 /* PRFM (immediate) */
4026 return AARCH64_RECORD_SUCCESS;
4027 }
4028 else if (size_bits == 0x2 && vector_flag == 0x0 && opc == 0x2)
4029 {
4030 /* LDRSW (immediate) */
4031 ld_flag = 0x1;
4032 }
33877125 4033 else
1e2b521d
YQ		 4034 {
4035 if (opc & 0x01)
4036 ld_flag = 0x01;
4037 else
4038 ld_flag = 0x0;
4039 }
33877125 4040 }
99afc88b
OJ		 4041
4042 if (record_debug)
4043 {
b277c936
PL		 4044 debug_printf ("Process record: load/store (unsigned immediate):"
4045 " size %x V %d opc %x\n", size_bits, vector_flag,
4046 opc);
99afc88b
OJ		 4047 }
4048
4049 if (!ld_flag)
4050 {
4051 offset = bits (aarch64_insn_r->aarch64_insn, 10, 21);
4052 datasize = 8 << size_bits;
4053 regcache_raw_read_unsigned (aarch64_insn_r->regcache, reg_rn,
4054 &address);
4055 offset = offset << size_bits;
4056 address = address + offset;
4057
4058 record_buf_mem[0] = datasize >> 3;
4059 record_buf_mem[1] = address;
4060 aarch64_insn_r->mem_rec_count = 1;
4061 }
4062 else
4063 {
4064 if (vector_flag)
4065 record_buf[0] = reg_rt + AARCH64_V0_REGNUM;
4066 else
4067 record_buf[0] = reg_rt;
4068 aarch64_insn_r->reg_rec_count = 1;
4069 }
4070 }
4071 /* Load/store register (register offset) instructions. */
5d98d3cd
YQ		 4072 else if ((insn_bits24_27 & 0x0b) == 0x08 && insn_bits28_29 == 0x03
4073 && insn_bits10_11 == 0x02 && insn_bit21)
99afc88b
OJ		 4074 {
4075 if (record_debug)
b277c936 4076 debug_printf ("Process record: load/store (register offset)\n");
99afc88b
OJ		 4077 opc = bits (aarch64_insn_r->aarch64_insn, 22, 23);
4078 if (!(opc >> 1))
4079 if (opc & 0x01)
4080 ld_flag = 0x01;
4081 else
4082 ld_flag = 0x0;
4083 else
4084 if (size_bits != 0x03)
4085 ld_flag = 0x01;
4086 else
4087 return AARCH64_RECORD_UNKNOWN;
4088
4089 if (!ld_flag)
4090 {
d9436c7c
PA		 4091 ULONGEST reg_rm_val;
4092
99afc88b
OJ		 4093 regcache_raw_read_unsigned (aarch64_insn_r->regcache,
4094 bits (aarch64_insn_r->aarch64_insn, 16, 20), &reg_rm_val);
4095 if (bit (aarch64_insn_r->aarch64_insn, 12))
4096 offset = reg_rm_val << size_bits;
4097 else
4098 offset = reg_rm_val;
4099 datasize = 8 << size_bits;
4100 regcache_raw_read_unsigned (aarch64_insn_r->regcache, reg_rn,
4101 &address);
4102 address = address + offset;
4103 record_buf_mem[0] = datasize >> 3;
4104 record_buf_mem[1] = address;
4105 aarch64_insn_r->mem_rec_count = 1;
4106 }
4107 else
4108 {
4109 if (vector_flag)
4110 record_buf[0] = reg_rt + AARCH64_V0_REGNUM;
4111 else
4112 record_buf[0] = reg_rt;
4113 aarch64_insn_r->reg_rec_count = 1;
4114 }
4115 }
4116 /* Load/store register (immediate and unprivileged) instructions. */
5d98d3cd
YQ		 4117 else if ((insn_bits24_27 & 0x0b) == 0x08 && insn_bits28_29 == 0x03
4118 && !insn_bit21)
99afc88b
OJ		 4119 {
4120 if (record_debug)
4121 {
b277c936
PL		 4122 debug_printf ("Process record: load/store "
4123 "(immediate and unprivileged)\n");
99afc88b
OJ		 4124 }
4125 opc = bits (aarch64_insn_r->aarch64_insn, 22, 23);
4126 if (!(opc >> 1))
4127 if (opc & 0x01)
4128 ld_flag = 0x01;
4129 else
4130 ld_flag = 0x0;
4131 else
4132 if (size_bits != 0x03)
4133 ld_flag = 0x01;
4134 else
4135 return AARCH64_RECORD_UNKNOWN;
4136
4137 if (!ld_flag)
4138 {
4139 uint16_t imm9_off;
4140 imm9_off = bits (aarch64_insn_r->aarch64_insn, 12, 20);
4141 offset = (imm9_off & 0x0100) ? (((~imm9_off) & 0x01ff) + 1) : imm9_off;
4142 datasize = 8 << size_bits;
4143 regcache_raw_read_unsigned (aarch64_insn_r->regcache, reg_rn,
4144 &address);
4145 if (insn_bits10_11 != 0x01)
4146 {
4147 if (imm9_off & 0x0100)
4148 address = address - offset;
4149 else
4150 address = address + offset;
4151 }
4152 record_buf_mem[0] = datasize >> 3;
4153 record_buf_mem[1] = address;
4154 aarch64_insn_r->mem_rec_count = 1;
4155 }
4156 else
4157 {
4158 if (vector_flag)
4159 record_buf[0] = reg_rt + AARCH64_V0_REGNUM;
4160 else
4161 record_buf[0] = reg_rt;
4162 aarch64_insn_r->reg_rec_count = 1;
4163 }
4164 if (insn_bits10_11 == 0x01 || insn_bits10_11 == 0x03)
4165 record_buf[aarch64_insn_r->reg_rec_count++] = reg_rn;
4166 }
4167 /* Advanced SIMD load/store instructions. */
4168 else
4169 return aarch64_record_asimd_load_store (aarch64_insn_r);
4170
4171 MEM_ALLOC (aarch64_insn_r->aarch64_mems, aarch64_insn_r->mem_rec_count,
4172 record_buf_mem);
4173 REG_ALLOC (aarch64_insn_r->aarch64_regs, aarch64_insn_r->reg_rec_count,
4174 record_buf);
4175 return AARCH64_RECORD_SUCCESS;
4176}
4177
4178/* Record handler for data processing SIMD and floating point instructions. */
4179
4180static unsigned int
4181aarch64_record_data_proc_simd_fp (insn_decode_record *aarch64_insn_r)
4182{
4183 uint8_t insn_bit21, opcode, rmode, reg_rd;
4184 uint8_t insn_bits24_27, insn_bits28_31, insn_bits10_11, insn_bits12_15;
4185 uint8_t insn_bits11_14;
4186 uint32_t record_buf[2];
4187
4188 insn_bits24_27 = bits (aarch64_insn_r->aarch64_insn, 24, 27);
4189 insn_bits28_31 = bits (aarch64_insn_r->aarch64_insn, 28, 31);
4190 insn_bits10_11 = bits (aarch64_insn_r->aarch64_insn, 10, 11);
4191 insn_bits12_15 = bits (aarch64_insn_r->aarch64_insn, 12, 15);
4192 insn_bits11_14 = bits (aarch64_insn_r->aarch64_insn, 11, 14);
4193 opcode = bits (aarch64_insn_r->aarch64_insn, 16, 18);
4194 rmode = bits (aarch64_insn_r->aarch64_insn, 19, 20);
4195 reg_rd = bits (aarch64_insn_r->aarch64_insn, 0, 4);
4196 insn_bit21 = bit (aarch64_insn_r->aarch64_insn, 21);
4197
4198 if (record_debug)
b277c936 4199 debug_printf ("Process record: data processing SIMD/FP: ");
99afc88b
OJ		 4200
4201 if ((insn_bits28_31 & 0x05) == 0x01 && insn_bits24_27 == 0x0e)
4202 {
4203 /* Floating point - fixed point conversion instructions. */
4204 if (!insn_bit21)
4205 {
4206 if (record_debug)
b277c936 4207 debug_printf ("FP - fixed point conversion");
99afc88b
OJ		 4208
4209 if ((opcode >> 1) == 0x0 && rmode == 0x03)
4210 record_buf[0] = reg_rd;
4211 else
4212 record_buf[0] = reg_rd + AARCH64_V0_REGNUM;
4213 }
4214 /* Floating point - conditional compare instructions. */
4215 else if (insn_bits10_11 == 0x01)
4216 {
4217 if (record_debug)
b277c936 4218 debug_printf ("FP - conditional compare");
99afc88b
OJ		 4219
4220 record_buf[0] = AARCH64_CPSR_REGNUM;
4221 }
4222 /* Floating point - data processing (2-source) and
4223 conditional select instructions. */
4224 else if (insn_bits10_11 == 0x02 || insn_bits10_11 == 0x03)
4225 {
4226 if (record_debug)
b277c936 4227 debug_printf ("FP - DP (2-source)");
99afc88b
OJ		 4228
4229 record_buf[0] = reg_rd + AARCH64_V0_REGNUM;
4230 }
4231 else if (insn_bits10_11 == 0x00)
4232 {
4233 /* Floating point - immediate instructions. */
4234 if ((insn_bits12_15 & 0x01) == 0x01
4235 || (insn_bits12_15 & 0x07) == 0x04)
4236 {
4237 if (record_debug)
b277c936 4238 debug_printf ("FP - immediate");
99afc88b
OJ		 4239 record_buf[0] = reg_rd + AARCH64_V0_REGNUM;
4240 }
4241 /* Floating point - compare instructions. */
4242 else if ((insn_bits12_15 & 0x03) == 0x02)
4243 {
4244 if (record_debug)
b277c936 4245 debug_printf ("FP - immediate");
99afc88b
OJ		 4246 record_buf[0] = AARCH64_CPSR_REGNUM;
4247 }
4248 /* Floating point - integer conversions instructions. */
f62fce35 4249 else if (insn_bits12_15 == 0x00)
99afc88b
OJ		 4250 {
4251 /* Convert float to integer instruction. */
4252 if (!(opcode >> 1) || ((opcode >> 1) == 0x02 && !rmode))
4253 {
4254 if (record_debug)
b277c936 4255 debug_printf ("float to int conversion");
99afc88b
OJ		 4256
4257 record_buf[0] = reg_rd + AARCH64_X0_REGNUM;
4258 }
4259 /* Convert integer to float instruction. */
4260 else if ((opcode >> 1) == 0x01 && !rmode)
4261 {
4262 if (record_debug)
b277c936 4263 debug_printf ("int to float conversion");
99afc88b
OJ		 4264
4265 record_buf[0] = reg_rd + AARCH64_V0_REGNUM;
4266 }
4267 /* Move float to integer instruction. */
4268 else if ((opcode >> 1) == 0x03)
4269 {
4270 if (record_debug)
b277c936 4271 debug_printf ("move float to int");
99afc88b
OJ		 4272
4273 if (!(opcode & 0x01))
4274 record_buf[0] = reg_rd + AARCH64_X0_REGNUM;
4275 else
4276 record_buf[0] = reg_rd + AARCH64_V0_REGNUM;
4277 }
f62fce35
YQ		 4278 else
4279 return AARCH64_RECORD_UNKNOWN;
99afc88b 4280 }
f62fce35
YQ		 4281 else
4282 return AARCH64_RECORD_UNKNOWN;
99afc88b 4283 }
f62fce35
YQ		 4284 else
4285 return AARCH64_RECORD_UNKNOWN;
99afc88b
OJ		 4286 }
4287 else if ((insn_bits28_31 & 0x09) == 0x00 && insn_bits24_27 == 0x0e)
4288 {
4289 if (record_debug)
b277c936 4290 debug_printf ("SIMD copy");
99afc88b
OJ		 4291
4292 /* Advanced SIMD copy instructions. */
4293 if (!bits (aarch64_insn_r->aarch64_insn, 21, 23)
4294 && !bit (aarch64_insn_r->aarch64_insn, 15)
4295 && bit (aarch64_insn_r->aarch64_insn, 10))
4296 {
4297 if (insn_bits11_14 == 0x05 || insn_bits11_14 == 0x07)
4298 record_buf[0] = reg_rd + AARCH64_X0_REGNUM;
4299 else
4300 record_buf[0] = reg_rd + AARCH64_V0_REGNUM;
4301 }
4302 else
4303 record_buf[0] = reg_rd + AARCH64_V0_REGNUM;
4304 }
4305 /* All remaining floating point or advanced SIMD instructions. */
4306 else
4307 {
4308 if (record_debug)
b277c936 4309 debug_printf ("all remain");
99afc88b
OJ		 4310
4311 record_buf[0] = reg_rd + AARCH64_V0_REGNUM;
4312 }
4313
4314 if (record_debug)
b277c936 4315 debug_printf ("\n");
99afc88b
OJ		 4316
4317 aarch64_insn_r->reg_rec_count++;
4318 gdb_assert (aarch64_insn_r->reg_rec_count == 1);
4319 REG_ALLOC (aarch64_insn_r->aarch64_regs, aarch64_insn_r->reg_rec_count,
4320 record_buf);
4321 return AARCH64_RECORD_SUCCESS;
4322}
4323
4324/* Decodes insns type and invokes its record handler. */
4325
4326static unsigned int
4327aarch64_record_decode_insn_handler (insn_decode_record *aarch64_insn_r)
4328{
4329 uint32_t ins_bit25, ins_bit26, ins_bit27, ins_bit28;
4330
4331 ins_bit25 = bit (aarch64_insn_r->aarch64_insn, 25);
4332 ins_bit26 = bit (aarch64_insn_r->aarch64_insn, 26);
4333 ins_bit27 = bit (aarch64_insn_r->aarch64_insn, 27);
4334 ins_bit28 = bit (aarch64_insn_r->aarch64_insn, 28);
4335
4336 /* Data processing - immediate instructions. */
4337 if (!ins_bit26 && !ins_bit27 && ins_bit28)
4338 return aarch64_record_data_proc_imm (aarch64_insn_r);
4339
4340 /* Branch, exception generation and system instructions. */
4341 if (ins_bit26 && !ins_bit27 && ins_bit28)
4342 return aarch64_record_branch_except_sys (aarch64_insn_r);
4343
4344 /* Load and store instructions. */
4345 if (!ins_bit25 && ins_bit27)
4346 return aarch64_record_load_store (aarch64_insn_r);
4347
4348 /* Data processing - register instructions. */
4349 if (ins_bit25 && !ins_bit26 && ins_bit27)
4350 return aarch64_record_data_proc_reg (aarch64_insn_r);
4351
4352 /* Data processing - SIMD and floating point instructions. */
4353 if (ins_bit25 && ins_bit26 && ins_bit27)
4354 return aarch64_record_data_proc_simd_fp (aarch64_insn_r);
4355
4356 return AARCH64_RECORD_UNSUPPORTED;
4357}
4358
4359/* Cleans up local record registers and memory allocations. */
4360
4361static void
4362deallocate_reg_mem (insn_decode_record *record)
4363{
4364 xfree (record->aarch64_regs);
4365 xfree (record->aarch64_mems);
4366}
4367
1e2b521d
YQ		 4368#if GDB_SELF_TEST
4369namespace selftests {
4370
4371static void
4372aarch64_process_record_test (void)
4373{
4374 struct gdbarch_info info;
4375 uint32_t ret;
4376
4377 gdbarch_info_init (&info);
4378 info.bfd_arch_info = bfd_scan_arch ("aarch64");
4379
4380 struct gdbarch *gdbarch = gdbarch_find_by_info (info);
4381 SELF_CHECK (gdbarch != NULL);
4382
4383 insn_decode_record aarch64_record;
4384
4385 memset (&aarch64_record, 0, sizeof (insn_decode_record));
4386 aarch64_record.regcache = NULL;
4387 aarch64_record.this_addr = 0;
4388 aarch64_record.gdbarch = gdbarch;
4389
4390 /* 20 00 80 f9 prfm pldl1keep, [x1] */
4391 aarch64_record.aarch64_insn = 0xf9800020;
4392 ret = aarch64_record_decode_insn_handler (&aarch64_record);
4393 SELF_CHECK (ret == AARCH64_RECORD_SUCCESS);
4394 SELF_CHECK (aarch64_record.reg_rec_count == 0);
4395 SELF_CHECK (aarch64_record.mem_rec_count == 0);
4396
4397 deallocate_reg_mem (&aarch64_record);
4398}
4399
4400} // namespace selftests
4401#endif /* GDB_SELF_TEST */
4402
99afc88b
OJ		 4403/* Parse the current instruction and record the values of the registers and
4404 memory that will be changed in current instruction to record_arch_list
4405 return -1 if something is wrong. */
4406
4407int
4408aarch64_process_record (struct gdbarch *gdbarch, struct regcache *regcache,
4409 CORE_ADDR insn_addr)
4410{
4411 uint32_t rec_no = 0;
4412 uint8_t insn_size = 4;
4413 uint32_t ret = 0;
99afc88b
OJ		 4414 gdb_byte buf[insn_size];
4415 insn_decode_record aarch64_record;
4416
4417 memset (&buf[0], 0, insn_size);
4418 memset (&aarch64_record, 0, sizeof (insn_decode_record));
4419 target_read_memory (insn_addr, &buf[0], insn_size);
4420 aarch64_record.aarch64_insn
4421 = (uint32_t) extract_unsigned_integer (&buf[0],
4422 insn_size,
4423 gdbarch_byte_order (gdbarch));
4424 aarch64_record.regcache = regcache;
4425 aarch64_record.this_addr = insn_addr;
4426 aarch64_record.gdbarch = gdbarch;
4427
4428 ret = aarch64_record_decode_insn_handler (&aarch64_record);
4429 if (ret == AARCH64_RECORD_UNSUPPORTED)
4430 {
4431 printf_unfiltered (_("Process record does not support instruction "
4432 "0x%0x at address %s.\n"),
4433 aarch64_record.aarch64_insn,
4434 paddress (gdbarch, insn_addr));
4435 ret = -1;
4436 }
4437
4438 if (0 == ret)
4439 {
4440 /* Record registers. */
4441 record_full_arch_list_add_reg (aarch64_record.regcache,
4442 AARCH64_PC_REGNUM);
4443 /* Always record register CPSR. */
4444 record_full_arch_list_add_reg (aarch64_record.regcache,
4445 AARCH64_CPSR_REGNUM);
4446 if (aarch64_record.aarch64_regs)
4447 for (rec_no = 0; rec_no < aarch64_record.reg_rec_count; rec_no++)
4448 if (record_full_arch_list_add_reg (aarch64_record.regcache,
4449 aarch64_record.aarch64_regs[rec_no]))
4450 ret = -1;
4451
4452 /* Record memories. */
4453 if (aarch64_record.aarch64_mems)
4454 for (rec_no = 0; rec_no < aarch64_record.mem_rec_count; rec_no++)
4455 if (record_full_arch_list_add_mem
4456 ((CORE_ADDR)aarch64_record.aarch64_mems[rec_no].addr,
4457 aarch64_record.aarch64_mems[rec_no].len))
4458 ret = -1;
4459
4460 if (record_full_arch_list_add_end ())
4461 ret = -1;
4462 }
4463
4464 deallocate_reg_mem (&aarch64_record);
4465 return ret;
4466}
GDB Binutils - Deliverables
This page took 0.615907 seconds and 4 git commands to generate.