Commit | Line | Data |
---|---|---|
ed9a39eb | 1 | /* Common target dependent code for GDB on ARM systems. |
0fd88904 | 2 | |
ecd75fc8 | 3 | Copyright (C) 1988-2014 Free Software Foundation, Inc. |
c906108c | 4 | |
c5aa993b | 5 | This file is part of GDB. |
c906108c | 6 | |
c5aa993b JM |
7 | This program is free software; you can redistribute it and/or modify |
8 | it under the terms of the GNU General Public License as published by | |
a9762ec7 | 9 | the Free Software Foundation; either version 3 of the License, or |
c5aa993b | 10 | (at your option) any later version. |
c906108c | 11 | |
c5aa993b JM |
12 | This program is distributed in the hope that it will be useful, |
13 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | GNU General Public License for more details. | |
c906108c | 16 | |
c5aa993b | 17 | You should have received a copy of the GNU General Public License |
a9762ec7 | 18 | along with this program. If not, see <http://www.gnu.org/licenses/>. */ |
c906108c | 19 | |
0baeab03 PA |
20 | #include "defs.h" |
21 | ||
0963b4bd | 22 | #include <ctype.h> /* XXX for isupper (). */ |
34e8f22d | 23 | |
c906108c SS |
24 | #include "frame.h" |
25 | #include "inferior.h" | |
45741a9c | 26 | #include "infrun.h" |
c906108c SS |
27 | #include "gdbcmd.h" |
28 | #include "gdbcore.h" | |
0963b4bd | 29 | #include "dis-asm.h" /* For register styles. */ |
4e052eda | 30 | #include "regcache.h" |
54483882 | 31 | #include "reggroups.h" |
d16aafd8 | 32 | #include "doublest.h" |
fd0407d6 | 33 | #include "value.h" |
34e8f22d | 34 | #include "arch-utils.h" |
4be87837 | 35 | #include "osabi.h" |
eb5492fa DJ |
36 | #include "frame-unwind.h" |
37 | #include "frame-base.h" | |
38 | #include "trad-frame.h" | |
842e1f1e DJ |
39 | #include "objfiles.h" |
40 | #include "dwarf2-frame.h" | |
e4c16157 | 41 | #include "gdbtypes.h" |
29d73ae4 | 42 | #include "prologue-value.h" |
25f8c692 | 43 | #include "remote.h" |
123dc839 DJ |
44 | #include "target-descriptions.h" |
45 | #include "user-regs.h" | |
0e9e9abd | 46 | #include "observer.h" |
34e8f22d RE |
47 | |
48 | #include "arm-tdep.h" | |
26216b98 | 49 | #include "gdb/sim-arm.h" |
34e8f22d | 50 | |
082fc60d RE |
51 | #include "elf-bfd.h" |
52 | #include "coff/internal.h" | |
97e03143 | 53 | #include "elf/arm.h" |
c906108c | 54 | |
60c5725c | 55 | #include "vec.h" |
26216b98 | 56 | |
72508ac0 | 57 | #include "record.h" |
d02ed0bb | 58 | #include "record-full.h" |
72508ac0 | 59 | |
9779414d | 60 | #include "features/arm-with-m.c" |
25f8c692 | 61 | #include "features/arm-with-m-fpa-layout.c" |
3184d3f9 | 62 | #include "features/arm-with-m-vfp-d16.c" |
ef7e8358 UW |
63 | #include "features/arm-with-iwmmxt.c" |
64 | #include "features/arm-with-vfpv2.c" | |
65 | #include "features/arm-with-vfpv3.c" | |
66 | #include "features/arm-with-neon.c" | |
9779414d | 67 | |
6529d2dd AC |
68 | static int arm_debug; |
69 | ||
082fc60d RE |
70 | /* Macros for setting and testing a bit in a minimal symbol that marks |
71 | it as Thumb function. The MSB of the minimal symbol's "info" field | |
f594e5e9 | 72 | is used for this purpose. |
082fc60d RE |
73 | |
74 | MSYMBOL_SET_SPECIAL Actually sets the "special" bit. | |
f594e5e9 | 75 | MSYMBOL_IS_SPECIAL Tests the "special" bit in a minimal symbol. */ |
082fc60d | 76 | |
0963b4bd | 77 | #define MSYMBOL_SET_SPECIAL(msym) \ |
b887350f | 78 | MSYMBOL_TARGET_FLAG_1 (msym) = 1 |
082fc60d RE |
79 | |
80 | #define MSYMBOL_IS_SPECIAL(msym) \ | |
b887350f | 81 | MSYMBOL_TARGET_FLAG_1 (msym) |
082fc60d | 82 | |
60c5725c DJ |
83 | /* Per-objfile data used for mapping symbols. */ |
84 | static const struct objfile_data *arm_objfile_data_key; | |
85 | ||
86 | struct arm_mapping_symbol | |
87 | { | |
88 | bfd_vma value; | |
89 | char type; | |
90 | }; | |
91 | typedef struct arm_mapping_symbol arm_mapping_symbol_s; | |
92 | DEF_VEC_O(arm_mapping_symbol_s); | |
93 | ||
94 | struct arm_per_objfile | |
95 | { | |
96 | VEC(arm_mapping_symbol_s) **section_maps; | |
97 | }; | |
98 | ||
afd7eef0 RE |
99 | /* The list of available "set arm ..." and "show arm ..." commands. */ |
100 | static struct cmd_list_element *setarmcmdlist = NULL; | |
101 | static struct cmd_list_element *showarmcmdlist = NULL; | |
102 | ||
fd50bc42 RE |
103 | /* The type of floating-point to use. Keep this in sync with enum |
104 | arm_float_model, and the help string in _initialize_arm_tdep. */ | |
40478521 | 105 | static const char *const fp_model_strings[] = |
fd50bc42 RE |
106 | { |
107 | "auto", | |
108 | "softfpa", | |
109 | "fpa", | |
110 | "softvfp", | |
28e97307 DJ |
111 | "vfp", |
112 | NULL | |
fd50bc42 RE |
113 | }; |
114 | ||
115 | /* A variable that can be configured by the user. */ | |
116 | static enum arm_float_model arm_fp_model = ARM_FLOAT_AUTO; | |
117 | static const char *current_fp_model = "auto"; | |
118 | ||
28e97307 | 119 | /* The ABI to use. Keep this in sync with arm_abi_kind. */ |
40478521 | 120 | static const char *const arm_abi_strings[] = |
28e97307 DJ |
121 | { |
122 | "auto", | |
123 | "APCS", | |
124 | "AAPCS", | |
125 | NULL | |
126 | }; | |
127 | ||
128 | /* A variable that can be configured by the user. */ | |
129 | static enum arm_abi_kind arm_abi_global = ARM_ABI_AUTO; | |
130 | static const char *arm_abi_string = "auto"; | |
131 | ||
0428b8f5 | 132 | /* The execution mode to assume. */ |
40478521 | 133 | static const char *const arm_mode_strings[] = |
0428b8f5 DJ |
134 | { |
135 | "auto", | |
136 | "arm", | |
68770265 MGD |
137 | "thumb", |
138 | NULL | |
0428b8f5 DJ |
139 | }; |
140 | ||
141 | static const char *arm_fallback_mode_string = "auto"; | |
142 | static const char *arm_force_mode_string = "auto"; | |
143 | ||
18819fa6 UW |
144 | /* Internal override of the execution mode. -1 means no override, |
145 | 0 means override to ARM mode, 1 means override to Thumb mode. | |
146 | The effect is the same as if arm_force_mode has been set by the | |
147 | user (except the internal override has precedence over a user's | |
148 | arm_force_mode override). */ | |
149 | static int arm_override_mode = -1; | |
150 | ||
94c30b78 | 151 | /* Number of different reg name sets (options). */ |
afd7eef0 | 152 | static int num_disassembly_options; |
bc90b915 | 153 | |
f32bf4a4 YQ |
154 | /* The standard register names, and all the valid aliases for them. Note |
155 | that `fp', `sp' and `pc' are not added in this alias list, because they | |
156 | have been added as builtin user registers in | |
157 | std-regs.c:_initialize_frame_reg. */ | |
123dc839 DJ |
158 | static const struct |
159 | { | |
160 | const char *name; | |
161 | int regnum; | |
162 | } arm_register_aliases[] = { | |
163 | /* Basic register numbers. */ | |
164 | { "r0", 0 }, | |
165 | { "r1", 1 }, | |
166 | { "r2", 2 }, | |
167 | { "r3", 3 }, | |
168 | { "r4", 4 }, | |
169 | { "r5", 5 }, | |
170 | { "r6", 6 }, | |
171 | { "r7", 7 }, | |
172 | { "r8", 8 }, | |
173 | { "r9", 9 }, | |
174 | { "r10", 10 }, | |
175 | { "r11", 11 }, | |
176 | { "r12", 12 }, | |
177 | { "r13", 13 }, | |
178 | { "r14", 14 }, | |
179 | { "r15", 15 }, | |
180 | /* Synonyms (argument and variable registers). */ | |
181 | { "a1", 0 }, | |
182 | { "a2", 1 }, | |
183 | { "a3", 2 }, | |
184 | { "a4", 3 }, | |
185 | { "v1", 4 }, | |
186 | { "v2", 5 }, | |
187 | { "v3", 6 }, | |
188 | { "v4", 7 }, | |
189 | { "v5", 8 }, | |
190 | { "v6", 9 }, | |
191 | { "v7", 10 }, | |
192 | { "v8", 11 }, | |
193 | /* Other platform-specific names for r9. */ | |
194 | { "sb", 9 }, | |
195 | { "tr", 9 }, | |
196 | /* Special names. */ | |
197 | { "ip", 12 }, | |
123dc839 | 198 | { "lr", 14 }, |
123dc839 DJ |
199 | /* Names used by GCC (not listed in the ARM EABI). */ |
200 | { "sl", 10 }, | |
123dc839 DJ |
201 | /* A special name from the older ATPCS. */ |
202 | { "wr", 7 }, | |
203 | }; | |
bc90b915 | 204 | |
123dc839 | 205 | static const char *const arm_register_names[] = |
da59e081 JM |
206 | {"r0", "r1", "r2", "r3", /* 0 1 2 3 */ |
207 | "r4", "r5", "r6", "r7", /* 4 5 6 7 */ | |
208 | "r8", "r9", "r10", "r11", /* 8 9 10 11 */ | |
209 | "r12", "sp", "lr", "pc", /* 12 13 14 15 */ | |
210 | "f0", "f1", "f2", "f3", /* 16 17 18 19 */ | |
211 | "f4", "f5", "f6", "f7", /* 20 21 22 23 */ | |
94c30b78 | 212 | "fps", "cpsr" }; /* 24 25 */ |
ed9a39eb | 213 | |
afd7eef0 RE |
214 | /* Valid register name styles. */ |
215 | static const char **valid_disassembly_styles; | |
ed9a39eb | 216 | |
afd7eef0 RE |
217 | /* Disassembly style to use. Default to "std" register names. */ |
218 | static const char *disassembly_style; | |
96baa820 | 219 | |
ed9a39eb | 220 | /* This is used to keep the bfd arch_info in sync with the disassembly |
afd7eef0 RE |
221 | style. */ |
222 | static void set_disassembly_style_sfunc(char *, int, | |
ed9a39eb | 223 | struct cmd_list_element *); |
afd7eef0 | 224 | static void set_disassembly_style (void); |
ed9a39eb | 225 | |
b508a996 | 226 | static void convert_from_extended (const struct floatformat *, const void *, |
be8626e0 | 227 | void *, int); |
b508a996 | 228 | static void convert_to_extended (const struct floatformat *, void *, |
be8626e0 | 229 | const void *, int); |
ed9a39eb | 230 | |
05d1431c PA |
231 | static enum register_status arm_neon_quad_read (struct gdbarch *gdbarch, |
232 | struct regcache *regcache, | |
233 | int regnum, gdb_byte *buf); | |
58d6951d DJ |
234 | static void arm_neon_quad_write (struct gdbarch *gdbarch, |
235 | struct regcache *regcache, | |
236 | int regnum, const gdb_byte *buf); | |
237 | ||
db24da6d YQ |
238 | static int thumb_insn_size (unsigned short inst1); |
239 | ||
9b8d791a | 240 | struct arm_prologue_cache |
c3b4394c | 241 | { |
eb5492fa DJ |
242 | /* The stack pointer at the time this frame was created; i.e. the |
243 | caller's stack pointer when this function was called. It is used | |
244 | to identify this frame. */ | |
245 | CORE_ADDR prev_sp; | |
246 | ||
4be43953 DJ |
247 | /* The frame base for this frame is just prev_sp - frame size. |
248 | FRAMESIZE is the distance from the frame pointer to the | |
249 | initial stack pointer. */ | |
eb5492fa | 250 | |
c3b4394c | 251 | int framesize; |
eb5492fa DJ |
252 | |
253 | /* The register used to hold the frame pointer for this frame. */ | |
c3b4394c | 254 | int framereg; |
eb5492fa DJ |
255 | |
256 | /* Saved register offsets. */ | |
257 | struct trad_frame_saved_reg *saved_regs; | |
c3b4394c | 258 | }; |
ed9a39eb | 259 | |
0d39a070 DJ |
260 | static CORE_ADDR arm_analyze_prologue (struct gdbarch *gdbarch, |
261 | CORE_ADDR prologue_start, | |
262 | CORE_ADDR prologue_end, | |
263 | struct arm_prologue_cache *cache); | |
264 | ||
cca44b1b JB |
265 | /* Architecture version for displaced stepping. This effects the behaviour of |
266 | certain instructions, and really should not be hard-wired. */ | |
267 | ||
268 | #define DISPLACED_STEPPING_ARCH_VERSION 5 | |
269 | ||
bc90b915 FN |
270 | /* Addresses for calling Thumb functions have the bit 0 set. |
271 | Here are some macros to test, set, or clear bit 0 of addresses. */ | |
272 | #define IS_THUMB_ADDR(addr) ((addr) & 1) | |
273 | #define MAKE_THUMB_ADDR(addr) ((addr) | 1) | |
274 | #define UNMAKE_THUMB_ADDR(addr) ((addr) & ~1) | |
275 | ||
94c30b78 | 276 | /* Set to true if the 32-bit mode is in use. */ |
c906108c SS |
277 | |
278 | int arm_apcs_32 = 1; | |
279 | ||
9779414d DJ |
280 | /* Return the bit mask in ARM_PS_REGNUM that indicates Thumb mode. */ |
281 | ||
478fd957 | 282 | int |
9779414d DJ |
283 | arm_psr_thumb_bit (struct gdbarch *gdbarch) |
284 | { | |
285 | if (gdbarch_tdep (gdbarch)->is_m) | |
286 | return XPSR_T; | |
287 | else | |
288 | return CPSR_T; | |
289 | } | |
290 | ||
b39cc962 DJ |
291 | /* Determine if FRAME is executing in Thumb mode. */ |
292 | ||
25b41d01 | 293 | int |
b39cc962 DJ |
294 | arm_frame_is_thumb (struct frame_info *frame) |
295 | { | |
296 | CORE_ADDR cpsr; | |
9779414d | 297 | ULONGEST t_bit = arm_psr_thumb_bit (get_frame_arch (frame)); |
b39cc962 DJ |
298 | |
299 | /* Every ARM frame unwinder can unwind the T bit of the CPSR, either | |
300 | directly (from a signal frame or dummy frame) or by interpreting | |
301 | the saved LR (from a prologue or DWARF frame). So consult it and | |
302 | trust the unwinders. */ | |
303 | cpsr = get_frame_register_unsigned (frame, ARM_PS_REGNUM); | |
304 | ||
9779414d | 305 | return (cpsr & t_bit) != 0; |
b39cc962 DJ |
306 | } |
307 | ||
60c5725c DJ |
308 | /* Callback for VEC_lower_bound. */ |
309 | ||
310 | static inline int | |
311 | arm_compare_mapping_symbols (const struct arm_mapping_symbol *lhs, | |
312 | const struct arm_mapping_symbol *rhs) | |
313 | { | |
314 | return lhs->value < rhs->value; | |
315 | } | |
316 | ||
f9d67f43 DJ |
317 | /* Search for the mapping symbol covering MEMADDR. If one is found, |
318 | return its type. Otherwise, return 0. If START is non-NULL, | |
319 | set *START to the location of the mapping symbol. */ | |
c906108c | 320 | |
f9d67f43 DJ |
321 | static char |
322 | arm_find_mapping_symbol (CORE_ADDR memaddr, CORE_ADDR *start) | |
c906108c | 323 | { |
60c5725c | 324 | struct obj_section *sec; |
0428b8f5 | 325 | |
60c5725c DJ |
326 | /* If there are mapping symbols, consult them. */ |
327 | sec = find_pc_section (memaddr); | |
328 | if (sec != NULL) | |
329 | { | |
330 | struct arm_per_objfile *data; | |
331 | VEC(arm_mapping_symbol_s) *map; | |
aded6f54 PA |
332 | struct arm_mapping_symbol map_key = { memaddr - obj_section_addr (sec), |
333 | 0 }; | |
60c5725c DJ |
334 | unsigned int idx; |
335 | ||
336 | data = objfile_data (sec->objfile, arm_objfile_data_key); | |
337 | if (data != NULL) | |
338 | { | |
339 | map = data->section_maps[sec->the_bfd_section->index]; | |
340 | if (!VEC_empty (arm_mapping_symbol_s, map)) | |
341 | { | |
342 | struct arm_mapping_symbol *map_sym; | |
343 | ||
344 | idx = VEC_lower_bound (arm_mapping_symbol_s, map, &map_key, | |
345 | arm_compare_mapping_symbols); | |
346 | ||
347 | /* VEC_lower_bound finds the earliest ordered insertion | |
348 | point. If the following symbol starts at this exact | |
349 | address, we use that; otherwise, the preceding | |
350 | mapping symbol covers this address. */ | |
351 | if (idx < VEC_length (arm_mapping_symbol_s, map)) | |
352 | { | |
353 | map_sym = VEC_index (arm_mapping_symbol_s, map, idx); | |
354 | if (map_sym->value == map_key.value) | |
f9d67f43 DJ |
355 | { |
356 | if (start) | |
357 | *start = map_sym->value + obj_section_addr (sec); | |
358 | return map_sym->type; | |
359 | } | |
60c5725c DJ |
360 | } |
361 | ||
362 | if (idx > 0) | |
363 | { | |
364 | map_sym = VEC_index (arm_mapping_symbol_s, map, idx - 1); | |
f9d67f43 DJ |
365 | if (start) |
366 | *start = map_sym->value + obj_section_addr (sec); | |
367 | return map_sym->type; | |
60c5725c DJ |
368 | } |
369 | } | |
370 | } | |
371 | } | |
372 | ||
f9d67f43 DJ |
373 | return 0; |
374 | } | |
375 | ||
376 | /* Determine if the program counter specified in MEMADDR is in a Thumb | |
377 | function. This function should be called for addresses unrelated to | |
378 | any executing frame; otherwise, prefer arm_frame_is_thumb. */ | |
379 | ||
e3039479 | 380 | int |
9779414d | 381 | arm_pc_is_thumb (struct gdbarch *gdbarch, CORE_ADDR memaddr) |
f9d67f43 | 382 | { |
7cbd4a93 | 383 | struct bound_minimal_symbol sym; |
f9d67f43 | 384 | char type; |
a42244db YQ |
385 | struct displaced_step_closure* dsc |
386 | = get_displaced_step_closure_by_addr(memaddr); | |
387 | ||
388 | /* If checking the mode of displaced instruction in copy area, the mode | |
389 | should be determined by instruction on the original address. */ | |
390 | if (dsc) | |
391 | { | |
392 | if (debug_displaced) | |
393 | fprintf_unfiltered (gdb_stdlog, | |
394 | "displaced: check mode of %.8lx instead of %.8lx\n", | |
395 | (unsigned long) dsc->insn_addr, | |
396 | (unsigned long) memaddr); | |
397 | memaddr = dsc->insn_addr; | |
398 | } | |
f9d67f43 DJ |
399 | |
400 | /* If bit 0 of the address is set, assume this is a Thumb address. */ | |
401 | if (IS_THUMB_ADDR (memaddr)) | |
402 | return 1; | |
403 | ||
18819fa6 UW |
404 | /* Respect internal mode override if active. */ |
405 | if (arm_override_mode != -1) | |
406 | return arm_override_mode; | |
407 | ||
f9d67f43 DJ |
408 | /* If the user wants to override the symbol table, let him. */ |
409 | if (strcmp (arm_force_mode_string, "arm") == 0) | |
410 | return 0; | |
411 | if (strcmp (arm_force_mode_string, "thumb") == 0) | |
412 | return 1; | |
413 | ||
9779414d DJ |
414 | /* ARM v6-M and v7-M are always in Thumb mode. */ |
415 | if (gdbarch_tdep (gdbarch)->is_m) | |
416 | return 1; | |
417 | ||
f9d67f43 DJ |
418 | /* If there are mapping symbols, consult them. */ |
419 | type = arm_find_mapping_symbol (memaddr, NULL); | |
420 | if (type) | |
421 | return type == 't'; | |
422 | ||
ed9a39eb | 423 | /* Thumb functions have a "special" bit set in minimal symbols. */ |
c906108c | 424 | sym = lookup_minimal_symbol_by_pc (memaddr); |
7cbd4a93 TT |
425 | if (sym.minsym) |
426 | return (MSYMBOL_IS_SPECIAL (sym.minsym)); | |
0428b8f5 DJ |
427 | |
428 | /* If the user wants to override the fallback mode, let them. */ | |
429 | if (strcmp (arm_fallback_mode_string, "arm") == 0) | |
430 | return 0; | |
431 | if (strcmp (arm_fallback_mode_string, "thumb") == 0) | |
432 | return 1; | |
433 | ||
434 | /* If we couldn't find any symbol, but we're talking to a running | |
435 | target, then trust the current value of $cpsr. This lets | |
436 | "display/i $pc" always show the correct mode (though if there is | |
437 | a symbol table we will not reach here, so it still may not be | |
18819fa6 | 438 | displayed in the mode it will be executed). */ |
0428b8f5 | 439 | if (target_has_registers) |
18819fa6 | 440 | return arm_frame_is_thumb (get_current_frame ()); |
0428b8f5 DJ |
441 | |
442 | /* Otherwise we're out of luck; we assume ARM. */ | |
443 | return 0; | |
c906108c SS |
444 | } |
445 | ||
181c1381 | 446 | /* Remove useless bits from addresses in a running program. */ |
34e8f22d | 447 | static CORE_ADDR |
24568a2c | 448 | arm_addr_bits_remove (struct gdbarch *gdbarch, CORE_ADDR val) |
c906108c | 449 | { |
2ae28aa9 YQ |
450 | /* On M-profile devices, do not strip the low bit from EXC_RETURN |
451 | (the magic exception return address). */ | |
452 | if (gdbarch_tdep (gdbarch)->is_m | |
453 | && (val & 0xfffffff0) == 0xfffffff0) | |
454 | return val; | |
455 | ||
a3a2ee65 | 456 | if (arm_apcs_32) |
dd6be234 | 457 | return UNMAKE_THUMB_ADDR (val); |
c906108c | 458 | else |
a3a2ee65 | 459 | return (val & 0x03fffffc); |
c906108c SS |
460 | } |
461 | ||
0d39a070 | 462 | /* Return 1 if PC is the start of a compiler helper function which |
e0634ccf UW |
463 | can be safely ignored during prologue skipping. IS_THUMB is true |
464 | if the function is known to be a Thumb function due to the way it | |
465 | is being called. */ | |
0d39a070 | 466 | static int |
e0634ccf | 467 | skip_prologue_function (struct gdbarch *gdbarch, CORE_ADDR pc, int is_thumb) |
0d39a070 | 468 | { |
e0634ccf | 469 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); |
7cbd4a93 | 470 | struct bound_minimal_symbol msym; |
0d39a070 DJ |
471 | |
472 | msym = lookup_minimal_symbol_by_pc (pc); | |
7cbd4a93 | 473 | if (msym.minsym != NULL |
77e371c0 | 474 | && BMSYMBOL_VALUE_ADDRESS (msym) == pc |
efd66ac6 | 475 | && MSYMBOL_LINKAGE_NAME (msym.minsym) != NULL) |
e0634ccf | 476 | { |
efd66ac6 | 477 | const char *name = MSYMBOL_LINKAGE_NAME (msym.minsym); |
0d39a070 | 478 | |
e0634ccf UW |
479 | /* The GNU linker's Thumb call stub to foo is named |
480 | __foo_from_thumb. */ | |
481 | if (strstr (name, "_from_thumb") != NULL) | |
482 | name += 2; | |
0d39a070 | 483 | |
e0634ccf UW |
484 | /* On soft-float targets, __truncdfsf2 is called to convert promoted |
485 | arguments to their argument types in non-prototyped | |
486 | functions. */ | |
487 | if (strncmp (name, "__truncdfsf2", strlen ("__truncdfsf2")) == 0) | |
488 | return 1; | |
489 | if (strncmp (name, "__aeabi_d2f", strlen ("__aeabi_d2f")) == 0) | |
490 | return 1; | |
0d39a070 | 491 | |
e0634ccf UW |
492 | /* Internal functions related to thread-local storage. */ |
493 | if (strncmp (name, "__tls_get_addr", strlen ("__tls_get_addr")) == 0) | |
494 | return 1; | |
495 | if (strncmp (name, "__aeabi_read_tp", strlen ("__aeabi_read_tp")) == 0) | |
496 | return 1; | |
497 | } | |
498 | else | |
499 | { | |
500 | /* If we run against a stripped glibc, we may be unable to identify | |
501 | special functions by name. Check for one important case, | |
502 | __aeabi_read_tp, by comparing the *code* against the default | |
503 | implementation (this is hand-written ARM assembler in glibc). */ | |
504 | ||
505 | if (!is_thumb | |
506 | && read_memory_unsigned_integer (pc, 4, byte_order_for_code) | |
507 | == 0xe3e00a0f /* mov r0, #0xffff0fff */ | |
508 | && read_memory_unsigned_integer (pc + 4, 4, byte_order_for_code) | |
509 | == 0xe240f01f) /* sub pc, r0, #31 */ | |
510 | return 1; | |
511 | } | |
ec3d575a | 512 | |
0d39a070 DJ |
513 | return 0; |
514 | } | |
515 | ||
516 | /* Support routines for instruction parsing. */ | |
517 | #define submask(x) ((1L << ((x) + 1)) - 1) | |
518 | #define bit(obj,st) (((obj) >> (st)) & 1) | |
519 | #define bits(obj,st,fn) (((obj) >> (st)) & submask ((fn) - (st))) | |
520 | #define sbits(obj,st,fn) \ | |
521 | ((long) (bits(obj,st,fn) | ((long) bit(obj,fn) * ~ submask (fn - st)))) | |
522 | #define BranchDest(addr,instr) \ | |
9991b207 | 523 | ((CORE_ADDR) (((unsigned long) (addr)) + 8 + (sbits (instr, 0, 23) << 2))) |
0d39a070 | 524 | |
621c6d5b YQ |
525 | /* Extract the immediate from instruction movw/movt of encoding T. INSN1 is |
526 | the first 16-bit of instruction, and INSN2 is the second 16-bit of | |
527 | instruction. */ | |
528 | #define EXTRACT_MOVW_MOVT_IMM_T(insn1, insn2) \ | |
529 | ((bits ((insn1), 0, 3) << 12) \ | |
530 | | (bits ((insn1), 10, 10) << 11) \ | |
531 | | (bits ((insn2), 12, 14) << 8) \ | |
532 | | bits ((insn2), 0, 7)) | |
533 | ||
534 | /* Extract the immediate from instruction movw/movt of encoding A. INSN is | |
535 | the 32-bit instruction. */ | |
536 | #define EXTRACT_MOVW_MOVT_IMM_A(insn) \ | |
537 | ((bits ((insn), 16, 19) << 12) \ | |
538 | | bits ((insn), 0, 11)) | |
539 | ||
ec3d575a UW |
540 | /* Decode immediate value; implements ThumbExpandImmediate pseudo-op. */ |
541 | ||
542 | static unsigned int | |
543 | thumb_expand_immediate (unsigned int imm) | |
544 | { | |
545 | unsigned int count = imm >> 7; | |
546 | ||
547 | if (count < 8) | |
548 | switch (count / 2) | |
549 | { | |
550 | case 0: | |
551 | return imm & 0xff; | |
552 | case 1: | |
553 | return (imm & 0xff) | ((imm & 0xff) << 16); | |
554 | case 2: | |
555 | return ((imm & 0xff) << 8) | ((imm & 0xff) << 24); | |
556 | case 3: | |
557 | return (imm & 0xff) | ((imm & 0xff) << 8) | |
558 | | ((imm & 0xff) << 16) | ((imm & 0xff) << 24); | |
559 | } | |
560 | ||
561 | return (0x80 | (imm & 0x7f)) << (32 - count); | |
562 | } | |
563 | ||
564 | /* Return 1 if the 16-bit Thumb instruction INST might change | |
565 | control flow, 0 otherwise. */ | |
566 | ||
567 | static int | |
568 | thumb_instruction_changes_pc (unsigned short inst) | |
569 | { | |
570 | if ((inst & 0xff00) == 0xbd00) /* pop {rlist, pc} */ | |
571 | return 1; | |
572 | ||
573 | if ((inst & 0xf000) == 0xd000) /* conditional branch */ | |
574 | return 1; | |
575 | ||
576 | if ((inst & 0xf800) == 0xe000) /* unconditional branch */ | |
577 | return 1; | |
578 | ||
579 | if ((inst & 0xff00) == 0x4700) /* bx REG, blx REG */ | |
580 | return 1; | |
581 | ||
ad8b5167 UW |
582 | if ((inst & 0xff87) == 0x4687) /* mov pc, REG */ |
583 | return 1; | |
584 | ||
ec3d575a UW |
585 | if ((inst & 0xf500) == 0xb100) /* CBNZ or CBZ. */ |
586 | return 1; | |
587 | ||
588 | return 0; | |
589 | } | |
590 | ||
591 | /* Return 1 if the 32-bit Thumb instruction in INST1 and INST2 | |
592 | might change control flow, 0 otherwise. */ | |
593 | ||
594 | static int | |
595 | thumb2_instruction_changes_pc (unsigned short inst1, unsigned short inst2) | |
596 | { | |
597 | if ((inst1 & 0xf800) == 0xf000 && (inst2 & 0x8000) == 0x8000) | |
598 | { | |
599 | /* Branches and miscellaneous control instructions. */ | |
600 | ||
601 | if ((inst2 & 0x1000) != 0 || (inst2 & 0xd001) == 0xc000) | |
602 | { | |
603 | /* B, BL, BLX. */ | |
604 | return 1; | |
605 | } | |
606 | else if (inst1 == 0xf3de && (inst2 & 0xff00) == 0x3f00) | |
607 | { | |
608 | /* SUBS PC, LR, #imm8. */ | |
609 | return 1; | |
610 | } | |
611 | else if ((inst2 & 0xd000) == 0x8000 && (inst1 & 0x0380) != 0x0380) | |
612 | { | |
613 | /* Conditional branch. */ | |
614 | return 1; | |
615 | } | |
616 | ||
617 | return 0; | |
618 | } | |
619 | ||
620 | if ((inst1 & 0xfe50) == 0xe810) | |
621 | { | |
622 | /* Load multiple or RFE. */ | |
623 | ||
624 | if (bit (inst1, 7) && !bit (inst1, 8)) | |
625 | { | |
626 | /* LDMIA or POP */ | |
627 | if (bit (inst2, 15)) | |
628 | return 1; | |
629 | } | |
630 | else if (!bit (inst1, 7) && bit (inst1, 8)) | |
631 | { | |
632 | /* LDMDB */ | |
633 | if (bit (inst2, 15)) | |
634 | return 1; | |
635 | } | |
636 | else if (bit (inst1, 7) && bit (inst1, 8)) | |
637 | { | |
638 | /* RFEIA */ | |
639 | return 1; | |
640 | } | |
641 | else if (!bit (inst1, 7) && !bit (inst1, 8)) | |
642 | { | |
643 | /* RFEDB */ | |
644 | return 1; | |
645 | } | |
646 | ||
647 | return 0; | |
648 | } | |
649 | ||
650 | if ((inst1 & 0xffef) == 0xea4f && (inst2 & 0xfff0) == 0x0f00) | |
651 | { | |
652 | /* MOV PC or MOVS PC. */ | |
653 | return 1; | |
654 | } | |
655 | ||
656 | if ((inst1 & 0xff70) == 0xf850 && (inst2 & 0xf000) == 0xf000) | |
657 | { | |
658 | /* LDR PC. */ | |
659 | if (bits (inst1, 0, 3) == 15) | |
660 | return 1; | |
661 | if (bit (inst1, 7)) | |
662 | return 1; | |
663 | if (bit (inst2, 11)) | |
664 | return 1; | |
665 | if ((inst2 & 0x0fc0) == 0x0000) | |
666 | return 1; | |
667 | ||
668 | return 0; | |
669 | } | |
670 | ||
671 | if ((inst1 & 0xfff0) == 0xe8d0 && (inst2 & 0xfff0) == 0xf000) | |
672 | { | |
673 | /* TBB. */ | |
674 | return 1; | |
675 | } | |
676 | ||
677 | if ((inst1 & 0xfff0) == 0xe8d0 && (inst2 & 0xfff0) == 0xf010) | |
678 | { | |
679 | /* TBH. */ | |
680 | return 1; | |
681 | } | |
682 | ||
683 | return 0; | |
684 | } | |
685 | ||
540314bd YQ |
686 | /* Return 1 if the 16-bit Thumb instruction INSN restores SP in |
687 | epilogue, 0 otherwise. */ | |
688 | ||
689 | static int | |
690 | thumb_instruction_restores_sp (unsigned short insn) | |
691 | { | |
692 | return (insn == 0x46bd /* mov sp, r7 */ | |
693 | || (insn & 0xff80) == 0xb000 /* add sp, imm */ | |
694 | || (insn & 0xfe00) == 0xbc00); /* pop <registers> */ | |
695 | } | |
696 | ||
29d73ae4 DJ |
697 | /* Analyze a Thumb prologue, looking for a recognizable stack frame |
698 | and frame pointer. Scan until we encounter a store that could | |
0d39a070 DJ |
699 | clobber the stack frame unexpectedly, or an unknown instruction. |
700 | Return the last address which is definitely safe to skip for an | |
701 | initial breakpoint. */ | |
c906108c SS |
702 | |
703 | static CORE_ADDR | |
29d73ae4 DJ |
704 | thumb_analyze_prologue (struct gdbarch *gdbarch, |
705 | CORE_ADDR start, CORE_ADDR limit, | |
706 | struct arm_prologue_cache *cache) | |
c906108c | 707 | { |
0d39a070 | 708 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
e17a4113 | 709 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); |
29d73ae4 DJ |
710 | int i; |
711 | pv_t regs[16]; | |
712 | struct pv_area *stack; | |
713 | struct cleanup *back_to; | |
714 | CORE_ADDR offset; | |
ec3d575a | 715 | CORE_ADDR unrecognized_pc = 0; |
da3c6d4a | 716 | |
29d73ae4 DJ |
717 | for (i = 0; i < 16; i++) |
718 | regs[i] = pv_register (i, 0); | |
55f960e1 | 719 | stack = make_pv_area (ARM_SP_REGNUM, gdbarch_addr_bit (gdbarch)); |
29d73ae4 DJ |
720 | back_to = make_cleanup_free_pv_area (stack); |
721 | ||
29d73ae4 | 722 | while (start < limit) |
c906108c | 723 | { |
29d73ae4 DJ |
724 | unsigned short insn; |
725 | ||
e17a4113 | 726 | insn = read_memory_unsigned_integer (start, 2, byte_order_for_code); |
9d4fde75 | 727 | |
94c30b78 | 728 | if ((insn & 0xfe00) == 0xb400) /* push { rlist } */ |
da59e081 | 729 | { |
29d73ae4 DJ |
730 | int regno; |
731 | int mask; | |
4be43953 DJ |
732 | |
733 | if (pv_area_store_would_trash (stack, regs[ARM_SP_REGNUM])) | |
734 | break; | |
29d73ae4 DJ |
735 | |
736 | /* Bits 0-7 contain a mask for registers R0-R7. Bit 8 says | |
737 | whether to save LR (R14). */ | |
738 | mask = (insn & 0xff) | ((insn & 0x100) << 6); | |
739 | ||
740 | /* Calculate offsets of saved R0-R7 and LR. */ | |
741 | for (regno = ARM_LR_REGNUM; regno >= 0; regno--) | |
742 | if (mask & (1 << regno)) | |
743 | { | |
29d73ae4 DJ |
744 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], |
745 | -4); | |
746 | pv_area_store (stack, regs[ARM_SP_REGNUM], 4, regs[regno]); | |
747 | } | |
da59e081 | 748 | } |
1db01f22 | 749 | else if ((insn & 0xff80) == 0xb080) /* sub sp, #imm */ |
da59e081 | 750 | { |
29d73ae4 | 751 | offset = (insn & 0x7f) << 2; /* get scaled offset */ |
1db01f22 YQ |
752 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], |
753 | -offset); | |
da59e081 | 754 | } |
808f7ab1 YQ |
755 | else if (thumb_instruction_restores_sp (insn)) |
756 | { | |
757 | /* Don't scan past the epilogue. */ | |
758 | break; | |
759 | } | |
0d39a070 DJ |
760 | else if ((insn & 0xf800) == 0xa800) /* add Rd, sp, #imm */ |
761 | regs[bits (insn, 8, 10)] = pv_add_constant (regs[ARM_SP_REGNUM], | |
762 | (insn & 0xff) << 2); | |
763 | else if ((insn & 0xfe00) == 0x1c00 /* add Rd, Rn, #imm */ | |
764 | && pv_is_register (regs[bits (insn, 3, 5)], ARM_SP_REGNUM)) | |
765 | regs[bits (insn, 0, 2)] = pv_add_constant (regs[bits (insn, 3, 5)], | |
766 | bits (insn, 6, 8)); | |
767 | else if ((insn & 0xf800) == 0x3000 /* add Rd, #imm */ | |
768 | && pv_is_register (regs[bits (insn, 8, 10)], ARM_SP_REGNUM)) | |
769 | regs[bits (insn, 8, 10)] = pv_add_constant (regs[bits (insn, 8, 10)], | |
770 | bits (insn, 0, 7)); | |
771 | else if ((insn & 0xfe00) == 0x1800 /* add Rd, Rn, Rm */ | |
772 | && pv_is_register (regs[bits (insn, 6, 8)], ARM_SP_REGNUM) | |
773 | && pv_is_constant (regs[bits (insn, 3, 5)])) | |
774 | regs[bits (insn, 0, 2)] = pv_add (regs[bits (insn, 3, 5)], | |
775 | regs[bits (insn, 6, 8)]); | |
776 | else if ((insn & 0xff00) == 0x4400 /* add Rd, Rm */ | |
777 | && pv_is_constant (regs[bits (insn, 3, 6)])) | |
778 | { | |
779 | int rd = (bit (insn, 7) << 3) + bits (insn, 0, 2); | |
780 | int rm = bits (insn, 3, 6); | |
781 | regs[rd] = pv_add (regs[rd], regs[rm]); | |
782 | } | |
29d73ae4 | 783 | else if ((insn & 0xff00) == 0x4600) /* mov hi, lo or mov lo, hi */ |
da59e081 | 784 | { |
29d73ae4 DJ |
785 | int dst_reg = (insn & 0x7) + ((insn & 0x80) >> 4); |
786 | int src_reg = (insn & 0x78) >> 3; | |
787 | regs[dst_reg] = regs[src_reg]; | |
da59e081 | 788 | } |
29d73ae4 | 789 | else if ((insn & 0xf800) == 0x9000) /* str rd, [sp, #off] */ |
da59e081 | 790 | { |
29d73ae4 DJ |
791 | /* Handle stores to the stack. Normally pushes are used, |
792 | but with GCC -mtpcs-frame, there may be other stores | |
793 | in the prologue to create the frame. */ | |
794 | int regno = (insn >> 8) & 0x7; | |
795 | pv_t addr; | |
796 | ||
797 | offset = (insn & 0xff) << 2; | |
798 | addr = pv_add_constant (regs[ARM_SP_REGNUM], offset); | |
799 | ||
800 | if (pv_area_store_would_trash (stack, addr)) | |
801 | break; | |
802 | ||
803 | pv_area_store (stack, addr, 4, regs[regno]); | |
da59e081 | 804 | } |
0d39a070 DJ |
805 | else if ((insn & 0xf800) == 0x6000) /* str rd, [rn, #off] */ |
806 | { | |
807 | int rd = bits (insn, 0, 2); | |
808 | int rn = bits (insn, 3, 5); | |
809 | pv_t addr; | |
810 | ||
811 | offset = bits (insn, 6, 10) << 2; | |
812 | addr = pv_add_constant (regs[rn], offset); | |
813 | ||
814 | if (pv_area_store_would_trash (stack, addr)) | |
815 | break; | |
816 | ||
817 | pv_area_store (stack, addr, 4, regs[rd]); | |
818 | } | |
819 | else if (((insn & 0xf800) == 0x7000 /* strb Rd, [Rn, #off] */ | |
820 | || (insn & 0xf800) == 0x8000) /* strh Rd, [Rn, #off] */ | |
821 | && pv_is_register (regs[bits (insn, 3, 5)], ARM_SP_REGNUM)) | |
822 | /* Ignore stores of argument registers to the stack. */ | |
823 | ; | |
824 | else if ((insn & 0xf800) == 0xc800 /* ldmia Rn!, { registers } */ | |
825 | && pv_is_register (regs[bits (insn, 8, 10)], ARM_SP_REGNUM)) | |
826 | /* Ignore block loads from the stack, potentially copying | |
827 | parameters from memory. */ | |
828 | ; | |
829 | else if ((insn & 0xf800) == 0x9800 /* ldr Rd, [Rn, #immed] */ | |
830 | || ((insn & 0xf800) == 0x6800 /* ldr Rd, [sp, #immed] */ | |
831 | && pv_is_register (regs[bits (insn, 3, 5)], ARM_SP_REGNUM))) | |
832 | /* Similarly ignore single loads from the stack. */ | |
833 | ; | |
834 | else if ((insn & 0xffc0) == 0x0000 /* lsls Rd, Rm, #0 */ | |
835 | || (insn & 0xffc0) == 0x1c00) /* add Rd, Rn, #0 */ | |
836 | /* Skip register copies, i.e. saves to another register | |
837 | instead of the stack. */ | |
838 | ; | |
839 | else if ((insn & 0xf800) == 0x2000) /* movs Rd, #imm */ | |
840 | /* Recognize constant loads; even with small stacks these are necessary | |
841 | on Thumb. */ | |
842 | regs[bits (insn, 8, 10)] = pv_constant (bits (insn, 0, 7)); | |
843 | else if ((insn & 0xf800) == 0x4800) /* ldr Rd, [pc, #imm] */ | |
844 | { | |
845 | /* Constant pool loads, for the same reason. */ | |
846 | unsigned int constant; | |
847 | CORE_ADDR loc; | |
848 | ||
849 | loc = start + 4 + bits (insn, 0, 7) * 4; | |
850 | constant = read_memory_unsigned_integer (loc, 4, byte_order); | |
851 | regs[bits (insn, 8, 10)] = pv_constant (constant); | |
852 | } | |
db24da6d | 853 | else if (thumb_insn_size (insn) == 4) /* 32-bit Thumb-2 instructions. */ |
0d39a070 | 854 | { |
0d39a070 DJ |
855 | unsigned short inst2; |
856 | ||
857 | inst2 = read_memory_unsigned_integer (start + 2, 2, | |
858 | byte_order_for_code); | |
859 | ||
860 | if ((insn & 0xf800) == 0xf000 && (inst2 & 0xe800) == 0xe800) | |
861 | { | |
862 | /* BL, BLX. Allow some special function calls when | |
863 | skipping the prologue; GCC generates these before | |
864 | storing arguments to the stack. */ | |
865 | CORE_ADDR nextpc; | |
866 | int j1, j2, imm1, imm2; | |
867 | ||
868 | imm1 = sbits (insn, 0, 10); | |
869 | imm2 = bits (inst2, 0, 10); | |
870 | j1 = bit (inst2, 13); | |
871 | j2 = bit (inst2, 11); | |
872 | ||
873 | offset = ((imm1 << 12) + (imm2 << 1)); | |
874 | offset ^= ((!j2) << 22) | ((!j1) << 23); | |
875 | ||
876 | nextpc = start + 4 + offset; | |
877 | /* For BLX make sure to clear the low bits. */ | |
878 | if (bit (inst2, 12) == 0) | |
879 | nextpc = nextpc & 0xfffffffc; | |
880 | ||
e0634ccf UW |
881 | if (!skip_prologue_function (gdbarch, nextpc, |
882 | bit (inst2, 12) != 0)) | |
0d39a070 DJ |
883 | break; |
884 | } | |
ec3d575a | 885 | |
0963b4bd MS |
886 | else if ((insn & 0xffd0) == 0xe900 /* stmdb Rn{!}, |
887 | { registers } */ | |
ec3d575a UW |
888 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
889 | { | |
890 | pv_t addr = regs[bits (insn, 0, 3)]; | |
891 | int regno; | |
892 | ||
893 | if (pv_area_store_would_trash (stack, addr)) | |
894 | break; | |
895 | ||
896 | /* Calculate offsets of saved registers. */ | |
897 | for (regno = ARM_LR_REGNUM; regno >= 0; regno--) | |
898 | if (inst2 & (1 << regno)) | |
899 | { | |
900 | addr = pv_add_constant (addr, -4); | |
901 | pv_area_store (stack, addr, 4, regs[regno]); | |
902 | } | |
903 | ||
904 | if (insn & 0x0020) | |
905 | regs[bits (insn, 0, 3)] = addr; | |
906 | } | |
907 | ||
0963b4bd MS |
908 | else if ((insn & 0xff50) == 0xe940 /* strd Rt, Rt2, |
909 | [Rn, #+/-imm]{!} */ | |
ec3d575a UW |
910 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
911 | { | |
912 | int regno1 = bits (inst2, 12, 15); | |
913 | int regno2 = bits (inst2, 8, 11); | |
914 | pv_t addr = regs[bits (insn, 0, 3)]; | |
915 | ||
916 | offset = inst2 & 0xff; | |
917 | if (insn & 0x0080) | |
918 | addr = pv_add_constant (addr, offset); | |
919 | else | |
920 | addr = pv_add_constant (addr, -offset); | |
921 | ||
922 | if (pv_area_store_would_trash (stack, addr)) | |
923 | break; | |
924 | ||
925 | pv_area_store (stack, addr, 4, regs[regno1]); | |
926 | pv_area_store (stack, pv_add_constant (addr, 4), | |
927 | 4, regs[regno2]); | |
928 | ||
929 | if (insn & 0x0020) | |
930 | regs[bits (insn, 0, 3)] = addr; | |
931 | } | |
932 | ||
933 | else if ((insn & 0xfff0) == 0xf8c0 /* str Rt,[Rn,+/-#imm]{!} */ | |
934 | && (inst2 & 0x0c00) == 0x0c00 | |
935 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) | |
936 | { | |
937 | int regno = bits (inst2, 12, 15); | |
938 | pv_t addr = regs[bits (insn, 0, 3)]; | |
939 | ||
940 | offset = inst2 & 0xff; | |
941 | if (inst2 & 0x0200) | |
942 | addr = pv_add_constant (addr, offset); | |
943 | else | |
944 | addr = pv_add_constant (addr, -offset); | |
945 | ||
946 | if (pv_area_store_would_trash (stack, addr)) | |
947 | break; | |
948 | ||
949 | pv_area_store (stack, addr, 4, regs[regno]); | |
950 | ||
951 | if (inst2 & 0x0100) | |
952 | regs[bits (insn, 0, 3)] = addr; | |
953 | } | |
954 | ||
955 | else if ((insn & 0xfff0) == 0xf8c0 /* str.w Rt,[Rn,#imm] */ | |
956 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) | |
957 | { | |
958 | int regno = bits (inst2, 12, 15); | |
959 | pv_t addr; | |
960 | ||
961 | offset = inst2 & 0xfff; | |
962 | addr = pv_add_constant (regs[bits (insn, 0, 3)], offset); | |
963 | ||
964 | if (pv_area_store_would_trash (stack, addr)) | |
965 | break; | |
966 | ||
967 | pv_area_store (stack, addr, 4, regs[regno]); | |
968 | } | |
969 | ||
970 | else if ((insn & 0xffd0) == 0xf880 /* str{bh}.w Rt,[Rn,#imm] */ | |
0d39a070 | 971 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
ec3d575a | 972 | /* Ignore stores of argument registers to the stack. */ |
0d39a070 | 973 | ; |
ec3d575a UW |
974 | |
975 | else if ((insn & 0xffd0) == 0xf800 /* str{bh} Rt,[Rn,#+/-imm] */ | |
976 | && (inst2 & 0x0d00) == 0x0c00 | |
0d39a070 | 977 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
ec3d575a | 978 | /* Ignore stores of argument registers to the stack. */ |
0d39a070 | 979 | ; |
ec3d575a | 980 | |
0963b4bd MS |
981 | else if ((insn & 0xffd0) == 0xe890 /* ldmia Rn[!], |
982 | { registers } */ | |
ec3d575a UW |
983 | && (inst2 & 0x8000) == 0x0000 |
984 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) | |
985 | /* Ignore block loads from the stack, potentially copying | |
986 | parameters from memory. */ | |
0d39a070 | 987 | ; |
ec3d575a | 988 | |
0963b4bd MS |
989 | else if ((insn & 0xffb0) == 0xe950 /* ldrd Rt, Rt2, |
990 | [Rn, #+/-imm] */ | |
0d39a070 | 991 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
ec3d575a | 992 | /* Similarly ignore dual loads from the stack. */ |
0d39a070 | 993 | ; |
ec3d575a UW |
994 | |
995 | else if ((insn & 0xfff0) == 0xf850 /* ldr Rt,[Rn,#+/-imm] */ | |
996 | && (inst2 & 0x0d00) == 0x0c00 | |
0d39a070 | 997 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
ec3d575a | 998 | /* Similarly ignore single loads from the stack. */ |
0d39a070 | 999 | ; |
ec3d575a UW |
1000 | |
1001 | else if ((insn & 0xfff0) == 0xf8d0 /* ldr.w Rt,[Rn,#imm] */ | |
0d39a070 | 1002 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
ec3d575a | 1003 | /* Similarly ignore single loads from the stack. */ |
0d39a070 | 1004 | ; |
ec3d575a UW |
1005 | |
1006 | else if ((insn & 0xfbf0) == 0xf100 /* add.w Rd, Rn, #imm */ | |
1007 | && (inst2 & 0x8000) == 0x0000) | |
1008 | { | |
1009 | unsigned int imm = ((bits (insn, 10, 10) << 11) | |
1010 | | (bits (inst2, 12, 14) << 8) | |
1011 | | bits (inst2, 0, 7)); | |
1012 | ||
1013 | regs[bits (inst2, 8, 11)] | |
1014 | = pv_add_constant (regs[bits (insn, 0, 3)], | |
1015 | thumb_expand_immediate (imm)); | |
1016 | } | |
1017 | ||
1018 | else if ((insn & 0xfbf0) == 0xf200 /* addw Rd, Rn, #imm */ | |
1019 | && (inst2 & 0x8000) == 0x0000) | |
0d39a070 | 1020 | { |
ec3d575a UW |
1021 | unsigned int imm = ((bits (insn, 10, 10) << 11) |
1022 | | (bits (inst2, 12, 14) << 8) | |
1023 | | bits (inst2, 0, 7)); | |
1024 | ||
1025 | regs[bits (inst2, 8, 11)] | |
1026 | = pv_add_constant (regs[bits (insn, 0, 3)], imm); | |
1027 | } | |
1028 | ||
1029 | else if ((insn & 0xfbf0) == 0xf1a0 /* sub.w Rd, Rn, #imm */ | |
1030 | && (inst2 & 0x8000) == 0x0000) | |
1031 | { | |
1032 | unsigned int imm = ((bits (insn, 10, 10) << 11) | |
1033 | | (bits (inst2, 12, 14) << 8) | |
1034 | | bits (inst2, 0, 7)); | |
1035 | ||
1036 | regs[bits (inst2, 8, 11)] | |
1037 | = pv_add_constant (regs[bits (insn, 0, 3)], | |
1038 | - (CORE_ADDR) thumb_expand_immediate (imm)); | |
1039 | } | |
1040 | ||
1041 | else if ((insn & 0xfbf0) == 0xf2a0 /* subw Rd, Rn, #imm */ | |
1042 | && (inst2 & 0x8000) == 0x0000) | |
1043 | { | |
1044 | unsigned int imm = ((bits (insn, 10, 10) << 11) | |
1045 | | (bits (inst2, 12, 14) << 8) | |
1046 | | bits (inst2, 0, 7)); | |
1047 | ||
1048 | regs[bits (inst2, 8, 11)] | |
1049 | = pv_add_constant (regs[bits (insn, 0, 3)], - (CORE_ADDR) imm); | |
1050 | } | |
1051 | ||
1052 | else if ((insn & 0xfbff) == 0xf04f) /* mov.w Rd, #const */ | |
1053 | { | |
1054 | unsigned int imm = ((bits (insn, 10, 10) << 11) | |
1055 | | (bits (inst2, 12, 14) << 8) | |
1056 | | bits (inst2, 0, 7)); | |
1057 | ||
1058 | regs[bits (inst2, 8, 11)] | |
1059 | = pv_constant (thumb_expand_immediate (imm)); | |
1060 | } | |
1061 | ||
1062 | else if ((insn & 0xfbf0) == 0xf240) /* movw Rd, #const */ | |
1063 | { | |
621c6d5b YQ |
1064 | unsigned int imm |
1065 | = EXTRACT_MOVW_MOVT_IMM_T (insn, inst2); | |
ec3d575a UW |
1066 | |
1067 | regs[bits (inst2, 8, 11)] = pv_constant (imm); | |
1068 | } | |
1069 | ||
1070 | else if (insn == 0xea5f /* mov.w Rd,Rm */ | |
1071 | && (inst2 & 0xf0f0) == 0) | |
1072 | { | |
1073 | int dst_reg = (inst2 & 0x0f00) >> 8; | |
1074 | int src_reg = inst2 & 0xf; | |
1075 | regs[dst_reg] = regs[src_reg]; | |
1076 | } | |
1077 | ||
1078 | else if ((insn & 0xff7f) == 0xf85f) /* ldr.w Rt,<label> */ | |
1079 | { | |
1080 | /* Constant pool loads. */ | |
1081 | unsigned int constant; | |
1082 | CORE_ADDR loc; | |
1083 | ||
cac395ea | 1084 | offset = bits (inst2, 0, 11); |
ec3d575a UW |
1085 | if (insn & 0x0080) |
1086 | loc = start + 4 + offset; | |
1087 | else | |
1088 | loc = start + 4 - offset; | |
1089 | ||
1090 | constant = read_memory_unsigned_integer (loc, 4, byte_order); | |
1091 | regs[bits (inst2, 12, 15)] = pv_constant (constant); | |
1092 | } | |
1093 | ||
1094 | else if ((insn & 0xff7f) == 0xe95f) /* ldrd Rt,Rt2,<label> */ | |
1095 | { | |
1096 | /* Constant pool loads. */ | |
1097 | unsigned int constant; | |
1098 | CORE_ADDR loc; | |
1099 | ||
cac395ea | 1100 | offset = bits (inst2, 0, 7) << 2; |
ec3d575a UW |
1101 | if (insn & 0x0080) |
1102 | loc = start + 4 + offset; | |
1103 | else | |
1104 | loc = start + 4 - offset; | |
1105 | ||
1106 | constant = read_memory_unsigned_integer (loc, 4, byte_order); | |
1107 | regs[bits (inst2, 12, 15)] = pv_constant (constant); | |
1108 | ||
1109 | constant = read_memory_unsigned_integer (loc + 4, 4, byte_order); | |
1110 | regs[bits (inst2, 8, 11)] = pv_constant (constant); | |
1111 | } | |
1112 | ||
1113 | else if (thumb2_instruction_changes_pc (insn, inst2)) | |
1114 | { | |
1115 | /* Don't scan past anything that might change control flow. */ | |
0d39a070 DJ |
1116 | break; |
1117 | } | |
ec3d575a UW |
1118 | else |
1119 | { | |
1120 | /* The optimizer might shove anything into the prologue, | |
1121 | so we just skip what we don't recognize. */ | |
1122 | unrecognized_pc = start; | |
1123 | } | |
0d39a070 DJ |
1124 | |
1125 | start += 2; | |
1126 | } | |
ec3d575a | 1127 | else if (thumb_instruction_changes_pc (insn)) |
3d74b771 | 1128 | { |
ec3d575a | 1129 | /* Don't scan past anything that might change control flow. */ |
da3c6d4a | 1130 | break; |
3d74b771 | 1131 | } |
ec3d575a UW |
1132 | else |
1133 | { | |
1134 | /* The optimizer might shove anything into the prologue, | |
1135 | so we just skip what we don't recognize. */ | |
1136 | unrecognized_pc = start; | |
1137 | } | |
29d73ae4 DJ |
1138 | |
1139 | start += 2; | |
c906108c SS |
1140 | } |
1141 | ||
0d39a070 DJ |
1142 | if (arm_debug) |
1143 | fprintf_unfiltered (gdb_stdlog, "Prologue scan stopped at %s\n", | |
1144 | paddress (gdbarch, start)); | |
1145 | ||
ec3d575a UW |
1146 | if (unrecognized_pc == 0) |
1147 | unrecognized_pc = start; | |
1148 | ||
29d73ae4 DJ |
1149 | if (cache == NULL) |
1150 | { | |
1151 | do_cleanups (back_to); | |
ec3d575a | 1152 | return unrecognized_pc; |
29d73ae4 DJ |
1153 | } |
1154 | ||
29d73ae4 DJ |
1155 | if (pv_is_register (regs[ARM_FP_REGNUM], ARM_SP_REGNUM)) |
1156 | { | |
1157 | /* Frame pointer is fp. Frame size is constant. */ | |
1158 | cache->framereg = ARM_FP_REGNUM; | |
1159 | cache->framesize = -regs[ARM_FP_REGNUM].k; | |
1160 | } | |
1161 | else if (pv_is_register (regs[THUMB_FP_REGNUM], ARM_SP_REGNUM)) | |
1162 | { | |
1163 | /* Frame pointer is r7. Frame size is constant. */ | |
1164 | cache->framereg = THUMB_FP_REGNUM; | |
1165 | cache->framesize = -regs[THUMB_FP_REGNUM].k; | |
1166 | } | |
72a2e3dc | 1167 | else |
29d73ae4 DJ |
1168 | { |
1169 | /* Try the stack pointer... this is a bit desperate. */ | |
1170 | cache->framereg = ARM_SP_REGNUM; | |
1171 | cache->framesize = -regs[ARM_SP_REGNUM].k; | |
1172 | } | |
29d73ae4 DJ |
1173 | |
1174 | for (i = 0; i < 16; i++) | |
1175 | if (pv_area_find_reg (stack, gdbarch, i, &offset)) | |
1176 | cache->saved_regs[i].addr = offset; | |
1177 | ||
1178 | do_cleanups (back_to); | |
ec3d575a | 1179 | return unrecognized_pc; |
c906108c SS |
1180 | } |
1181 | ||
621c6d5b YQ |
1182 | |
1183 | /* Try to analyze the instructions starting from PC, which load symbol | |
1184 | __stack_chk_guard. Return the address of instruction after loading this | |
1185 | symbol, set the dest register number to *BASEREG, and set the size of | |
1186 | instructions for loading symbol in OFFSET. Return 0 if instructions are | |
1187 | not recognized. */ | |
1188 | ||
1189 | static CORE_ADDR | |
1190 | arm_analyze_load_stack_chk_guard(CORE_ADDR pc, struct gdbarch *gdbarch, | |
1191 | unsigned int *destreg, int *offset) | |
1192 | { | |
1193 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
1194 | int is_thumb = arm_pc_is_thumb (gdbarch, pc); | |
1195 | unsigned int low, high, address; | |
1196 | ||
1197 | address = 0; | |
1198 | if (is_thumb) | |
1199 | { | |
1200 | unsigned short insn1 | |
1201 | = read_memory_unsigned_integer (pc, 2, byte_order_for_code); | |
1202 | ||
1203 | if ((insn1 & 0xf800) == 0x4800) /* ldr Rd, #immed */ | |
1204 | { | |
1205 | *destreg = bits (insn1, 8, 10); | |
1206 | *offset = 2; | |
1207 | address = bits (insn1, 0, 7); | |
1208 | } | |
1209 | else if ((insn1 & 0xfbf0) == 0xf240) /* movw Rd, #const */ | |
1210 | { | |
1211 | unsigned short insn2 | |
1212 | = read_memory_unsigned_integer (pc + 2, 2, byte_order_for_code); | |
1213 | ||
1214 | low = EXTRACT_MOVW_MOVT_IMM_T (insn1, insn2); | |
1215 | ||
1216 | insn1 | |
1217 | = read_memory_unsigned_integer (pc + 4, 2, byte_order_for_code); | |
1218 | insn2 | |
1219 | = read_memory_unsigned_integer (pc + 6, 2, byte_order_for_code); | |
1220 | ||
1221 | /* movt Rd, #const */ | |
1222 | if ((insn1 & 0xfbc0) == 0xf2c0) | |
1223 | { | |
1224 | high = EXTRACT_MOVW_MOVT_IMM_T (insn1, insn2); | |
1225 | *destreg = bits (insn2, 8, 11); | |
1226 | *offset = 8; | |
1227 | address = (high << 16 | low); | |
1228 | } | |
1229 | } | |
1230 | } | |
1231 | else | |
1232 | { | |
2e9e421f UW |
1233 | unsigned int insn |
1234 | = read_memory_unsigned_integer (pc, 4, byte_order_for_code); | |
1235 | ||
1236 | if ((insn & 0x0e5f0000) == 0x041f0000) /* ldr Rd, #immed */ | |
1237 | { | |
1238 | address = bits (insn, 0, 11); | |
1239 | *destreg = bits (insn, 12, 15); | |
1240 | *offset = 4; | |
1241 | } | |
1242 | else if ((insn & 0x0ff00000) == 0x03000000) /* movw Rd, #const */ | |
1243 | { | |
1244 | low = EXTRACT_MOVW_MOVT_IMM_A (insn); | |
1245 | ||
1246 | insn | |
1247 | = read_memory_unsigned_integer (pc + 4, 4, byte_order_for_code); | |
1248 | ||
1249 | if ((insn & 0x0ff00000) == 0x03400000) /* movt Rd, #const */ | |
1250 | { | |
1251 | high = EXTRACT_MOVW_MOVT_IMM_A (insn); | |
1252 | *destreg = bits (insn, 12, 15); | |
1253 | *offset = 8; | |
1254 | address = (high << 16 | low); | |
1255 | } | |
1256 | } | |
621c6d5b YQ |
1257 | } |
1258 | ||
1259 | return address; | |
1260 | } | |
1261 | ||
1262 | /* Try to skip a sequence of instructions used for stack protector. If PC | |
0963b4bd MS |
1263 | points to the first instruction of this sequence, return the address of |
1264 | first instruction after this sequence, otherwise, return original PC. | |
621c6d5b YQ |
1265 | |
1266 | On arm, this sequence of instructions is composed of mainly three steps, | |
1267 | Step 1: load symbol __stack_chk_guard, | |
1268 | Step 2: load from address of __stack_chk_guard, | |
1269 | Step 3: store it to somewhere else. | |
1270 | ||
1271 | Usually, instructions on step 2 and step 3 are the same on various ARM | |
1272 | architectures. On step 2, it is one instruction 'ldr Rx, [Rn, #0]', and | |
1273 | on step 3, it is also one instruction 'str Rx, [r7, #immd]'. However, | |
1274 | instructions in step 1 vary from different ARM architectures. On ARMv7, | |
1275 | they are, | |
1276 | ||
1277 | movw Rn, #:lower16:__stack_chk_guard | |
1278 | movt Rn, #:upper16:__stack_chk_guard | |
1279 | ||
1280 | On ARMv5t, it is, | |
1281 | ||
1282 | ldr Rn, .Label | |
1283 | .... | |
1284 | .Lable: | |
1285 | .word __stack_chk_guard | |
1286 | ||
1287 | Since ldr/str is a very popular instruction, we can't use them as | |
1288 | 'fingerprint' or 'signature' of stack protector sequence. Here we choose | |
1289 | sequence {movw/movt, ldr}/ldr/str plus symbol __stack_chk_guard, if not | |
1290 | stripped, as the 'fingerprint' of a stack protector cdoe sequence. */ | |
1291 | ||
1292 | static CORE_ADDR | |
1293 | arm_skip_stack_protector(CORE_ADDR pc, struct gdbarch *gdbarch) | |
1294 | { | |
1295 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
22e048c9 | 1296 | unsigned int basereg; |
7cbd4a93 | 1297 | struct bound_minimal_symbol stack_chk_guard; |
621c6d5b YQ |
1298 | int offset; |
1299 | int is_thumb = arm_pc_is_thumb (gdbarch, pc); | |
1300 | CORE_ADDR addr; | |
1301 | ||
1302 | /* Try to parse the instructions in Step 1. */ | |
1303 | addr = arm_analyze_load_stack_chk_guard (pc, gdbarch, | |
1304 | &basereg, &offset); | |
1305 | if (!addr) | |
1306 | return pc; | |
1307 | ||
1308 | stack_chk_guard = lookup_minimal_symbol_by_pc (addr); | |
1309 | /* If name of symbol doesn't start with '__stack_chk_guard', this | |
1310 | instruction sequence is not for stack protector. If symbol is | |
1311 | removed, we conservatively think this sequence is for stack protector. */ | |
7cbd4a93 | 1312 | if (stack_chk_guard.minsym |
efd66ac6 | 1313 | && strncmp (MSYMBOL_LINKAGE_NAME (stack_chk_guard.minsym), |
7cbd4a93 | 1314 | "__stack_chk_guard", |
c1c2ab58 | 1315 | strlen ("__stack_chk_guard")) != 0) |
621c6d5b YQ |
1316 | return pc; |
1317 | ||
1318 | if (is_thumb) | |
1319 | { | |
1320 | unsigned int destreg; | |
1321 | unsigned short insn | |
1322 | = read_memory_unsigned_integer (pc + offset, 2, byte_order_for_code); | |
1323 | ||
1324 | /* Step 2: ldr Rd, [Rn, #immed], encoding T1. */ | |
1325 | if ((insn & 0xf800) != 0x6800) | |
1326 | return pc; | |
1327 | if (bits (insn, 3, 5) != basereg) | |
1328 | return pc; | |
1329 | destreg = bits (insn, 0, 2); | |
1330 | ||
1331 | insn = read_memory_unsigned_integer (pc + offset + 2, 2, | |
1332 | byte_order_for_code); | |
1333 | /* Step 3: str Rd, [Rn, #immed], encoding T1. */ | |
1334 | if ((insn & 0xf800) != 0x6000) | |
1335 | return pc; | |
1336 | if (destreg != bits (insn, 0, 2)) | |
1337 | return pc; | |
1338 | } | |
1339 | else | |
1340 | { | |
1341 | unsigned int destreg; | |
1342 | unsigned int insn | |
1343 | = read_memory_unsigned_integer (pc + offset, 4, byte_order_for_code); | |
1344 | ||
1345 | /* Step 2: ldr Rd, [Rn, #immed], encoding A1. */ | |
1346 | if ((insn & 0x0e500000) != 0x04100000) | |
1347 | return pc; | |
1348 | if (bits (insn, 16, 19) != basereg) | |
1349 | return pc; | |
1350 | destreg = bits (insn, 12, 15); | |
1351 | /* Step 3: str Rd, [Rn, #immed], encoding A1. */ | |
1352 | insn = read_memory_unsigned_integer (pc + offset + 4, | |
1353 | 4, byte_order_for_code); | |
1354 | if ((insn & 0x0e500000) != 0x04000000) | |
1355 | return pc; | |
1356 | if (bits (insn, 12, 15) != destreg) | |
1357 | return pc; | |
1358 | } | |
1359 | /* The size of total two instructions ldr/str is 4 on Thumb-2, while 8 | |
1360 | on arm. */ | |
1361 | if (is_thumb) | |
1362 | return pc + offset + 4; | |
1363 | else | |
1364 | return pc + offset + 8; | |
1365 | } | |
1366 | ||
da3c6d4a MS |
1367 | /* Advance the PC across any function entry prologue instructions to |
1368 | reach some "real" code. | |
34e8f22d RE |
1369 | |
1370 | The APCS (ARM Procedure Call Standard) defines the following | |
ed9a39eb | 1371 | prologue: |
c906108c | 1372 | |
c5aa993b JM |
1373 | mov ip, sp |
1374 | [stmfd sp!, {a1,a2,a3,a4}] | |
1375 | stmfd sp!, {...,fp,ip,lr,pc} | |
ed9a39eb JM |
1376 | [stfe f7, [sp, #-12]!] |
1377 | [stfe f6, [sp, #-12]!] | |
1378 | [stfe f5, [sp, #-12]!] | |
1379 | [stfe f4, [sp, #-12]!] | |
0963b4bd | 1380 | sub fp, ip, #nn @@ nn == 20 or 4 depending on second insn. */ |
c906108c | 1381 | |
34e8f22d | 1382 | static CORE_ADDR |
6093d2eb | 1383 | arm_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc) |
c906108c | 1384 | { |
e17a4113 | 1385 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); |
c906108c SS |
1386 | unsigned long inst; |
1387 | CORE_ADDR skip_pc; | |
a89fea3c | 1388 | CORE_ADDR func_addr, limit_pc; |
c906108c | 1389 | |
a89fea3c JL |
1390 | /* See if we can determine the end of the prologue via the symbol table. |
1391 | If so, then return either PC, or the PC after the prologue, whichever | |
1392 | is greater. */ | |
1393 | if (find_pc_partial_function (pc, NULL, &func_addr, NULL)) | |
c906108c | 1394 | { |
d80b854b UW |
1395 | CORE_ADDR post_prologue_pc |
1396 | = skip_prologue_using_sal (gdbarch, func_addr); | |
0d39a070 DJ |
1397 | struct symtab *s = find_pc_symtab (func_addr); |
1398 | ||
621c6d5b YQ |
1399 | if (post_prologue_pc) |
1400 | post_prologue_pc | |
1401 | = arm_skip_stack_protector (post_prologue_pc, gdbarch); | |
1402 | ||
1403 | ||
0d39a070 DJ |
1404 | /* GCC always emits a line note before the prologue and another |
1405 | one after, even if the two are at the same address or on the | |
1406 | same line. Take advantage of this so that we do not need to | |
1407 | know every instruction that might appear in the prologue. We | |
1408 | will have producer information for most binaries; if it is | |
1409 | missing (e.g. for -gstabs), assuming the GNU tools. */ | |
1410 | if (post_prologue_pc | |
1411 | && (s == NULL | |
1412 | || s->producer == NULL | |
9ead7ae4 KB |
1413 | || strncmp (s->producer, "GNU ", sizeof ("GNU ") - 1) == 0 |
1414 | || strncmp (s->producer, "clang ", sizeof ("clang ") - 1) == 0)) | |
0d39a070 DJ |
1415 | return post_prologue_pc; |
1416 | ||
a89fea3c | 1417 | if (post_prologue_pc != 0) |
0d39a070 DJ |
1418 | { |
1419 | CORE_ADDR analyzed_limit; | |
1420 | ||
1421 | /* For non-GCC compilers, make sure the entire line is an | |
1422 | acceptable prologue; GDB will round this function's | |
1423 | return value up to the end of the following line so we | |
1424 | can not skip just part of a line (and we do not want to). | |
1425 | ||
1426 | RealView does not treat the prologue specially, but does | |
1427 | associate prologue code with the opening brace; so this | |
1428 | lets us skip the first line if we think it is the opening | |
1429 | brace. */ | |
9779414d | 1430 | if (arm_pc_is_thumb (gdbarch, func_addr)) |
0d39a070 DJ |
1431 | analyzed_limit = thumb_analyze_prologue (gdbarch, func_addr, |
1432 | post_prologue_pc, NULL); | |
1433 | else | |
1434 | analyzed_limit = arm_analyze_prologue (gdbarch, func_addr, | |
1435 | post_prologue_pc, NULL); | |
1436 | ||
1437 | if (analyzed_limit != post_prologue_pc) | |
1438 | return func_addr; | |
1439 | ||
1440 | return post_prologue_pc; | |
1441 | } | |
c906108c SS |
1442 | } |
1443 | ||
a89fea3c JL |
1444 | /* Can't determine prologue from the symbol table, need to examine |
1445 | instructions. */ | |
c906108c | 1446 | |
a89fea3c JL |
1447 | /* Find an upper limit on the function prologue using the debug |
1448 | information. If the debug information could not be used to provide | |
1449 | that bound, then use an arbitrary large number as the upper bound. */ | |
0963b4bd | 1450 | /* Like arm_scan_prologue, stop no later than pc + 64. */ |
d80b854b | 1451 | limit_pc = skip_prologue_using_sal (gdbarch, pc); |
a89fea3c JL |
1452 | if (limit_pc == 0) |
1453 | limit_pc = pc + 64; /* Magic. */ | |
1454 | ||
c906108c | 1455 | |
29d73ae4 | 1456 | /* Check if this is Thumb code. */ |
9779414d | 1457 | if (arm_pc_is_thumb (gdbarch, pc)) |
a89fea3c | 1458 | return thumb_analyze_prologue (gdbarch, pc, limit_pc, NULL); |
29d73ae4 | 1459 | |
a89fea3c | 1460 | for (skip_pc = pc; skip_pc < limit_pc; skip_pc += 4) |
f43845b3 | 1461 | { |
e17a4113 | 1462 | inst = read_memory_unsigned_integer (skip_pc, 4, byte_order_for_code); |
9d4fde75 | 1463 | |
b8d5e71d MS |
1464 | /* "mov ip, sp" is no longer a required part of the prologue. */ |
1465 | if (inst == 0xe1a0c00d) /* mov ip, sp */ | |
1466 | continue; | |
c906108c | 1467 | |
28cd8767 JG |
1468 | if ((inst & 0xfffff000) == 0xe28dc000) /* add ip, sp #n */ |
1469 | continue; | |
1470 | ||
1471 | if ((inst & 0xfffff000) == 0xe24dc000) /* sub ip, sp #n */ | |
1472 | continue; | |
1473 | ||
b8d5e71d MS |
1474 | /* Some prologues begin with "str lr, [sp, #-4]!". */ |
1475 | if (inst == 0xe52de004) /* str lr, [sp, #-4]! */ | |
1476 | continue; | |
c906108c | 1477 | |
b8d5e71d MS |
1478 | if ((inst & 0xfffffff0) == 0xe92d0000) /* stmfd sp!,{a1,a2,a3,a4} */ |
1479 | continue; | |
c906108c | 1480 | |
b8d5e71d MS |
1481 | if ((inst & 0xfffff800) == 0xe92dd800) /* stmfd sp!,{fp,ip,lr,pc} */ |
1482 | continue; | |
11d3b27d | 1483 | |
b8d5e71d MS |
1484 | /* Any insns after this point may float into the code, if it makes |
1485 | for better instruction scheduling, so we skip them only if we | |
1486 | find them, but still consider the function to be frame-ful. */ | |
f43845b3 | 1487 | |
b8d5e71d MS |
1488 | /* We may have either one sfmfd instruction here, or several stfe |
1489 | insns, depending on the version of floating point code we | |
1490 | support. */ | |
1491 | if ((inst & 0xffbf0fff) == 0xec2d0200) /* sfmfd fn, <cnt>, [sp]! */ | |
1492 | continue; | |
1493 | ||
1494 | if ((inst & 0xffff8fff) == 0xed6d0103) /* stfe fn, [sp, #-12]! */ | |
1495 | continue; | |
1496 | ||
1497 | if ((inst & 0xfffff000) == 0xe24cb000) /* sub fp, ip, #nn */ | |
1498 | continue; | |
1499 | ||
1500 | if ((inst & 0xfffff000) == 0xe24dd000) /* sub sp, sp, #nn */ | |
1501 | continue; | |
1502 | ||
f8bf5763 PM |
1503 | if ((inst & 0xffffc000) == 0xe54b0000 /* strb r(0123),[r11,#-nn] */ |
1504 | || (inst & 0xffffc0f0) == 0xe14b00b0 /* strh r(0123),[r11,#-nn] */ | |
1505 | || (inst & 0xffffc000) == 0xe50b0000) /* str r(0123),[r11,#-nn] */ | |
b8d5e71d MS |
1506 | continue; |
1507 | ||
f8bf5763 PM |
1508 | if ((inst & 0xffffc000) == 0xe5cd0000 /* strb r(0123),[sp,#nn] */ |
1509 | || (inst & 0xffffc0f0) == 0xe1cd00b0 /* strh r(0123),[sp,#nn] */ | |
1510 | || (inst & 0xffffc000) == 0xe58d0000) /* str r(0123),[sp,#nn] */ | |
b8d5e71d MS |
1511 | continue; |
1512 | ||
1513 | /* Un-recognized instruction; stop scanning. */ | |
1514 | break; | |
f43845b3 | 1515 | } |
c906108c | 1516 | |
0963b4bd | 1517 | return skip_pc; /* End of prologue. */ |
c906108c | 1518 | } |
94c30b78 | 1519 | |
c5aa993b | 1520 | /* *INDENT-OFF* */ |
c906108c SS |
1521 | /* Function: thumb_scan_prologue (helper function for arm_scan_prologue) |
1522 | This function decodes a Thumb function prologue to determine: | |
1523 | 1) the size of the stack frame | |
1524 | 2) which registers are saved on it | |
1525 | 3) the offsets of saved regs | |
1526 | 4) the offset from the stack pointer to the frame pointer | |
c906108c | 1527 | |
da59e081 JM |
1528 | A typical Thumb function prologue would create this stack frame |
1529 | (offsets relative to FP) | |
c906108c SS |
1530 | old SP -> 24 stack parameters |
1531 | 20 LR | |
1532 | 16 R7 | |
1533 | R7 -> 0 local variables (16 bytes) | |
1534 | SP -> -12 additional stack space (12 bytes) | |
1535 | The frame size would thus be 36 bytes, and the frame offset would be | |
0963b4bd | 1536 | 12 bytes. The frame register is R7. |
da59e081 | 1537 | |
da3c6d4a MS |
1538 | The comments for thumb_skip_prolog() describe the algorithm we use |
1539 | to detect the end of the prolog. */ | |
c5aa993b JM |
1540 | /* *INDENT-ON* */ |
1541 | ||
c906108c | 1542 | static void |
be8626e0 | 1543 | thumb_scan_prologue (struct gdbarch *gdbarch, CORE_ADDR prev_pc, |
b39cc962 | 1544 | CORE_ADDR block_addr, struct arm_prologue_cache *cache) |
c906108c SS |
1545 | { |
1546 | CORE_ADDR prologue_start; | |
1547 | CORE_ADDR prologue_end; | |
c906108c | 1548 | |
b39cc962 DJ |
1549 | if (find_pc_partial_function (block_addr, NULL, &prologue_start, |
1550 | &prologue_end)) | |
c906108c | 1551 | { |
ec3d575a UW |
1552 | /* See comment in arm_scan_prologue for an explanation of |
1553 | this heuristics. */ | |
1554 | if (prologue_end > prologue_start + 64) | |
1555 | { | |
1556 | prologue_end = prologue_start + 64; | |
1557 | } | |
c906108c SS |
1558 | } |
1559 | else | |
f7060f85 DJ |
1560 | /* We're in the boondocks: we have no idea where the start of the |
1561 | function is. */ | |
1562 | return; | |
c906108c | 1563 | |
eb5492fa | 1564 | prologue_end = min (prologue_end, prev_pc); |
c906108c | 1565 | |
be8626e0 | 1566 | thumb_analyze_prologue (gdbarch, prologue_start, prologue_end, cache); |
c906108c SS |
1567 | } |
1568 | ||
0d39a070 | 1569 | /* Return 1 if THIS_INSTR might change control flow, 0 otherwise. */ |
c906108c | 1570 | |
0d39a070 DJ |
1571 | static int |
1572 | arm_instruction_changes_pc (uint32_t this_instr) | |
c906108c | 1573 | { |
0d39a070 DJ |
1574 | if (bits (this_instr, 28, 31) == INST_NV) |
1575 | /* Unconditional instructions. */ | |
1576 | switch (bits (this_instr, 24, 27)) | |
1577 | { | |
1578 | case 0xa: | |
1579 | case 0xb: | |
1580 | /* Branch with Link and change to Thumb. */ | |
1581 | return 1; | |
1582 | case 0xc: | |
1583 | case 0xd: | |
1584 | case 0xe: | |
1585 | /* Coprocessor register transfer. */ | |
1586 | if (bits (this_instr, 12, 15) == 15) | |
1587 | error (_("Invalid update to pc in instruction")); | |
1588 | return 0; | |
1589 | default: | |
1590 | return 0; | |
1591 | } | |
1592 | else | |
1593 | switch (bits (this_instr, 25, 27)) | |
1594 | { | |
1595 | case 0x0: | |
1596 | if (bits (this_instr, 23, 24) == 2 && bit (this_instr, 20) == 0) | |
1597 | { | |
1598 | /* Multiplies and extra load/stores. */ | |
1599 | if (bit (this_instr, 4) == 1 && bit (this_instr, 7) == 1) | |
1600 | /* Neither multiplies nor extension load/stores are allowed | |
1601 | to modify PC. */ | |
1602 | return 0; | |
1603 | ||
1604 | /* Otherwise, miscellaneous instructions. */ | |
1605 | ||
1606 | /* BX <reg>, BXJ <reg>, BLX <reg> */ | |
1607 | if (bits (this_instr, 4, 27) == 0x12fff1 | |
1608 | || bits (this_instr, 4, 27) == 0x12fff2 | |
1609 | || bits (this_instr, 4, 27) == 0x12fff3) | |
1610 | return 1; | |
1611 | ||
1612 | /* Other miscellaneous instructions are unpredictable if they | |
1613 | modify PC. */ | |
1614 | return 0; | |
1615 | } | |
1616 | /* Data processing instruction. Fall through. */ | |
c906108c | 1617 | |
0d39a070 DJ |
1618 | case 0x1: |
1619 | if (bits (this_instr, 12, 15) == 15) | |
1620 | return 1; | |
1621 | else | |
1622 | return 0; | |
c906108c | 1623 | |
0d39a070 DJ |
1624 | case 0x2: |
1625 | case 0x3: | |
1626 | /* Media instructions and architecturally undefined instructions. */ | |
1627 | if (bits (this_instr, 25, 27) == 3 && bit (this_instr, 4) == 1) | |
1628 | return 0; | |
c906108c | 1629 | |
0d39a070 DJ |
1630 | /* Stores. */ |
1631 | if (bit (this_instr, 20) == 0) | |
1632 | return 0; | |
2a451106 | 1633 | |
0d39a070 DJ |
1634 | /* Loads. */ |
1635 | if (bits (this_instr, 12, 15) == ARM_PC_REGNUM) | |
1636 | return 1; | |
1637 | else | |
1638 | return 0; | |
2a451106 | 1639 | |
0d39a070 DJ |
1640 | case 0x4: |
1641 | /* Load/store multiple. */ | |
1642 | if (bit (this_instr, 20) == 1 && bit (this_instr, 15) == 1) | |
1643 | return 1; | |
1644 | else | |
1645 | return 0; | |
2a451106 | 1646 | |
0d39a070 DJ |
1647 | case 0x5: |
1648 | /* Branch and branch with link. */ | |
1649 | return 1; | |
2a451106 | 1650 | |
0d39a070 DJ |
1651 | case 0x6: |
1652 | case 0x7: | |
1653 | /* Coprocessor transfers or SWIs can not affect PC. */ | |
1654 | return 0; | |
eb5492fa | 1655 | |
0d39a070 | 1656 | default: |
9b20d036 | 1657 | internal_error (__FILE__, __LINE__, _("bad value in switch")); |
0d39a070 DJ |
1658 | } |
1659 | } | |
c906108c | 1660 | |
0d39a070 DJ |
1661 | /* Analyze an ARM mode prologue starting at PROLOGUE_START and |
1662 | continuing no further than PROLOGUE_END. If CACHE is non-NULL, | |
1663 | fill it in. Return the first address not recognized as a prologue | |
1664 | instruction. | |
eb5492fa | 1665 | |
0d39a070 DJ |
1666 | We recognize all the instructions typically found in ARM prologues, |
1667 | plus harmless instructions which can be skipped (either for analysis | |
1668 | purposes, or a more restrictive set that can be skipped when finding | |
1669 | the end of the prologue). */ | |
1670 | ||
1671 | static CORE_ADDR | |
1672 | arm_analyze_prologue (struct gdbarch *gdbarch, | |
1673 | CORE_ADDR prologue_start, CORE_ADDR prologue_end, | |
1674 | struct arm_prologue_cache *cache) | |
1675 | { | |
1676 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
1677 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
1678 | int regno; | |
1679 | CORE_ADDR offset, current_pc; | |
1680 | pv_t regs[ARM_FPS_REGNUM]; | |
1681 | struct pv_area *stack; | |
1682 | struct cleanup *back_to; | |
1683 | int framereg, framesize; | |
1684 | CORE_ADDR unrecognized_pc = 0; | |
1685 | ||
1686 | /* Search the prologue looking for instructions that set up the | |
96baa820 | 1687 | frame pointer, adjust the stack pointer, and save registers. |
ed9a39eb | 1688 | |
96baa820 JM |
1689 | Be careful, however, and if it doesn't look like a prologue, |
1690 | don't try to scan it. If, for instance, a frameless function | |
1691 | begins with stmfd sp!, then we will tell ourselves there is | |
b8d5e71d | 1692 | a frame, which will confuse stack traceback, as well as "finish" |
96baa820 | 1693 | and other operations that rely on a knowledge of the stack |
0d39a070 | 1694 | traceback. */ |
d4473757 | 1695 | |
4be43953 DJ |
1696 | for (regno = 0; regno < ARM_FPS_REGNUM; regno++) |
1697 | regs[regno] = pv_register (regno, 0); | |
55f960e1 | 1698 | stack = make_pv_area (ARM_SP_REGNUM, gdbarch_addr_bit (gdbarch)); |
4be43953 DJ |
1699 | back_to = make_cleanup_free_pv_area (stack); |
1700 | ||
94c30b78 MS |
1701 | for (current_pc = prologue_start; |
1702 | current_pc < prologue_end; | |
f43845b3 | 1703 | current_pc += 4) |
96baa820 | 1704 | { |
e17a4113 UW |
1705 | unsigned int insn |
1706 | = read_memory_unsigned_integer (current_pc, 4, byte_order_for_code); | |
9d4fde75 | 1707 | |
94c30b78 | 1708 | if (insn == 0xe1a0c00d) /* mov ip, sp */ |
f43845b3 | 1709 | { |
4be43953 | 1710 | regs[ARM_IP_REGNUM] = regs[ARM_SP_REGNUM]; |
28cd8767 JG |
1711 | continue; |
1712 | } | |
0d39a070 DJ |
1713 | else if ((insn & 0xfff00000) == 0xe2800000 /* add Rd, Rn, #n */ |
1714 | && pv_is_register (regs[bits (insn, 16, 19)], ARM_SP_REGNUM)) | |
28cd8767 JG |
1715 | { |
1716 | unsigned imm = insn & 0xff; /* immediate value */ | |
1717 | unsigned rot = (insn & 0xf00) >> 7; /* rotate amount */ | |
0d39a070 | 1718 | int rd = bits (insn, 12, 15); |
28cd8767 | 1719 | imm = (imm >> rot) | (imm << (32 - rot)); |
0d39a070 | 1720 | regs[rd] = pv_add_constant (regs[bits (insn, 16, 19)], imm); |
28cd8767 JG |
1721 | continue; |
1722 | } | |
0d39a070 DJ |
1723 | else if ((insn & 0xfff00000) == 0xe2400000 /* sub Rd, Rn, #n */ |
1724 | && pv_is_register (regs[bits (insn, 16, 19)], ARM_SP_REGNUM)) | |
28cd8767 JG |
1725 | { |
1726 | unsigned imm = insn & 0xff; /* immediate value */ | |
1727 | unsigned rot = (insn & 0xf00) >> 7; /* rotate amount */ | |
0d39a070 | 1728 | int rd = bits (insn, 12, 15); |
28cd8767 | 1729 | imm = (imm >> rot) | (imm << (32 - rot)); |
0d39a070 | 1730 | regs[rd] = pv_add_constant (regs[bits (insn, 16, 19)], -imm); |
f43845b3 MS |
1731 | continue; |
1732 | } | |
0963b4bd MS |
1733 | else if ((insn & 0xffff0fff) == 0xe52d0004) /* str Rd, |
1734 | [sp, #-4]! */ | |
f43845b3 | 1735 | { |
4be43953 DJ |
1736 | if (pv_area_store_would_trash (stack, regs[ARM_SP_REGNUM])) |
1737 | break; | |
1738 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], -4); | |
0d39a070 DJ |
1739 | pv_area_store (stack, regs[ARM_SP_REGNUM], 4, |
1740 | regs[bits (insn, 12, 15)]); | |
f43845b3 MS |
1741 | continue; |
1742 | } | |
1743 | else if ((insn & 0xffff0000) == 0xe92d0000) | |
d4473757 KB |
1744 | /* stmfd sp!, {..., fp, ip, lr, pc} |
1745 | or | |
1746 | stmfd sp!, {a1, a2, a3, a4} */ | |
c906108c | 1747 | { |
d4473757 | 1748 | int mask = insn & 0xffff; |
ed9a39eb | 1749 | |
4be43953 DJ |
1750 | if (pv_area_store_would_trash (stack, regs[ARM_SP_REGNUM])) |
1751 | break; | |
1752 | ||
94c30b78 | 1753 | /* Calculate offsets of saved registers. */ |
34e8f22d | 1754 | for (regno = ARM_PC_REGNUM; regno >= 0; regno--) |
d4473757 KB |
1755 | if (mask & (1 << regno)) |
1756 | { | |
0963b4bd MS |
1757 | regs[ARM_SP_REGNUM] |
1758 | = pv_add_constant (regs[ARM_SP_REGNUM], -4); | |
4be43953 | 1759 | pv_area_store (stack, regs[ARM_SP_REGNUM], 4, regs[regno]); |
d4473757 KB |
1760 | } |
1761 | } | |
0d39a070 DJ |
1762 | else if ((insn & 0xffff0000) == 0xe54b0000 /* strb rx,[r11,#-n] */ |
1763 | || (insn & 0xffff00f0) == 0xe14b00b0 /* strh rx,[r11,#-n] */ | |
f8bf5763 | 1764 | || (insn & 0xffffc000) == 0xe50b0000) /* str rx,[r11,#-n] */ |
b8d5e71d MS |
1765 | { |
1766 | /* No need to add this to saved_regs -- it's just an arg reg. */ | |
1767 | continue; | |
1768 | } | |
0d39a070 DJ |
1769 | else if ((insn & 0xffff0000) == 0xe5cd0000 /* strb rx,[sp,#n] */ |
1770 | || (insn & 0xffff00f0) == 0xe1cd00b0 /* strh rx,[sp,#n] */ | |
f8bf5763 | 1771 | || (insn & 0xffffc000) == 0xe58d0000) /* str rx,[sp,#n] */ |
f43845b3 MS |
1772 | { |
1773 | /* No need to add this to saved_regs -- it's just an arg reg. */ | |
1774 | continue; | |
1775 | } | |
0963b4bd MS |
1776 | else if ((insn & 0xfff00000) == 0xe8800000 /* stm Rn, |
1777 | { registers } */ | |
0d39a070 DJ |
1778 | && pv_is_register (regs[bits (insn, 16, 19)], ARM_SP_REGNUM)) |
1779 | { | |
1780 | /* No need to add this to saved_regs -- it's just arg regs. */ | |
1781 | continue; | |
1782 | } | |
d4473757 KB |
1783 | else if ((insn & 0xfffff000) == 0xe24cb000) /* sub fp, ip #n */ |
1784 | { | |
94c30b78 MS |
1785 | unsigned imm = insn & 0xff; /* immediate value */ |
1786 | unsigned rot = (insn & 0xf00) >> 7; /* rotate amount */ | |
d4473757 | 1787 | imm = (imm >> rot) | (imm << (32 - rot)); |
4be43953 | 1788 | regs[ARM_FP_REGNUM] = pv_add_constant (regs[ARM_IP_REGNUM], -imm); |
d4473757 KB |
1789 | } |
1790 | else if ((insn & 0xfffff000) == 0xe24dd000) /* sub sp, sp #n */ | |
1791 | { | |
94c30b78 MS |
1792 | unsigned imm = insn & 0xff; /* immediate value */ |
1793 | unsigned rot = (insn & 0xf00) >> 7; /* rotate amount */ | |
d4473757 | 1794 | imm = (imm >> rot) | (imm << (32 - rot)); |
4be43953 | 1795 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], -imm); |
d4473757 | 1796 | } |
0963b4bd MS |
1797 | else if ((insn & 0xffff7fff) == 0xed6d0103 /* stfe f?, |
1798 | [sp, -#c]! */ | |
2af46ca0 | 1799 | && gdbarch_tdep (gdbarch)->have_fpa_registers) |
d4473757 | 1800 | { |
4be43953 DJ |
1801 | if (pv_area_store_would_trash (stack, regs[ARM_SP_REGNUM])) |
1802 | break; | |
1803 | ||
1804 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], -12); | |
34e8f22d | 1805 | regno = ARM_F0_REGNUM + ((insn >> 12) & 0x07); |
4be43953 | 1806 | pv_area_store (stack, regs[ARM_SP_REGNUM], 12, regs[regno]); |
d4473757 | 1807 | } |
0963b4bd MS |
1808 | else if ((insn & 0xffbf0fff) == 0xec2d0200 /* sfmfd f0, 4, |
1809 | [sp!] */ | |
2af46ca0 | 1810 | && gdbarch_tdep (gdbarch)->have_fpa_registers) |
d4473757 KB |
1811 | { |
1812 | int n_saved_fp_regs; | |
1813 | unsigned int fp_start_reg, fp_bound_reg; | |
1814 | ||
4be43953 DJ |
1815 | if (pv_area_store_would_trash (stack, regs[ARM_SP_REGNUM])) |
1816 | break; | |
1817 | ||
94c30b78 | 1818 | if ((insn & 0x800) == 0x800) /* N0 is set */ |
96baa820 | 1819 | { |
d4473757 KB |
1820 | if ((insn & 0x40000) == 0x40000) /* N1 is set */ |
1821 | n_saved_fp_regs = 3; | |
1822 | else | |
1823 | n_saved_fp_regs = 1; | |
96baa820 | 1824 | } |
d4473757 | 1825 | else |
96baa820 | 1826 | { |
d4473757 KB |
1827 | if ((insn & 0x40000) == 0x40000) /* N1 is set */ |
1828 | n_saved_fp_regs = 2; | |
1829 | else | |
1830 | n_saved_fp_regs = 4; | |
96baa820 | 1831 | } |
d4473757 | 1832 | |
34e8f22d | 1833 | fp_start_reg = ARM_F0_REGNUM + ((insn >> 12) & 0x7); |
d4473757 KB |
1834 | fp_bound_reg = fp_start_reg + n_saved_fp_regs; |
1835 | for (; fp_start_reg < fp_bound_reg; fp_start_reg++) | |
96baa820 | 1836 | { |
4be43953 DJ |
1837 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], -12); |
1838 | pv_area_store (stack, regs[ARM_SP_REGNUM], 12, | |
1839 | regs[fp_start_reg++]); | |
96baa820 | 1840 | } |
c906108c | 1841 | } |
0d39a070 DJ |
1842 | else if ((insn & 0xff000000) == 0xeb000000 && cache == NULL) /* bl */ |
1843 | { | |
1844 | /* Allow some special function calls when skipping the | |
1845 | prologue; GCC generates these before storing arguments to | |
1846 | the stack. */ | |
1847 | CORE_ADDR dest = BranchDest (current_pc, insn); | |
1848 | ||
e0634ccf | 1849 | if (skip_prologue_function (gdbarch, dest, 0)) |
0d39a070 DJ |
1850 | continue; |
1851 | else | |
1852 | break; | |
1853 | } | |
d4473757 | 1854 | else if ((insn & 0xf0000000) != 0xe0000000) |
0963b4bd | 1855 | break; /* Condition not true, exit early. */ |
0d39a070 DJ |
1856 | else if (arm_instruction_changes_pc (insn)) |
1857 | /* Don't scan past anything that might change control flow. */ | |
1858 | break; | |
d19f7eee UW |
1859 | else if ((insn & 0xfe500000) == 0xe8100000 /* ldm */ |
1860 | && pv_is_register (regs[bits (insn, 16, 19)], ARM_SP_REGNUM)) | |
1861 | /* Ignore block loads from the stack, potentially copying | |
1862 | parameters from memory. */ | |
1863 | continue; | |
1864 | else if ((insn & 0xfc500000) == 0xe4100000 | |
1865 | && pv_is_register (regs[bits (insn, 16, 19)], ARM_SP_REGNUM)) | |
1866 | /* Similarly ignore single loads from the stack. */ | |
1867 | continue; | |
0d39a070 DJ |
1868 | else if ((insn & 0xffff0ff0) == 0xe1a00000) |
1869 | /* MOV Rd, Rm. Skip register copies, i.e. saves to another | |
1870 | register instead of the stack. */ | |
d4473757 | 1871 | continue; |
0d39a070 DJ |
1872 | else |
1873 | { | |
1874 | /* The optimizer might shove anything into the prologue, | |
1875 | so we just skip what we don't recognize. */ | |
1876 | unrecognized_pc = current_pc; | |
1877 | continue; | |
1878 | } | |
c906108c SS |
1879 | } |
1880 | ||
0d39a070 DJ |
1881 | if (unrecognized_pc == 0) |
1882 | unrecognized_pc = current_pc; | |
1883 | ||
4be43953 DJ |
1884 | /* The frame size is just the distance from the frame register |
1885 | to the original stack pointer. */ | |
1886 | if (pv_is_register (regs[ARM_FP_REGNUM], ARM_SP_REGNUM)) | |
1887 | { | |
1888 | /* Frame pointer is fp. */ | |
0d39a070 DJ |
1889 | framereg = ARM_FP_REGNUM; |
1890 | framesize = -regs[ARM_FP_REGNUM].k; | |
4be43953 | 1891 | } |
72a2e3dc | 1892 | else |
4be43953 DJ |
1893 | { |
1894 | /* Try the stack pointer... this is a bit desperate. */ | |
0d39a070 DJ |
1895 | framereg = ARM_SP_REGNUM; |
1896 | framesize = -regs[ARM_SP_REGNUM].k; | |
4be43953 | 1897 | } |
4be43953 | 1898 | |
0d39a070 DJ |
1899 | if (cache) |
1900 | { | |
1901 | cache->framereg = framereg; | |
1902 | cache->framesize = framesize; | |
1903 | ||
1904 | for (regno = 0; regno < ARM_FPS_REGNUM; regno++) | |
1905 | if (pv_area_find_reg (stack, gdbarch, regno, &offset)) | |
1906 | cache->saved_regs[regno].addr = offset; | |
1907 | } | |
1908 | ||
1909 | if (arm_debug) | |
1910 | fprintf_unfiltered (gdb_stdlog, "Prologue scan stopped at %s\n", | |
1911 | paddress (gdbarch, unrecognized_pc)); | |
4be43953 DJ |
1912 | |
1913 | do_cleanups (back_to); | |
0d39a070 DJ |
1914 | return unrecognized_pc; |
1915 | } | |
1916 | ||
1917 | static void | |
1918 | arm_scan_prologue (struct frame_info *this_frame, | |
1919 | struct arm_prologue_cache *cache) | |
1920 | { | |
1921 | struct gdbarch *gdbarch = get_frame_arch (this_frame); | |
1922 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
1923 | int regno; | |
1924 | CORE_ADDR prologue_start, prologue_end, current_pc; | |
1925 | CORE_ADDR prev_pc = get_frame_pc (this_frame); | |
1926 | CORE_ADDR block_addr = get_frame_address_in_block (this_frame); | |
1927 | pv_t regs[ARM_FPS_REGNUM]; | |
1928 | struct pv_area *stack; | |
1929 | struct cleanup *back_to; | |
1930 | CORE_ADDR offset; | |
1931 | ||
1932 | /* Assume there is no frame until proven otherwise. */ | |
1933 | cache->framereg = ARM_SP_REGNUM; | |
1934 | cache->framesize = 0; | |
1935 | ||
1936 | /* Check for Thumb prologue. */ | |
1937 | if (arm_frame_is_thumb (this_frame)) | |
1938 | { | |
1939 | thumb_scan_prologue (gdbarch, prev_pc, block_addr, cache); | |
1940 | return; | |
1941 | } | |
1942 | ||
1943 | /* Find the function prologue. If we can't find the function in | |
1944 | the symbol table, peek in the stack frame to find the PC. */ | |
1945 | if (find_pc_partial_function (block_addr, NULL, &prologue_start, | |
1946 | &prologue_end)) | |
1947 | { | |
1948 | /* One way to find the end of the prologue (which works well | |
1949 | for unoptimized code) is to do the following: | |
1950 | ||
1951 | struct symtab_and_line sal = find_pc_line (prologue_start, 0); | |
1952 | ||
1953 | if (sal.line == 0) | |
1954 | prologue_end = prev_pc; | |
1955 | else if (sal.end < prologue_end) | |
1956 | prologue_end = sal.end; | |
1957 | ||
1958 | This mechanism is very accurate so long as the optimizer | |
1959 | doesn't move any instructions from the function body into the | |
1960 | prologue. If this happens, sal.end will be the last | |
1961 | instruction in the first hunk of prologue code just before | |
1962 | the first instruction that the scheduler has moved from | |
1963 | the body to the prologue. | |
1964 | ||
1965 | In order to make sure that we scan all of the prologue | |
1966 | instructions, we use a slightly less accurate mechanism which | |
1967 | may scan more than necessary. To help compensate for this | |
1968 | lack of accuracy, the prologue scanning loop below contains | |
1969 | several clauses which'll cause the loop to terminate early if | |
1970 | an implausible prologue instruction is encountered. | |
1971 | ||
1972 | The expression | |
1973 | ||
1974 | prologue_start + 64 | |
1975 | ||
1976 | is a suitable endpoint since it accounts for the largest | |
1977 | possible prologue plus up to five instructions inserted by | |
1978 | the scheduler. */ | |
1979 | ||
1980 | if (prologue_end > prologue_start + 64) | |
1981 | { | |
1982 | prologue_end = prologue_start + 64; /* See above. */ | |
1983 | } | |
1984 | } | |
1985 | else | |
1986 | { | |
1987 | /* We have no symbol information. Our only option is to assume this | |
1988 | function has a standard stack frame and the normal frame register. | |
1989 | Then, we can find the value of our frame pointer on entrance to | |
1990 | the callee (or at the present moment if this is the innermost frame). | |
1991 | The value stored there should be the address of the stmfd + 8. */ | |
1992 | CORE_ADDR frame_loc; | |
1993 | LONGEST return_value; | |
1994 | ||
1995 | frame_loc = get_frame_register_unsigned (this_frame, ARM_FP_REGNUM); | |
1996 | if (!safe_read_memory_integer (frame_loc, 4, byte_order, &return_value)) | |
1997 | return; | |
1998 | else | |
1999 | { | |
2000 | prologue_start = gdbarch_addr_bits_remove | |
2001 | (gdbarch, return_value) - 8; | |
2002 | prologue_end = prologue_start + 64; /* See above. */ | |
2003 | } | |
2004 | } | |
2005 | ||
2006 | if (prev_pc < prologue_end) | |
2007 | prologue_end = prev_pc; | |
2008 | ||
2009 | arm_analyze_prologue (gdbarch, prologue_start, prologue_end, cache); | |
c906108c SS |
2010 | } |
2011 | ||
eb5492fa | 2012 | static struct arm_prologue_cache * |
a262aec2 | 2013 | arm_make_prologue_cache (struct frame_info *this_frame) |
c906108c | 2014 | { |
eb5492fa DJ |
2015 | int reg; |
2016 | struct arm_prologue_cache *cache; | |
2017 | CORE_ADDR unwound_fp; | |
c5aa993b | 2018 | |
35d5d4ee | 2019 | cache = FRAME_OBSTACK_ZALLOC (struct arm_prologue_cache); |
a262aec2 | 2020 | cache->saved_regs = trad_frame_alloc_saved_regs (this_frame); |
c906108c | 2021 | |
a262aec2 | 2022 | arm_scan_prologue (this_frame, cache); |
848cfffb | 2023 | |
a262aec2 | 2024 | unwound_fp = get_frame_register_unsigned (this_frame, cache->framereg); |
eb5492fa DJ |
2025 | if (unwound_fp == 0) |
2026 | return cache; | |
c906108c | 2027 | |
4be43953 | 2028 | cache->prev_sp = unwound_fp + cache->framesize; |
c906108c | 2029 | |
eb5492fa DJ |
2030 | /* Calculate actual addresses of saved registers using offsets |
2031 | determined by arm_scan_prologue. */ | |
a262aec2 | 2032 | for (reg = 0; reg < gdbarch_num_regs (get_frame_arch (this_frame)); reg++) |
e28a332c | 2033 | if (trad_frame_addr_p (cache->saved_regs, reg)) |
eb5492fa DJ |
2034 | cache->saved_regs[reg].addr += cache->prev_sp; |
2035 | ||
2036 | return cache; | |
c906108c SS |
2037 | } |
2038 | ||
eb5492fa DJ |
2039 | /* Our frame ID for a normal frame is the current function's starting PC |
2040 | and the caller's SP when we were called. */ | |
c906108c | 2041 | |
148754e5 | 2042 | static void |
a262aec2 | 2043 | arm_prologue_this_id (struct frame_info *this_frame, |
eb5492fa DJ |
2044 | void **this_cache, |
2045 | struct frame_id *this_id) | |
c906108c | 2046 | { |
eb5492fa DJ |
2047 | struct arm_prologue_cache *cache; |
2048 | struct frame_id id; | |
2c404490 | 2049 | CORE_ADDR pc, func; |
f079148d | 2050 | |
eb5492fa | 2051 | if (*this_cache == NULL) |
a262aec2 | 2052 | *this_cache = arm_make_prologue_cache (this_frame); |
eb5492fa | 2053 | cache = *this_cache; |
2a451106 | 2054 | |
2c404490 DJ |
2055 | /* This is meant to halt the backtrace at "_start". */ |
2056 | pc = get_frame_pc (this_frame); | |
2057 | if (pc <= gdbarch_tdep (get_frame_arch (this_frame))->lowest_pc) | |
eb5492fa | 2058 | return; |
5a203e44 | 2059 | |
eb5492fa DJ |
2060 | /* If we've hit a wall, stop. */ |
2061 | if (cache->prev_sp == 0) | |
2062 | return; | |
24de872b | 2063 | |
0e9e9abd UW |
2064 | /* Use function start address as part of the frame ID. If we cannot |
2065 | identify the start address (due to missing symbol information), | |
2066 | fall back to just using the current PC. */ | |
2c404490 | 2067 | func = get_frame_func (this_frame); |
0e9e9abd UW |
2068 | if (!func) |
2069 | func = pc; | |
2070 | ||
eb5492fa | 2071 | id = frame_id_build (cache->prev_sp, func); |
eb5492fa | 2072 | *this_id = id; |
c906108c SS |
2073 | } |
2074 | ||
a262aec2 DJ |
2075 | static struct value * |
2076 | arm_prologue_prev_register (struct frame_info *this_frame, | |
eb5492fa | 2077 | void **this_cache, |
a262aec2 | 2078 | int prev_regnum) |
24de872b | 2079 | { |
24568a2c | 2080 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
24de872b DJ |
2081 | struct arm_prologue_cache *cache; |
2082 | ||
eb5492fa | 2083 | if (*this_cache == NULL) |
a262aec2 | 2084 | *this_cache = arm_make_prologue_cache (this_frame); |
eb5492fa | 2085 | cache = *this_cache; |
24de872b | 2086 | |
eb5492fa | 2087 | /* If we are asked to unwind the PC, then we need to return the LR |
b39cc962 DJ |
2088 | instead. The prologue may save PC, but it will point into this |
2089 | frame's prologue, not the next frame's resume location. Also | |
2090 | strip the saved T bit. A valid LR may have the low bit set, but | |
2091 | a valid PC never does. */ | |
eb5492fa | 2092 | if (prev_regnum == ARM_PC_REGNUM) |
b39cc962 DJ |
2093 | { |
2094 | CORE_ADDR lr; | |
2095 | ||
2096 | lr = frame_unwind_register_unsigned (this_frame, ARM_LR_REGNUM); | |
2097 | return frame_unwind_got_constant (this_frame, prev_regnum, | |
24568a2c | 2098 | arm_addr_bits_remove (gdbarch, lr)); |
b39cc962 | 2099 | } |
24de872b | 2100 | |
eb5492fa | 2101 | /* SP is generally not saved to the stack, but this frame is |
a262aec2 | 2102 | identified by the next frame's stack pointer at the time of the call. |
eb5492fa DJ |
2103 | The value was already reconstructed into PREV_SP. */ |
2104 | if (prev_regnum == ARM_SP_REGNUM) | |
a262aec2 | 2105 | return frame_unwind_got_constant (this_frame, prev_regnum, cache->prev_sp); |
eb5492fa | 2106 | |
b39cc962 DJ |
2107 | /* The CPSR may have been changed by the call instruction and by the |
2108 | called function. The only bit we can reconstruct is the T bit, | |
2109 | by checking the low bit of LR as of the call. This is a reliable | |
2110 | indicator of Thumb-ness except for some ARM v4T pre-interworking | |
2111 | Thumb code, which could get away with a clear low bit as long as | |
2112 | the called function did not use bx. Guess that all other | |
2113 | bits are unchanged; the condition flags are presumably lost, | |
2114 | but the processor status is likely valid. */ | |
2115 | if (prev_regnum == ARM_PS_REGNUM) | |
2116 | { | |
2117 | CORE_ADDR lr, cpsr; | |
9779414d | 2118 | ULONGEST t_bit = arm_psr_thumb_bit (gdbarch); |
b39cc962 DJ |
2119 | |
2120 | cpsr = get_frame_register_unsigned (this_frame, prev_regnum); | |
2121 | lr = frame_unwind_register_unsigned (this_frame, ARM_LR_REGNUM); | |
2122 | if (IS_THUMB_ADDR (lr)) | |
9779414d | 2123 | cpsr |= t_bit; |
b39cc962 | 2124 | else |
9779414d | 2125 | cpsr &= ~t_bit; |
b39cc962 DJ |
2126 | return frame_unwind_got_constant (this_frame, prev_regnum, cpsr); |
2127 | } | |
2128 | ||
a262aec2 DJ |
2129 | return trad_frame_get_prev_register (this_frame, cache->saved_regs, |
2130 | prev_regnum); | |
eb5492fa DJ |
2131 | } |
2132 | ||
2133 | struct frame_unwind arm_prologue_unwind = { | |
2134 | NORMAL_FRAME, | |
8fbca658 | 2135 | default_frame_unwind_stop_reason, |
eb5492fa | 2136 | arm_prologue_this_id, |
a262aec2 DJ |
2137 | arm_prologue_prev_register, |
2138 | NULL, | |
2139 | default_frame_sniffer | |
eb5492fa DJ |
2140 | }; |
2141 | ||
0e9e9abd UW |
2142 | /* Maintain a list of ARM exception table entries per objfile, similar to the |
2143 | list of mapping symbols. We only cache entries for standard ARM-defined | |
2144 | personality routines; the cache will contain only the frame unwinding | |
2145 | instructions associated with the entry (not the descriptors). */ | |
2146 | ||
2147 | static const struct objfile_data *arm_exidx_data_key; | |
2148 | ||
2149 | struct arm_exidx_entry | |
2150 | { | |
2151 | bfd_vma addr; | |
2152 | gdb_byte *entry; | |
2153 | }; | |
2154 | typedef struct arm_exidx_entry arm_exidx_entry_s; | |
2155 | DEF_VEC_O(arm_exidx_entry_s); | |
2156 | ||
2157 | struct arm_exidx_data | |
2158 | { | |
2159 | VEC(arm_exidx_entry_s) **section_maps; | |
2160 | }; | |
2161 | ||
2162 | static void | |
2163 | arm_exidx_data_free (struct objfile *objfile, void *arg) | |
2164 | { | |
2165 | struct arm_exidx_data *data = arg; | |
2166 | unsigned int i; | |
2167 | ||
2168 | for (i = 0; i < objfile->obfd->section_count; i++) | |
2169 | VEC_free (arm_exidx_entry_s, data->section_maps[i]); | |
2170 | } | |
2171 | ||
2172 | static inline int | |
2173 | arm_compare_exidx_entries (const struct arm_exidx_entry *lhs, | |
2174 | const struct arm_exidx_entry *rhs) | |
2175 | { | |
2176 | return lhs->addr < rhs->addr; | |
2177 | } | |
2178 | ||
2179 | static struct obj_section * | |
2180 | arm_obj_section_from_vma (struct objfile *objfile, bfd_vma vma) | |
2181 | { | |
2182 | struct obj_section *osect; | |
2183 | ||
2184 | ALL_OBJFILE_OSECTIONS (objfile, osect) | |
2185 | if (bfd_get_section_flags (objfile->obfd, | |
2186 | osect->the_bfd_section) & SEC_ALLOC) | |
2187 | { | |
2188 | bfd_vma start, size; | |
2189 | start = bfd_get_section_vma (objfile->obfd, osect->the_bfd_section); | |
2190 | size = bfd_get_section_size (osect->the_bfd_section); | |
2191 | ||
2192 | if (start <= vma && vma < start + size) | |
2193 | return osect; | |
2194 | } | |
2195 | ||
2196 | return NULL; | |
2197 | } | |
2198 | ||
2199 | /* Parse contents of exception table and exception index sections | |
2200 | of OBJFILE, and fill in the exception table entry cache. | |
2201 | ||
2202 | For each entry that refers to a standard ARM-defined personality | |
2203 | routine, extract the frame unwinding instructions (from either | |
2204 | the index or the table section). The unwinding instructions | |
2205 | are normalized by: | |
2206 | - extracting them from the rest of the table data | |
2207 | - converting to host endianness | |
2208 | - appending the implicit 0xb0 ("Finish") code | |
2209 | ||
2210 | The extracted and normalized instructions are stored for later | |
2211 | retrieval by the arm_find_exidx_entry routine. */ | |
2212 | ||
2213 | static void | |
2214 | arm_exidx_new_objfile (struct objfile *objfile) | |
2215 | { | |
3bb47e8b | 2216 | struct cleanup *cleanups; |
0e9e9abd UW |
2217 | struct arm_exidx_data *data; |
2218 | asection *exidx, *extab; | |
2219 | bfd_vma exidx_vma = 0, extab_vma = 0; | |
2220 | bfd_size_type exidx_size = 0, extab_size = 0; | |
2221 | gdb_byte *exidx_data = NULL, *extab_data = NULL; | |
2222 | LONGEST i; | |
2223 | ||
2224 | /* If we've already touched this file, do nothing. */ | |
2225 | if (!objfile || objfile_data (objfile, arm_exidx_data_key) != NULL) | |
2226 | return; | |
3bb47e8b | 2227 | cleanups = make_cleanup (null_cleanup, NULL); |
0e9e9abd UW |
2228 | |
2229 | /* Read contents of exception table and index. */ | |
2230 | exidx = bfd_get_section_by_name (objfile->obfd, ".ARM.exidx"); | |
2231 | if (exidx) | |
2232 | { | |
2233 | exidx_vma = bfd_section_vma (objfile->obfd, exidx); | |
2234 | exidx_size = bfd_get_section_size (exidx); | |
2235 | exidx_data = xmalloc (exidx_size); | |
2236 | make_cleanup (xfree, exidx_data); | |
2237 | ||
2238 | if (!bfd_get_section_contents (objfile->obfd, exidx, | |
2239 | exidx_data, 0, exidx_size)) | |
2240 | { | |
2241 | do_cleanups (cleanups); | |
2242 | return; | |
2243 | } | |
2244 | } | |
2245 | ||
2246 | extab = bfd_get_section_by_name (objfile->obfd, ".ARM.extab"); | |
2247 | if (extab) | |
2248 | { | |
2249 | extab_vma = bfd_section_vma (objfile->obfd, extab); | |
2250 | extab_size = bfd_get_section_size (extab); | |
2251 | extab_data = xmalloc (extab_size); | |
2252 | make_cleanup (xfree, extab_data); | |
2253 | ||
2254 | if (!bfd_get_section_contents (objfile->obfd, extab, | |
2255 | extab_data, 0, extab_size)) | |
2256 | { | |
2257 | do_cleanups (cleanups); | |
2258 | return; | |
2259 | } | |
2260 | } | |
2261 | ||
2262 | /* Allocate exception table data structure. */ | |
2263 | data = OBSTACK_ZALLOC (&objfile->objfile_obstack, struct arm_exidx_data); | |
2264 | set_objfile_data (objfile, arm_exidx_data_key, data); | |
2265 | data->section_maps = OBSTACK_CALLOC (&objfile->objfile_obstack, | |
2266 | objfile->obfd->section_count, | |
2267 | VEC(arm_exidx_entry_s) *); | |
2268 | ||
2269 | /* Fill in exception table. */ | |
2270 | for (i = 0; i < exidx_size / 8; i++) | |
2271 | { | |
2272 | struct arm_exidx_entry new_exidx_entry; | |
2273 | bfd_vma idx = bfd_h_get_32 (objfile->obfd, exidx_data + i * 8); | |
2274 | bfd_vma val = bfd_h_get_32 (objfile->obfd, exidx_data + i * 8 + 4); | |
2275 | bfd_vma addr = 0, word = 0; | |
2276 | int n_bytes = 0, n_words = 0; | |
2277 | struct obj_section *sec; | |
2278 | gdb_byte *entry = NULL; | |
2279 | ||
2280 | /* Extract address of start of function. */ | |
2281 | idx = ((idx & 0x7fffffff) ^ 0x40000000) - 0x40000000; | |
2282 | idx += exidx_vma + i * 8; | |
2283 | ||
2284 | /* Find section containing function and compute section offset. */ | |
2285 | sec = arm_obj_section_from_vma (objfile, idx); | |
2286 | if (sec == NULL) | |
2287 | continue; | |
2288 | idx -= bfd_get_section_vma (objfile->obfd, sec->the_bfd_section); | |
2289 | ||
2290 | /* Determine address of exception table entry. */ | |
2291 | if (val == 1) | |
2292 | { | |
2293 | /* EXIDX_CANTUNWIND -- no exception table entry present. */ | |
2294 | } | |
2295 | else if ((val & 0xff000000) == 0x80000000) | |
2296 | { | |
2297 | /* Exception table entry embedded in .ARM.exidx | |
2298 | -- must be short form. */ | |
2299 | word = val; | |
2300 | n_bytes = 3; | |
2301 | } | |
2302 | else if (!(val & 0x80000000)) | |
2303 | { | |
2304 | /* Exception table entry in .ARM.extab. */ | |
2305 | addr = ((val & 0x7fffffff) ^ 0x40000000) - 0x40000000; | |
2306 | addr += exidx_vma + i * 8 + 4; | |
2307 | ||
2308 | if (addr >= extab_vma && addr + 4 <= extab_vma + extab_size) | |
2309 | { | |
2310 | word = bfd_h_get_32 (objfile->obfd, | |
2311 | extab_data + addr - extab_vma); | |
2312 | addr += 4; | |
2313 | ||
2314 | if ((word & 0xff000000) == 0x80000000) | |
2315 | { | |
2316 | /* Short form. */ | |
2317 | n_bytes = 3; | |
2318 | } | |
2319 | else if ((word & 0xff000000) == 0x81000000 | |
2320 | || (word & 0xff000000) == 0x82000000) | |
2321 | { | |
2322 | /* Long form. */ | |
2323 | n_bytes = 2; | |
2324 | n_words = ((word >> 16) & 0xff); | |
2325 | } | |
2326 | else if (!(word & 0x80000000)) | |
2327 | { | |
2328 | bfd_vma pers; | |
2329 | struct obj_section *pers_sec; | |
2330 | int gnu_personality = 0; | |
2331 | ||
2332 | /* Custom personality routine. */ | |
2333 | pers = ((word & 0x7fffffff) ^ 0x40000000) - 0x40000000; | |
2334 | pers = UNMAKE_THUMB_ADDR (pers + addr - 4); | |
2335 | ||
2336 | /* Check whether we've got one of the variants of the | |
2337 | GNU personality routines. */ | |
2338 | pers_sec = arm_obj_section_from_vma (objfile, pers); | |
2339 | if (pers_sec) | |
2340 | { | |
2341 | static const char *personality[] = | |
2342 | { | |
2343 | "__gcc_personality_v0", | |
2344 | "__gxx_personality_v0", | |
2345 | "__gcj_personality_v0", | |
2346 | "__gnu_objc_personality_v0", | |
2347 | NULL | |
2348 | }; | |
2349 | ||
2350 | CORE_ADDR pc = pers + obj_section_offset (pers_sec); | |
2351 | int k; | |
2352 | ||
2353 | for (k = 0; personality[k]; k++) | |
2354 | if (lookup_minimal_symbol_by_pc_name | |
2355 | (pc, personality[k], objfile)) | |
2356 | { | |
2357 | gnu_personality = 1; | |
2358 | break; | |
2359 | } | |
2360 | } | |
2361 | ||
2362 | /* If so, the next word contains a word count in the high | |
2363 | byte, followed by the same unwind instructions as the | |
2364 | pre-defined forms. */ | |
2365 | if (gnu_personality | |
2366 | && addr + 4 <= extab_vma + extab_size) | |
2367 | { | |
2368 | word = bfd_h_get_32 (objfile->obfd, | |
2369 | extab_data + addr - extab_vma); | |
2370 | addr += 4; | |
2371 | n_bytes = 3; | |
2372 | n_words = ((word >> 24) & 0xff); | |
2373 | } | |
2374 | } | |
2375 | } | |
2376 | } | |
2377 | ||
2378 | /* Sanity check address. */ | |
2379 | if (n_words) | |
2380 | if (addr < extab_vma || addr + 4 * n_words > extab_vma + extab_size) | |
2381 | n_words = n_bytes = 0; | |
2382 | ||
2383 | /* The unwind instructions reside in WORD (only the N_BYTES least | |
2384 | significant bytes are valid), followed by N_WORDS words in the | |
2385 | extab section starting at ADDR. */ | |
2386 | if (n_bytes || n_words) | |
2387 | { | |
2388 | gdb_byte *p = entry = obstack_alloc (&objfile->objfile_obstack, | |
2389 | n_bytes + n_words * 4 + 1); | |
2390 | ||
2391 | while (n_bytes--) | |
2392 | *p++ = (gdb_byte) ((word >> (8 * n_bytes)) & 0xff); | |
2393 | ||
2394 | while (n_words--) | |
2395 | { | |
2396 | word = bfd_h_get_32 (objfile->obfd, | |
2397 | extab_data + addr - extab_vma); | |
2398 | addr += 4; | |
2399 | ||
2400 | *p++ = (gdb_byte) ((word >> 24) & 0xff); | |
2401 | *p++ = (gdb_byte) ((word >> 16) & 0xff); | |
2402 | *p++ = (gdb_byte) ((word >> 8) & 0xff); | |
2403 | *p++ = (gdb_byte) (word & 0xff); | |
2404 | } | |
2405 | ||
2406 | /* Implied "Finish" to terminate the list. */ | |
2407 | *p++ = 0xb0; | |
2408 | } | |
2409 | ||
2410 | /* Push entry onto vector. They are guaranteed to always | |
2411 | appear in order of increasing addresses. */ | |
2412 | new_exidx_entry.addr = idx; | |
2413 | new_exidx_entry.entry = entry; | |
2414 | VEC_safe_push (arm_exidx_entry_s, | |
2415 | data->section_maps[sec->the_bfd_section->index], | |
2416 | &new_exidx_entry); | |
2417 | } | |
2418 | ||
2419 | do_cleanups (cleanups); | |
2420 | } | |
2421 | ||
2422 | /* Search for the exception table entry covering MEMADDR. If one is found, | |
2423 | return a pointer to its data. Otherwise, return 0. If START is non-NULL, | |
2424 | set *START to the start of the region covered by this entry. */ | |
2425 | ||
2426 | static gdb_byte * | |
2427 | arm_find_exidx_entry (CORE_ADDR memaddr, CORE_ADDR *start) | |
2428 | { | |
2429 | struct obj_section *sec; | |
2430 | ||
2431 | sec = find_pc_section (memaddr); | |
2432 | if (sec != NULL) | |
2433 | { | |
2434 | struct arm_exidx_data *data; | |
2435 | VEC(arm_exidx_entry_s) *map; | |
2436 | struct arm_exidx_entry map_key = { memaddr - obj_section_addr (sec), 0 }; | |
2437 | unsigned int idx; | |
2438 | ||
2439 | data = objfile_data (sec->objfile, arm_exidx_data_key); | |
2440 | if (data != NULL) | |
2441 | { | |
2442 | map = data->section_maps[sec->the_bfd_section->index]; | |
2443 | if (!VEC_empty (arm_exidx_entry_s, map)) | |
2444 | { | |
2445 | struct arm_exidx_entry *map_sym; | |
2446 | ||
2447 | idx = VEC_lower_bound (arm_exidx_entry_s, map, &map_key, | |
2448 | arm_compare_exidx_entries); | |
2449 | ||
2450 | /* VEC_lower_bound finds the earliest ordered insertion | |
2451 | point. If the following symbol starts at this exact | |
2452 | address, we use that; otherwise, the preceding | |
2453 | exception table entry covers this address. */ | |
2454 | if (idx < VEC_length (arm_exidx_entry_s, map)) | |
2455 | { | |
2456 | map_sym = VEC_index (arm_exidx_entry_s, map, idx); | |
2457 | if (map_sym->addr == map_key.addr) | |
2458 | { | |
2459 | if (start) | |
2460 | *start = map_sym->addr + obj_section_addr (sec); | |
2461 | return map_sym->entry; | |
2462 | } | |
2463 | } | |
2464 | ||
2465 | if (idx > 0) | |
2466 | { | |
2467 | map_sym = VEC_index (arm_exidx_entry_s, map, idx - 1); | |
2468 | if (start) | |
2469 | *start = map_sym->addr + obj_section_addr (sec); | |
2470 | return map_sym->entry; | |
2471 | } | |
2472 | } | |
2473 | } | |
2474 | } | |
2475 | ||
2476 | return NULL; | |
2477 | } | |
2478 | ||
2479 | /* Given the current frame THIS_FRAME, and its associated frame unwinding | |
2480 | instruction list from the ARM exception table entry ENTRY, allocate and | |
2481 | return a prologue cache structure describing how to unwind this frame. | |
2482 | ||
2483 | Return NULL if the unwinding instruction list contains a "spare", | |
2484 | "reserved" or "refuse to unwind" instruction as defined in section | |
2485 | "9.3 Frame unwinding instructions" of the "Exception Handling ABI | |
2486 | for the ARM Architecture" document. */ | |
2487 | ||
2488 | static struct arm_prologue_cache * | |
2489 | arm_exidx_fill_cache (struct frame_info *this_frame, gdb_byte *entry) | |
2490 | { | |
2491 | CORE_ADDR vsp = 0; | |
2492 | int vsp_valid = 0; | |
2493 | ||
2494 | struct arm_prologue_cache *cache; | |
2495 | cache = FRAME_OBSTACK_ZALLOC (struct arm_prologue_cache); | |
2496 | cache->saved_regs = trad_frame_alloc_saved_regs (this_frame); | |
2497 | ||
2498 | for (;;) | |
2499 | { | |
2500 | gdb_byte insn; | |
2501 | ||
2502 | /* Whenever we reload SP, we actually have to retrieve its | |
2503 | actual value in the current frame. */ | |
2504 | if (!vsp_valid) | |
2505 | { | |
2506 | if (trad_frame_realreg_p (cache->saved_regs, ARM_SP_REGNUM)) | |
2507 | { | |
2508 | int reg = cache->saved_regs[ARM_SP_REGNUM].realreg; | |
2509 | vsp = get_frame_register_unsigned (this_frame, reg); | |
2510 | } | |
2511 | else | |
2512 | { | |
2513 | CORE_ADDR addr = cache->saved_regs[ARM_SP_REGNUM].addr; | |
2514 | vsp = get_frame_memory_unsigned (this_frame, addr, 4); | |
2515 | } | |
2516 | ||
2517 | vsp_valid = 1; | |
2518 | } | |
2519 | ||
2520 | /* Decode next unwind instruction. */ | |
2521 | insn = *entry++; | |
2522 | ||
2523 | if ((insn & 0xc0) == 0) | |
2524 | { | |
2525 | int offset = insn & 0x3f; | |
2526 | vsp += (offset << 2) + 4; | |
2527 | } | |
2528 | else if ((insn & 0xc0) == 0x40) | |
2529 | { | |
2530 | int offset = insn & 0x3f; | |
2531 | vsp -= (offset << 2) + 4; | |
2532 | } | |
2533 | else if ((insn & 0xf0) == 0x80) | |
2534 | { | |
2535 | int mask = ((insn & 0xf) << 8) | *entry++; | |
2536 | int i; | |
2537 | ||
2538 | /* The special case of an all-zero mask identifies | |
2539 | "Refuse to unwind". We return NULL to fall back | |
2540 | to the prologue analyzer. */ | |
2541 | if (mask == 0) | |
2542 | return NULL; | |
2543 | ||
2544 | /* Pop registers r4..r15 under mask. */ | |
2545 | for (i = 0; i < 12; i++) | |
2546 | if (mask & (1 << i)) | |
2547 | { | |
2548 | cache->saved_regs[4 + i].addr = vsp; | |
2549 | vsp += 4; | |
2550 | } | |
2551 | ||
2552 | /* Special-case popping SP -- we need to reload vsp. */ | |
2553 | if (mask & (1 << (ARM_SP_REGNUM - 4))) | |
2554 | vsp_valid = 0; | |
2555 | } | |
2556 | else if ((insn & 0xf0) == 0x90) | |
2557 | { | |
2558 | int reg = insn & 0xf; | |
2559 | ||
2560 | /* Reserved cases. */ | |
2561 | if (reg == ARM_SP_REGNUM || reg == ARM_PC_REGNUM) | |
2562 | return NULL; | |
2563 | ||
2564 | /* Set SP from another register and mark VSP for reload. */ | |
2565 | cache->saved_regs[ARM_SP_REGNUM] = cache->saved_regs[reg]; | |
2566 | vsp_valid = 0; | |
2567 | } | |
2568 | else if ((insn & 0xf0) == 0xa0) | |
2569 | { | |
2570 | int count = insn & 0x7; | |
2571 | int pop_lr = (insn & 0x8) != 0; | |
2572 | int i; | |
2573 | ||
2574 | /* Pop r4..r[4+count]. */ | |
2575 | for (i = 0; i <= count; i++) | |
2576 | { | |
2577 | cache->saved_regs[4 + i].addr = vsp; | |
2578 | vsp += 4; | |
2579 | } | |
2580 | ||
2581 | /* If indicated by flag, pop LR as well. */ | |
2582 | if (pop_lr) | |
2583 | { | |
2584 | cache->saved_regs[ARM_LR_REGNUM].addr = vsp; | |
2585 | vsp += 4; | |
2586 | } | |
2587 | } | |
2588 | else if (insn == 0xb0) | |
2589 | { | |
2590 | /* We could only have updated PC by popping into it; if so, it | |
2591 | will show up as address. Otherwise, copy LR into PC. */ | |
2592 | if (!trad_frame_addr_p (cache->saved_regs, ARM_PC_REGNUM)) | |
2593 | cache->saved_regs[ARM_PC_REGNUM] | |
2594 | = cache->saved_regs[ARM_LR_REGNUM]; | |
2595 | ||
2596 | /* We're done. */ | |
2597 | break; | |
2598 | } | |
2599 | else if (insn == 0xb1) | |
2600 | { | |
2601 | int mask = *entry++; | |
2602 | int i; | |
2603 | ||
2604 | /* All-zero mask and mask >= 16 is "spare". */ | |
2605 | if (mask == 0 || mask >= 16) | |
2606 | return NULL; | |
2607 | ||
2608 | /* Pop r0..r3 under mask. */ | |
2609 | for (i = 0; i < 4; i++) | |
2610 | if (mask & (1 << i)) | |
2611 | { | |
2612 | cache->saved_regs[i].addr = vsp; | |
2613 | vsp += 4; | |
2614 | } | |
2615 | } | |
2616 | else if (insn == 0xb2) | |
2617 | { | |
2618 | ULONGEST offset = 0; | |
2619 | unsigned shift = 0; | |
2620 | ||
2621 | do | |
2622 | { | |
2623 | offset |= (*entry & 0x7f) << shift; | |
2624 | shift += 7; | |
2625 | } | |
2626 | while (*entry++ & 0x80); | |
2627 | ||
2628 | vsp += 0x204 + (offset << 2); | |
2629 | } | |
2630 | else if (insn == 0xb3) | |
2631 | { | |
2632 | int start = *entry >> 4; | |
2633 | int count = (*entry++) & 0xf; | |
2634 | int i; | |
2635 | ||
2636 | /* Only registers D0..D15 are valid here. */ | |
2637 | if (start + count >= 16) | |
2638 | return NULL; | |
2639 | ||
2640 | /* Pop VFP double-precision registers D[start]..D[start+count]. */ | |
2641 | for (i = 0; i <= count; i++) | |
2642 | { | |
2643 | cache->saved_regs[ARM_D0_REGNUM + start + i].addr = vsp; | |
2644 | vsp += 8; | |
2645 | } | |
2646 | ||
2647 | /* Add an extra 4 bytes for FSTMFDX-style stack. */ | |
2648 | vsp += 4; | |
2649 | } | |
2650 | else if ((insn & 0xf8) == 0xb8) | |
2651 | { | |
2652 | int count = insn & 0x7; | |
2653 | int i; | |
2654 | ||
2655 | /* Pop VFP double-precision registers D[8]..D[8+count]. */ | |
2656 | for (i = 0; i <= count; i++) | |
2657 | { | |
2658 | cache->saved_regs[ARM_D0_REGNUM + 8 + i].addr = vsp; | |
2659 | vsp += 8; | |
2660 | } | |
2661 | ||
2662 | /* Add an extra 4 bytes for FSTMFDX-style stack. */ | |
2663 | vsp += 4; | |
2664 | } | |
2665 | else if (insn == 0xc6) | |
2666 | { | |
2667 | int start = *entry >> 4; | |
2668 | int count = (*entry++) & 0xf; | |
2669 | int i; | |
2670 | ||
2671 | /* Only registers WR0..WR15 are valid. */ | |
2672 | if (start + count >= 16) | |
2673 | return NULL; | |
2674 | ||
2675 | /* Pop iwmmx registers WR[start]..WR[start+count]. */ | |
2676 | for (i = 0; i <= count; i++) | |
2677 | { | |
2678 | cache->saved_regs[ARM_WR0_REGNUM + start + i].addr = vsp; | |
2679 | vsp += 8; | |
2680 | } | |
2681 | } | |
2682 | else if (insn == 0xc7) | |
2683 | { | |
2684 | int mask = *entry++; | |
2685 | int i; | |
2686 | ||
2687 | /* All-zero mask and mask >= 16 is "spare". */ | |
2688 | if (mask == 0 || mask >= 16) | |
2689 | return NULL; | |
2690 | ||
2691 | /* Pop iwmmx general-purpose registers WCGR0..WCGR3 under mask. */ | |
2692 | for (i = 0; i < 4; i++) | |
2693 | if (mask & (1 << i)) | |
2694 | { | |
2695 | cache->saved_regs[ARM_WCGR0_REGNUM + i].addr = vsp; | |
2696 | vsp += 4; | |
2697 | } | |
2698 | } | |
2699 | else if ((insn & 0xf8) == 0xc0) | |
2700 | { | |
2701 | int count = insn & 0x7; | |
2702 | int i; | |
2703 | ||
2704 | /* Pop iwmmx registers WR[10]..WR[10+count]. */ | |
2705 | for (i = 0; i <= count; i++) | |
2706 | { | |
2707 | cache->saved_regs[ARM_WR0_REGNUM + 10 + i].addr = vsp; | |
2708 | vsp += 8; | |
2709 | } | |
2710 | } | |
2711 | else if (insn == 0xc8) | |
2712 | { | |
2713 | int start = *entry >> 4; | |
2714 | int count = (*entry++) & 0xf; | |
2715 | int i; | |
2716 | ||
2717 | /* Only registers D0..D31 are valid. */ | |
2718 | if (start + count >= 16) | |
2719 | return NULL; | |
2720 | ||
2721 | /* Pop VFP double-precision registers | |
2722 | D[16+start]..D[16+start+count]. */ | |
2723 | for (i = 0; i <= count; i++) | |
2724 | { | |
2725 | cache->saved_regs[ARM_D0_REGNUM + 16 + start + i].addr = vsp; | |
2726 | vsp += 8; | |
2727 | } | |
2728 | } | |
2729 | else if (insn == 0xc9) | |
2730 | { | |
2731 | int start = *entry >> 4; | |
2732 | int count = (*entry++) & 0xf; | |
2733 | int i; | |
2734 | ||
2735 | /* Pop VFP double-precision registers D[start]..D[start+count]. */ | |
2736 | for (i = 0; i <= count; i++) | |
2737 | { | |
2738 | cache->saved_regs[ARM_D0_REGNUM + start + i].addr = vsp; | |
2739 | vsp += 8; | |
2740 | } | |
2741 | } | |
2742 | else if ((insn & 0xf8) == 0xd0) | |
2743 | { | |
2744 | int count = insn & 0x7; | |
2745 | int i; | |
2746 | ||
2747 | /* Pop VFP double-precision registers D[8]..D[8+count]. */ | |
2748 | for (i = 0; i <= count; i++) | |
2749 | { | |
2750 | cache->saved_regs[ARM_D0_REGNUM + 8 + i].addr = vsp; | |
2751 | vsp += 8; | |
2752 | } | |
2753 | } | |
2754 | else | |
2755 | { | |
2756 | /* Everything else is "spare". */ | |
2757 | return NULL; | |
2758 | } | |
2759 | } | |
2760 | ||
2761 | /* If we restore SP from a register, assume this was the frame register. | |
2762 | Otherwise just fall back to SP as frame register. */ | |
2763 | if (trad_frame_realreg_p (cache->saved_regs, ARM_SP_REGNUM)) | |
2764 | cache->framereg = cache->saved_regs[ARM_SP_REGNUM].realreg; | |
2765 | else | |
2766 | cache->framereg = ARM_SP_REGNUM; | |
2767 | ||
2768 | /* Determine offset to previous frame. */ | |
2769 | cache->framesize | |
2770 | = vsp - get_frame_register_unsigned (this_frame, cache->framereg); | |
2771 | ||
2772 | /* We already got the previous SP. */ | |
2773 | cache->prev_sp = vsp; | |
2774 | ||
2775 | return cache; | |
2776 | } | |
2777 | ||
2778 | /* Unwinding via ARM exception table entries. Note that the sniffer | |
2779 | already computes a filled-in prologue cache, which is then used | |
2780 | with the same arm_prologue_this_id and arm_prologue_prev_register | |
2781 | routines also used for prologue-parsing based unwinding. */ | |
2782 | ||
2783 | static int | |
2784 | arm_exidx_unwind_sniffer (const struct frame_unwind *self, | |
2785 | struct frame_info *this_frame, | |
2786 | void **this_prologue_cache) | |
2787 | { | |
2788 | struct gdbarch *gdbarch = get_frame_arch (this_frame); | |
2789 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
2790 | CORE_ADDR addr_in_block, exidx_region, func_start; | |
2791 | struct arm_prologue_cache *cache; | |
2792 | gdb_byte *entry; | |
2793 | ||
2794 | /* See if we have an ARM exception table entry covering this address. */ | |
2795 | addr_in_block = get_frame_address_in_block (this_frame); | |
2796 | entry = arm_find_exidx_entry (addr_in_block, &exidx_region); | |
2797 | if (!entry) | |
2798 | return 0; | |
2799 | ||
2800 | /* The ARM exception table does not describe unwind information | |
2801 | for arbitrary PC values, but is guaranteed to be correct only | |
2802 | at call sites. We have to decide here whether we want to use | |
2803 | ARM exception table information for this frame, or fall back | |
2804 | to using prologue parsing. (Note that if we have DWARF CFI, | |
2805 | this sniffer isn't even called -- CFI is always preferred.) | |
2806 | ||
2807 | Before we make this decision, however, we check whether we | |
2808 | actually have *symbol* information for the current frame. | |
2809 | If not, prologue parsing would not work anyway, so we might | |
2810 | as well use the exception table and hope for the best. */ | |
2811 | if (find_pc_partial_function (addr_in_block, NULL, &func_start, NULL)) | |
2812 | { | |
2813 | int exc_valid = 0; | |
2814 | ||
2815 | /* If the next frame is "normal", we are at a call site in this | |
2816 | frame, so exception information is guaranteed to be valid. */ | |
2817 | if (get_next_frame (this_frame) | |
2818 | && get_frame_type (get_next_frame (this_frame)) == NORMAL_FRAME) | |
2819 | exc_valid = 1; | |
2820 | ||
2821 | /* We also assume exception information is valid if we're currently | |
2822 | blocked in a system call. The system library is supposed to | |
2823 | ensure this, so that e.g. pthread cancellation works. */ | |
2824 | if (arm_frame_is_thumb (this_frame)) | |
2825 | { | |
2826 | LONGEST insn; | |
2827 | ||
2828 | if (safe_read_memory_integer (get_frame_pc (this_frame) - 2, 2, | |
2829 | byte_order_for_code, &insn) | |
2830 | && (insn & 0xff00) == 0xdf00 /* svc */) | |
2831 | exc_valid = 1; | |
2832 | } | |
2833 | else | |
2834 | { | |
2835 | LONGEST insn; | |
2836 | ||
2837 | if (safe_read_memory_integer (get_frame_pc (this_frame) - 4, 4, | |
2838 | byte_order_for_code, &insn) | |
2839 | && (insn & 0x0f000000) == 0x0f000000 /* svc */) | |
2840 | exc_valid = 1; | |
2841 | } | |
2842 | ||
2843 | /* Bail out if we don't know that exception information is valid. */ | |
2844 | if (!exc_valid) | |
2845 | return 0; | |
2846 | ||
2847 | /* The ARM exception index does not mark the *end* of the region | |
2848 | covered by the entry, and some functions will not have any entry. | |
2849 | To correctly recognize the end of the covered region, the linker | |
2850 | should have inserted dummy records with a CANTUNWIND marker. | |
2851 | ||
2852 | Unfortunately, current versions of GNU ld do not reliably do | |
2853 | this, and thus we may have found an incorrect entry above. | |
2854 | As a (temporary) sanity check, we only use the entry if it | |
2855 | lies *within* the bounds of the function. Note that this check | |
2856 | might reject perfectly valid entries that just happen to cover | |
2857 | multiple functions; therefore this check ought to be removed | |
2858 | once the linker is fixed. */ | |
2859 | if (func_start > exidx_region) | |
2860 | return 0; | |
2861 | } | |
2862 | ||
2863 | /* Decode the list of unwinding instructions into a prologue cache. | |
2864 | Note that this may fail due to e.g. a "refuse to unwind" code. */ | |
2865 | cache = arm_exidx_fill_cache (this_frame, entry); | |
2866 | if (!cache) | |
2867 | return 0; | |
2868 | ||
2869 | *this_prologue_cache = cache; | |
2870 | return 1; | |
2871 | } | |
2872 | ||
2873 | struct frame_unwind arm_exidx_unwind = { | |
2874 | NORMAL_FRAME, | |
8fbca658 | 2875 | default_frame_unwind_stop_reason, |
0e9e9abd UW |
2876 | arm_prologue_this_id, |
2877 | arm_prologue_prev_register, | |
2878 | NULL, | |
2879 | arm_exidx_unwind_sniffer | |
2880 | }; | |
2881 | ||
80d8d390 YQ |
2882 | /* Recognize GCC's trampoline for thumb call-indirect. If we are in a |
2883 | trampoline, return the target PC. Otherwise return 0. | |
2884 | ||
2885 | void call0a (char c, short s, int i, long l) {} | |
2886 | ||
2887 | int main (void) | |
2888 | { | |
2889 | (*pointer_to_call0a) (c, s, i, l); | |
2890 | } | |
2891 | ||
2892 | Instead of calling a stub library function _call_via_xx (xx is | |
2893 | the register name), GCC may inline the trampoline in the object | |
2894 | file as below (register r2 has the address of call0a). | |
2895 | ||
2896 | .global main | |
2897 | .type main, %function | |
2898 | ... | |
2899 | bl .L1 | |
2900 | ... | |
2901 | .size main, .-main | |
2902 | ||
2903 | .L1: | |
2904 | bx r2 | |
2905 | ||
2906 | The trampoline 'bx r2' doesn't belong to main. */ | |
2907 | ||
2908 | static CORE_ADDR | |
2909 | arm_skip_bx_reg (struct frame_info *frame, CORE_ADDR pc) | |
2910 | { | |
2911 | /* The heuristics of recognizing such trampoline is that FRAME is | |
2912 | executing in Thumb mode and the instruction on PC is 'bx Rm'. */ | |
2913 | if (arm_frame_is_thumb (frame)) | |
2914 | { | |
2915 | gdb_byte buf[2]; | |
2916 | ||
2917 | if (target_read_memory (pc, buf, 2) == 0) | |
2918 | { | |
2919 | struct gdbarch *gdbarch = get_frame_arch (frame); | |
2920 | enum bfd_endian byte_order_for_code | |
2921 | = gdbarch_byte_order_for_code (gdbarch); | |
2922 | uint16_t insn | |
2923 | = extract_unsigned_integer (buf, 2, byte_order_for_code); | |
2924 | ||
2925 | if ((insn & 0xff80) == 0x4700) /* bx <Rm> */ | |
2926 | { | |
2927 | CORE_ADDR dest | |
2928 | = get_frame_register_unsigned (frame, bits (insn, 3, 6)); | |
2929 | ||
2930 | /* Clear the LSB so that gdb core sets step-resume | |
2931 | breakpoint at the right address. */ | |
2932 | return UNMAKE_THUMB_ADDR (dest); | |
2933 | } | |
2934 | } | |
2935 | } | |
2936 | ||
2937 | return 0; | |
2938 | } | |
2939 | ||
909cf6ea | 2940 | static struct arm_prologue_cache * |
a262aec2 | 2941 | arm_make_stub_cache (struct frame_info *this_frame) |
909cf6ea | 2942 | { |
909cf6ea | 2943 | struct arm_prologue_cache *cache; |
909cf6ea | 2944 | |
35d5d4ee | 2945 | cache = FRAME_OBSTACK_ZALLOC (struct arm_prologue_cache); |
a262aec2 | 2946 | cache->saved_regs = trad_frame_alloc_saved_regs (this_frame); |
909cf6ea | 2947 | |
a262aec2 | 2948 | cache->prev_sp = get_frame_register_unsigned (this_frame, ARM_SP_REGNUM); |
909cf6ea DJ |
2949 | |
2950 | return cache; | |
2951 | } | |
2952 | ||
2953 | /* Our frame ID for a stub frame is the current SP and LR. */ | |
2954 | ||
2955 | static void | |
a262aec2 | 2956 | arm_stub_this_id (struct frame_info *this_frame, |
909cf6ea DJ |
2957 | void **this_cache, |
2958 | struct frame_id *this_id) | |
2959 | { | |
2960 | struct arm_prologue_cache *cache; | |
2961 | ||
2962 | if (*this_cache == NULL) | |
a262aec2 | 2963 | *this_cache = arm_make_stub_cache (this_frame); |
909cf6ea DJ |
2964 | cache = *this_cache; |
2965 | ||
a262aec2 | 2966 | *this_id = frame_id_build (cache->prev_sp, get_frame_pc (this_frame)); |
909cf6ea DJ |
2967 | } |
2968 | ||
a262aec2 DJ |
2969 | static int |
2970 | arm_stub_unwind_sniffer (const struct frame_unwind *self, | |
2971 | struct frame_info *this_frame, | |
2972 | void **this_prologue_cache) | |
909cf6ea | 2973 | { |
93d42b30 | 2974 | CORE_ADDR addr_in_block; |
948f8e3d | 2975 | gdb_byte dummy[4]; |
18d18ac8 YQ |
2976 | CORE_ADDR pc, start_addr; |
2977 | const char *name; | |
909cf6ea | 2978 | |
a262aec2 | 2979 | addr_in_block = get_frame_address_in_block (this_frame); |
18d18ac8 | 2980 | pc = get_frame_pc (this_frame); |
3e5d3a5a | 2981 | if (in_plt_section (addr_in_block) |
fc36e839 DE |
2982 | /* We also use the stub winder if the target memory is unreadable |
2983 | to avoid having the prologue unwinder trying to read it. */ | |
18d18ac8 YQ |
2984 | || target_read_memory (pc, dummy, 4) != 0) |
2985 | return 1; | |
2986 | ||
2987 | if (find_pc_partial_function (pc, &name, &start_addr, NULL) == 0 | |
2988 | && arm_skip_bx_reg (this_frame, pc) != 0) | |
a262aec2 | 2989 | return 1; |
909cf6ea | 2990 | |
a262aec2 | 2991 | return 0; |
909cf6ea DJ |
2992 | } |
2993 | ||
a262aec2 DJ |
2994 | struct frame_unwind arm_stub_unwind = { |
2995 | NORMAL_FRAME, | |
8fbca658 | 2996 | default_frame_unwind_stop_reason, |
a262aec2 DJ |
2997 | arm_stub_this_id, |
2998 | arm_prologue_prev_register, | |
2999 | NULL, | |
3000 | arm_stub_unwind_sniffer | |
3001 | }; | |
3002 | ||
2ae28aa9 YQ |
3003 | /* Put here the code to store, into CACHE->saved_regs, the addresses |
3004 | of the saved registers of frame described by THIS_FRAME. CACHE is | |
3005 | returned. */ | |
3006 | ||
3007 | static struct arm_prologue_cache * | |
3008 | arm_m_exception_cache (struct frame_info *this_frame) | |
3009 | { | |
3010 | struct gdbarch *gdbarch = get_frame_arch (this_frame); | |
3011 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
3012 | struct arm_prologue_cache *cache; | |
3013 | CORE_ADDR unwound_sp; | |
3014 | LONGEST xpsr; | |
3015 | ||
3016 | cache = FRAME_OBSTACK_ZALLOC (struct arm_prologue_cache); | |
3017 | cache->saved_regs = trad_frame_alloc_saved_regs (this_frame); | |
3018 | ||
3019 | unwound_sp = get_frame_register_unsigned (this_frame, | |
3020 | ARM_SP_REGNUM); | |
3021 | ||
3022 | /* The hardware saves eight 32-bit words, comprising xPSR, | |
3023 | ReturnAddress, LR (R14), R12, R3, R2, R1, R0. See details in | |
3024 | "B1.5.6 Exception entry behavior" in | |
3025 | "ARMv7-M Architecture Reference Manual". */ | |
3026 | cache->saved_regs[0].addr = unwound_sp; | |
3027 | cache->saved_regs[1].addr = unwound_sp + 4; | |
3028 | cache->saved_regs[2].addr = unwound_sp + 8; | |
3029 | cache->saved_regs[3].addr = unwound_sp + 12; | |
3030 | cache->saved_regs[12].addr = unwound_sp + 16; | |
3031 | cache->saved_regs[14].addr = unwound_sp + 20; | |
3032 | cache->saved_regs[15].addr = unwound_sp + 24; | |
3033 | cache->saved_regs[ARM_PS_REGNUM].addr = unwound_sp + 28; | |
3034 | ||
3035 | /* If bit 9 of the saved xPSR is set, then there is a four-byte | |
3036 | aligner between the top of the 32-byte stack frame and the | |
3037 | previous context's stack pointer. */ | |
3038 | cache->prev_sp = unwound_sp + 32; | |
3039 | if (safe_read_memory_integer (unwound_sp + 28, 4, byte_order, &xpsr) | |
3040 | && (xpsr & (1 << 9)) != 0) | |
3041 | cache->prev_sp += 4; | |
3042 | ||
3043 | return cache; | |
3044 | } | |
3045 | ||
3046 | /* Implementation of function hook 'this_id' in | |
3047 | 'struct frame_uwnind'. */ | |
3048 | ||
3049 | static void | |
3050 | arm_m_exception_this_id (struct frame_info *this_frame, | |
3051 | void **this_cache, | |
3052 | struct frame_id *this_id) | |
3053 | { | |
3054 | struct arm_prologue_cache *cache; | |
3055 | ||
3056 | if (*this_cache == NULL) | |
3057 | *this_cache = arm_m_exception_cache (this_frame); | |
3058 | cache = *this_cache; | |
3059 | ||
3060 | /* Our frame ID for a stub frame is the current SP and LR. */ | |
3061 | *this_id = frame_id_build (cache->prev_sp, | |
3062 | get_frame_pc (this_frame)); | |
3063 | } | |
3064 | ||
3065 | /* Implementation of function hook 'prev_register' in | |
3066 | 'struct frame_uwnind'. */ | |
3067 | ||
3068 | static struct value * | |
3069 | arm_m_exception_prev_register (struct frame_info *this_frame, | |
3070 | void **this_cache, | |
3071 | int prev_regnum) | |
3072 | { | |
3073 | struct gdbarch *gdbarch = get_frame_arch (this_frame); | |
3074 | struct arm_prologue_cache *cache; | |
3075 | ||
3076 | if (*this_cache == NULL) | |
3077 | *this_cache = arm_m_exception_cache (this_frame); | |
3078 | cache = *this_cache; | |
3079 | ||
3080 | /* The value was already reconstructed into PREV_SP. */ | |
3081 | if (prev_regnum == ARM_SP_REGNUM) | |
3082 | return frame_unwind_got_constant (this_frame, prev_regnum, | |
3083 | cache->prev_sp); | |
3084 | ||
3085 | return trad_frame_get_prev_register (this_frame, cache->saved_regs, | |
3086 | prev_regnum); | |
3087 | } | |
3088 | ||
3089 | /* Implementation of function hook 'sniffer' in | |
3090 | 'struct frame_uwnind'. */ | |
3091 | ||
3092 | static int | |
3093 | arm_m_exception_unwind_sniffer (const struct frame_unwind *self, | |
3094 | struct frame_info *this_frame, | |
3095 | void **this_prologue_cache) | |
3096 | { | |
3097 | CORE_ADDR this_pc = get_frame_pc (this_frame); | |
3098 | ||
3099 | /* No need to check is_m; this sniffer is only registered for | |
3100 | M-profile architectures. */ | |
3101 | ||
3102 | /* Exception frames return to one of these magic PCs. Other values | |
3103 | are not defined as of v7-M. See details in "B1.5.8 Exception | |
3104 | return behavior" in "ARMv7-M Architecture Reference Manual". */ | |
3105 | if (this_pc == 0xfffffff1 || this_pc == 0xfffffff9 | |
3106 | || this_pc == 0xfffffffd) | |
3107 | return 1; | |
3108 | ||
3109 | return 0; | |
3110 | } | |
3111 | ||
3112 | /* Frame unwinder for M-profile exceptions. */ | |
3113 | ||
3114 | struct frame_unwind arm_m_exception_unwind = | |
3115 | { | |
3116 | SIGTRAMP_FRAME, | |
3117 | default_frame_unwind_stop_reason, | |
3118 | arm_m_exception_this_id, | |
3119 | arm_m_exception_prev_register, | |
3120 | NULL, | |
3121 | arm_m_exception_unwind_sniffer | |
3122 | }; | |
3123 | ||
24de872b | 3124 | static CORE_ADDR |
a262aec2 | 3125 | arm_normal_frame_base (struct frame_info *this_frame, void **this_cache) |
24de872b DJ |
3126 | { |
3127 | struct arm_prologue_cache *cache; | |
3128 | ||
eb5492fa | 3129 | if (*this_cache == NULL) |
a262aec2 | 3130 | *this_cache = arm_make_prologue_cache (this_frame); |
eb5492fa DJ |
3131 | cache = *this_cache; |
3132 | ||
4be43953 | 3133 | return cache->prev_sp - cache->framesize; |
24de872b DJ |
3134 | } |
3135 | ||
eb5492fa DJ |
3136 | struct frame_base arm_normal_base = { |
3137 | &arm_prologue_unwind, | |
3138 | arm_normal_frame_base, | |
3139 | arm_normal_frame_base, | |
3140 | arm_normal_frame_base | |
3141 | }; | |
3142 | ||
a262aec2 | 3143 | /* Assuming THIS_FRAME is a dummy, return the frame ID of that |
eb5492fa DJ |
3144 | dummy frame. The frame ID's base needs to match the TOS value |
3145 | saved by save_dummy_frame_tos() and returned from | |
3146 | arm_push_dummy_call, and the PC needs to match the dummy frame's | |
3147 | breakpoint. */ | |
c906108c | 3148 | |
eb5492fa | 3149 | static struct frame_id |
a262aec2 | 3150 | arm_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame) |
c906108c | 3151 | { |
0963b4bd MS |
3152 | return frame_id_build (get_frame_register_unsigned (this_frame, |
3153 | ARM_SP_REGNUM), | |
a262aec2 | 3154 | get_frame_pc (this_frame)); |
eb5492fa | 3155 | } |
c3b4394c | 3156 | |
eb5492fa DJ |
3157 | /* Given THIS_FRAME, find the previous frame's resume PC (which will |
3158 | be used to construct the previous frame's ID, after looking up the | |
3159 | containing function). */ | |
c3b4394c | 3160 | |
eb5492fa DJ |
3161 | static CORE_ADDR |
3162 | arm_unwind_pc (struct gdbarch *gdbarch, struct frame_info *this_frame) | |
3163 | { | |
3164 | CORE_ADDR pc; | |
3165 | pc = frame_unwind_register_unsigned (this_frame, ARM_PC_REGNUM); | |
24568a2c | 3166 | return arm_addr_bits_remove (gdbarch, pc); |
eb5492fa DJ |
3167 | } |
3168 | ||
3169 | static CORE_ADDR | |
3170 | arm_unwind_sp (struct gdbarch *gdbarch, struct frame_info *this_frame) | |
3171 | { | |
3172 | return frame_unwind_register_unsigned (this_frame, ARM_SP_REGNUM); | |
c906108c SS |
3173 | } |
3174 | ||
b39cc962 DJ |
3175 | static struct value * |
3176 | arm_dwarf2_prev_register (struct frame_info *this_frame, void **this_cache, | |
3177 | int regnum) | |
3178 | { | |
24568a2c | 3179 | struct gdbarch * gdbarch = get_frame_arch (this_frame); |
b39cc962 | 3180 | CORE_ADDR lr, cpsr; |
9779414d | 3181 | ULONGEST t_bit = arm_psr_thumb_bit (gdbarch); |
b39cc962 DJ |
3182 | |
3183 | switch (regnum) | |
3184 | { | |
3185 | case ARM_PC_REGNUM: | |
3186 | /* The PC is normally copied from the return column, which | |
3187 | describes saves of LR. However, that version may have an | |
3188 | extra bit set to indicate Thumb state. The bit is not | |
3189 | part of the PC. */ | |
3190 | lr = frame_unwind_register_unsigned (this_frame, ARM_LR_REGNUM); | |
3191 | return frame_unwind_got_constant (this_frame, regnum, | |
24568a2c | 3192 | arm_addr_bits_remove (gdbarch, lr)); |
b39cc962 DJ |
3193 | |
3194 | case ARM_PS_REGNUM: | |
3195 | /* Reconstruct the T bit; see arm_prologue_prev_register for details. */ | |
ca38c58e | 3196 | cpsr = get_frame_register_unsigned (this_frame, regnum); |
b39cc962 DJ |
3197 | lr = frame_unwind_register_unsigned (this_frame, ARM_LR_REGNUM); |
3198 | if (IS_THUMB_ADDR (lr)) | |
9779414d | 3199 | cpsr |= t_bit; |
b39cc962 | 3200 | else |
9779414d | 3201 | cpsr &= ~t_bit; |
ca38c58e | 3202 | return frame_unwind_got_constant (this_frame, regnum, cpsr); |
b39cc962 DJ |
3203 | |
3204 | default: | |
3205 | internal_error (__FILE__, __LINE__, | |
3206 | _("Unexpected register %d"), regnum); | |
3207 | } | |
3208 | } | |
3209 | ||
3210 | static void | |
3211 | arm_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum, | |
3212 | struct dwarf2_frame_state_reg *reg, | |
3213 | struct frame_info *this_frame) | |
3214 | { | |
3215 | switch (regnum) | |
3216 | { | |
3217 | case ARM_PC_REGNUM: | |
3218 | case ARM_PS_REGNUM: | |
3219 | reg->how = DWARF2_FRAME_REG_FN; | |
3220 | reg->loc.fn = arm_dwarf2_prev_register; | |
3221 | break; | |
3222 | case ARM_SP_REGNUM: | |
3223 | reg->how = DWARF2_FRAME_REG_CFA; | |
3224 | break; | |
3225 | } | |
3226 | } | |
3227 | ||
4024ca99 UW |
3228 | /* Return true if we are in the function's epilogue, i.e. after the |
3229 | instruction that destroyed the function's stack frame. */ | |
3230 | ||
3231 | static int | |
3232 | thumb_in_function_epilogue_p (struct gdbarch *gdbarch, CORE_ADDR pc) | |
3233 | { | |
3234 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
3235 | unsigned int insn, insn2; | |
3236 | int found_return = 0, found_stack_adjust = 0; | |
3237 | CORE_ADDR func_start, func_end; | |
3238 | CORE_ADDR scan_pc; | |
3239 | gdb_byte buf[4]; | |
3240 | ||
3241 | if (!find_pc_partial_function (pc, NULL, &func_start, &func_end)) | |
3242 | return 0; | |
3243 | ||
3244 | /* The epilogue is a sequence of instructions along the following lines: | |
3245 | ||
3246 | - add stack frame size to SP or FP | |
3247 | - [if frame pointer used] restore SP from FP | |
3248 | - restore registers from SP [may include PC] | |
3249 | - a return-type instruction [if PC wasn't already restored] | |
3250 | ||
3251 | In a first pass, we scan forward from the current PC and verify the | |
3252 | instructions we find as compatible with this sequence, ending in a | |
3253 | return instruction. | |
3254 | ||
3255 | However, this is not sufficient to distinguish indirect function calls | |
3256 | within a function from indirect tail calls in the epilogue in some cases. | |
3257 | Therefore, if we didn't already find any SP-changing instruction during | |
3258 | forward scan, we add a backward scanning heuristic to ensure we actually | |
3259 | are in the epilogue. */ | |
3260 | ||
3261 | scan_pc = pc; | |
3262 | while (scan_pc < func_end && !found_return) | |
3263 | { | |
3264 | if (target_read_memory (scan_pc, buf, 2)) | |
3265 | break; | |
3266 | ||
3267 | scan_pc += 2; | |
3268 | insn = extract_unsigned_integer (buf, 2, byte_order_for_code); | |
3269 | ||
3270 | if ((insn & 0xff80) == 0x4700) /* bx <Rm> */ | |
3271 | found_return = 1; | |
3272 | else if (insn == 0x46f7) /* mov pc, lr */ | |
3273 | found_return = 1; | |
540314bd | 3274 | else if (thumb_instruction_restores_sp (insn)) |
4024ca99 | 3275 | { |
b7576e5c | 3276 | if ((insn & 0xff00) == 0xbd00) /* pop <registers, PC> */ |
4024ca99 UW |
3277 | found_return = 1; |
3278 | } | |
db24da6d | 3279 | else if (thumb_insn_size (insn) == 4) /* 32-bit Thumb-2 instruction */ |
4024ca99 UW |
3280 | { |
3281 | if (target_read_memory (scan_pc, buf, 2)) | |
3282 | break; | |
3283 | ||
3284 | scan_pc += 2; | |
3285 | insn2 = extract_unsigned_integer (buf, 2, byte_order_for_code); | |
3286 | ||
3287 | if (insn == 0xe8bd) /* ldm.w sp!, <registers> */ | |
3288 | { | |
4024ca99 UW |
3289 | if (insn2 & 0x8000) /* <registers> include PC. */ |
3290 | found_return = 1; | |
3291 | } | |
3292 | else if (insn == 0xf85d /* ldr.w <Rt>, [sp], #4 */ | |
3293 | && (insn2 & 0x0fff) == 0x0b04) | |
3294 | { | |
4024ca99 UW |
3295 | if ((insn2 & 0xf000) == 0xf000) /* <Rt> is PC. */ |
3296 | found_return = 1; | |
3297 | } | |
3298 | else if ((insn & 0xffbf) == 0xecbd /* vldm sp!, <list> */ | |
3299 | && (insn2 & 0x0e00) == 0x0a00) | |
6b65d1b6 | 3300 | ; |
4024ca99 UW |
3301 | else |
3302 | break; | |
3303 | } | |
3304 | else | |
3305 | break; | |
3306 | } | |
3307 | ||
3308 | if (!found_return) | |
3309 | return 0; | |
3310 | ||
3311 | /* Since any instruction in the epilogue sequence, with the possible | |
3312 | exception of return itself, updates the stack pointer, we need to | |
3313 | scan backwards for at most one instruction. Try either a 16-bit or | |
3314 | a 32-bit instruction. This is just a heuristic, so we do not worry | |
0963b4bd | 3315 | too much about false positives. */ |
4024ca99 | 3316 | |
6b65d1b6 YQ |
3317 | if (pc - 4 < func_start) |
3318 | return 0; | |
3319 | if (target_read_memory (pc - 4, buf, 4)) | |
3320 | return 0; | |
4024ca99 | 3321 | |
6b65d1b6 YQ |
3322 | insn = extract_unsigned_integer (buf, 2, byte_order_for_code); |
3323 | insn2 = extract_unsigned_integer (buf + 2, 2, byte_order_for_code); | |
3324 | ||
3325 | if (thumb_instruction_restores_sp (insn2)) | |
3326 | found_stack_adjust = 1; | |
3327 | else if (insn == 0xe8bd) /* ldm.w sp!, <registers> */ | |
3328 | found_stack_adjust = 1; | |
3329 | else if (insn == 0xf85d /* ldr.w <Rt>, [sp], #4 */ | |
3330 | && (insn2 & 0x0fff) == 0x0b04) | |
3331 | found_stack_adjust = 1; | |
3332 | else if ((insn & 0xffbf) == 0xecbd /* vldm sp!, <list> */ | |
3333 | && (insn2 & 0x0e00) == 0x0a00) | |
3334 | found_stack_adjust = 1; | |
4024ca99 UW |
3335 | |
3336 | return found_stack_adjust; | |
3337 | } | |
3338 | ||
3339 | /* Return true if we are in the function's epilogue, i.e. after the | |
3340 | instruction that destroyed the function's stack frame. */ | |
3341 | ||
3342 | static int | |
3343 | arm_in_function_epilogue_p (struct gdbarch *gdbarch, CORE_ADDR pc) | |
3344 | { | |
3345 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
3346 | unsigned int insn; | |
3347 | int found_return, found_stack_adjust; | |
3348 | CORE_ADDR func_start, func_end; | |
3349 | ||
3350 | if (arm_pc_is_thumb (gdbarch, pc)) | |
3351 | return thumb_in_function_epilogue_p (gdbarch, pc); | |
3352 | ||
3353 | if (!find_pc_partial_function (pc, NULL, &func_start, &func_end)) | |
3354 | return 0; | |
3355 | ||
3356 | /* We are in the epilogue if the previous instruction was a stack | |
3357 | adjustment and the next instruction is a possible return (bx, mov | |
3358 | pc, or pop). We could have to scan backwards to find the stack | |
3359 | adjustment, or forwards to find the return, but this is a decent | |
3360 | approximation. First scan forwards. */ | |
3361 | ||
3362 | found_return = 0; | |
3363 | insn = read_memory_unsigned_integer (pc, 4, byte_order_for_code); | |
3364 | if (bits (insn, 28, 31) != INST_NV) | |
3365 | { | |
3366 | if ((insn & 0x0ffffff0) == 0x012fff10) | |
3367 | /* BX. */ | |
3368 | found_return = 1; | |
3369 | else if ((insn & 0x0ffffff0) == 0x01a0f000) | |
3370 | /* MOV PC. */ | |
3371 | found_return = 1; | |
3372 | else if ((insn & 0x0fff0000) == 0x08bd0000 | |
3373 | && (insn & 0x0000c000) != 0) | |
3374 | /* POP (LDMIA), including PC or LR. */ | |
3375 | found_return = 1; | |
3376 | } | |
3377 | ||
3378 | if (!found_return) | |
3379 | return 0; | |
3380 | ||
3381 | /* Scan backwards. This is just a heuristic, so do not worry about | |
3382 | false positives from mode changes. */ | |
3383 | ||
3384 | if (pc < func_start + 4) | |
3385 | return 0; | |
3386 | ||
73c964d6 | 3387 | found_stack_adjust = 0; |
4024ca99 UW |
3388 | insn = read_memory_unsigned_integer (pc - 4, 4, byte_order_for_code); |
3389 | if (bits (insn, 28, 31) != INST_NV) | |
3390 | { | |
3391 | if ((insn & 0x0df0f000) == 0x0080d000) | |
3392 | /* ADD SP (register or immediate). */ | |
3393 | found_stack_adjust = 1; | |
3394 | else if ((insn & 0x0df0f000) == 0x0040d000) | |
3395 | /* SUB SP (register or immediate). */ | |
3396 | found_stack_adjust = 1; | |
3397 | else if ((insn & 0x0ffffff0) == 0x01a0d000) | |
3398 | /* MOV SP. */ | |
77bc0675 | 3399 | found_stack_adjust = 1; |
4024ca99 UW |
3400 | else if ((insn & 0x0fff0000) == 0x08bd0000) |
3401 | /* POP (LDMIA). */ | |
3402 | found_stack_adjust = 1; | |
fc51cce1 MGD |
3403 | else if ((insn & 0x0fff0000) == 0x049d0000) |
3404 | /* POP of a single register. */ | |
3405 | found_stack_adjust = 1; | |
4024ca99 UW |
3406 | } |
3407 | ||
3408 | if (found_stack_adjust) | |
3409 | return 1; | |
3410 | ||
3411 | return 0; | |
3412 | } | |
3413 | ||
3414 | ||
2dd604e7 RE |
3415 | /* When arguments must be pushed onto the stack, they go on in reverse |
3416 | order. The code below implements a FILO (stack) to do this. */ | |
3417 | ||
3418 | struct stack_item | |
3419 | { | |
3420 | int len; | |
3421 | struct stack_item *prev; | |
3422 | void *data; | |
3423 | }; | |
3424 | ||
3425 | static struct stack_item * | |
8c6363cf | 3426 | push_stack_item (struct stack_item *prev, const void *contents, int len) |
2dd604e7 RE |
3427 | { |
3428 | struct stack_item *si; | |
3429 | si = xmalloc (sizeof (struct stack_item)); | |
226c7fbc | 3430 | si->data = xmalloc (len); |
2dd604e7 RE |
3431 | si->len = len; |
3432 | si->prev = prev; | |
3433 | memcpy (si->data, contents, len); | |
3434 | return si; | |
3435 | } | |
3436 | ||
3437 | static struct stack_item * | |
3438 | pop_stack_item (struct stack_item *si) | |
3439 | { | |
3440 | struct stack_item *dead = si; | |
3441 | si = si->prev; | |
3442 | xfree (dead->data); | |
3443 | xfree (dead); | |
3444 | return si; | |
3445 | } | |
3446 | ||
2af48f68 PB |
3447 | |
3448 | /* Return the alignment (in bytes) of the given type. */ | |
3449 | ||
3450 | static int | |
3451 | arm_type_align (struct type *t) | |
3452 | { | |
3453 | int n; | |
3454 | int align; | |
3455 | int falign; | |
3456 | ||
3457 | t = check_typedef (t); | |
3458 | switch (TYPE_CODE (t)) | |
3459 | { | |
3460 | default: | |
3461 | /* Should never happen. */ | |
3462 | internal_error (__FILE__, __LINE__, _("unknown type alignment")); | |
3463 | return 4; | |
3464 | ||
3465 | case TYPE_CODE_PTR: | |
3466 | case TYPE_CODE_ENUM: | |
3467 | case TYPE_CODE_INT: | |
3468 | case TYPE_CODE_FLT: | |
3469 | case TYPE_CODE_SET: | |
3470 | case TYPE_CODE_RANGE: | |
2af48f68 PB |
3471 | case TYPE_CODE_REF: |
3472 | case TYPE_CODE_CHAR: | |
3473 | case TYPE_CODE_BOOL: | |
3474 | return TYPE_LENGTH (t); | |
3475 | ||
3476 | case TYPE_CODE_ARRAY: | |
3477 | case TYPE_CODE_COMPLEX: | |
3478 | /* TODO: What about vector types? */ | |
3479 | return arm_type_align (TYPE_TARGET_TYPE (t)); | |
3480 | ||
3481 | case TYPE_CODE_STRUCT: | |
3482 | case TYPE_CODE_UNION: | |
3483 | align = 1; | |
3484 | for (n = 0; n < TYPE_NFIELDS (t); n++) | |
3485 | { | |
3486 | falign = arm_type_align (TYPE_FIELD_TYPE (t, n)); | |
3487 | if (falign > align) | |
3488 | align = falign; | |
3489 | } | |
3490 | return align; | |
3491 | } | |
3492 | } | |
3493 | ||
90445bd3 DJ |
3494 | /* Possible base types for a candidate for passing and returning in |
3495 | VFP registers. */ | |
3496 | ||
3497 | enum arm_vfp_cprc_base_type | |
3498 | { | |
3499 | VFP_CPRC_UNKNOWN, | |
3500 | VFP_CPRC_SINGLE, | |
3501 | VFP_CPRC_DOUBLE, | |
3502 | VFP_CPRC_VEC64, | |
3503 | VFP_CPRC_VEC128 | |
3504 | }; | |
3505 | ||
3506 | /* The length of one element of base type B. */ | |
3507 | ||
3508 | static unsigned | |
3509 | arm_vfp_cprc_unit_length (enum arm_vfp_cprc_base_type b) | |
3510 | { | |
3511 | switch (b) | |
3512 | { | |
3513 | case VFP_CPRC_SINGLE: | |
3514 | return 4; | |
3515 | case VFP_CPRC_DOUBLE: | |
3516 | return 8; | |
3517 | case VFP_CPRC_VEC64: | |
3518 | return 8; | |
3519 | case VFP_CPRC_VEC128: | |
3520 | return 16; | |
3521 | default: | |
3522 | internal_error (__FILE__, __LINE__, _("Invalid VFP CPRC type: %d."), | |
3523 | (int) b); | |
3524 | } | |
3525 | } | |
3526 | ||
3527 | /* The character ('s', 'd' or 'q') for the type of VFP register used | |
3528 | for passing base type B. */ | |
3529 | ||
3530 | static int | |
3531 | arm_vfp_cprc_reg_char (enum arm_vfp_cprc_base_type b) | |
3532 | { | |
3533 | switch (b) | |
3534 | { | |
3535 | case VFP_CPRC_SINGLE: | |
3536 | return 's'; | |
3537 | case VFP_CPRC_DOUBLE: | |
3538 | return 'd'; | |
3539 | case VFP_CPRC_VEC64: | |
3540 | return 'd'; | |
3541 | case VFP_CPRC_VEC128: | |
3542 | return 'q'; | |
3543 | default: | |
3544 | internal_error (__FILE__, __LINE__, _("Invalid VFP CPRC type: %d."), | |
3545 | (int) b); | |
3546 | } | |
3547 | } | |
3548 | ||
3549 | /* Determine whether T may be part of a candidate for passing and | |
3550 | returning in VFP registers, ignoring the limit on the total number | |
3551 | of components. If *BASE_TYPE is VFP_CPRC_UNKNOWN, set it to the | |
3552 | classification of the first valid component found; if it is not | |
3553 | VFP_CPRC_UNKNOWN, all components must have the same classification | |
3554 | as *BASE_TYPE. If it is found that T contains a type not permitted | |
3555 | for passing and returning in VFP registers, a type differently | |
3556 | classified from *BASE_TYPE, or two types differently classified | |
3557 | from each other, return -1, otherwise return the total number of | |
3558 | base-type elements found (possibly 0 in an empty structure or | |
817e0957 YQ |
3559 | array). Vector types are not currently supported, matching the |
3560 | generic AAPCS support. */ | |
90445bd3 DJ |
3561 | |
3562 | static int | |
3563 | arm_vfp_cprc_sub_candidate (struct type *t, | |
3564 | enum arm_vfp_cprc_base_type *base_type) | |
3565 | { | |
3566 | t = check_typedef (t); | |
3567 | switch (TYPE_CODE (t)) | |
3568 | { | |
3569 | case TYPE_CODE_FLT: | |
3570 | switch (TYPE_LENGTH (t)) | |
3571 | { | |
3572 | case 4: | |
3573 | if (*base_type == VFP_CPRC_UNKNOWN) | |
3574 | *base_type = VFP_CPRC_SINGLE; | |
3575 | else if (*base_type != VFP_CPRC_SINGLE) | |
3576 | return -1; | |
3577 | return 1; | |
3578 | ||
3579 | case 8: | |
3580 | if (*base_type == VFP_CPRC_UNKNOWN) | |
3581 | *base_type = VFP_CPRC_DOUBLE; | |
3582 | else if (*base_type != VFP_CPRC_DOUBLE) | |
3583 | return -1; | |
3584 | return 1; | |
3585 | ||
3586 | default: | |
3587 | return -1; | |
3588 | } | |
3589 | break; | |
3590 | ||
817e0957 YQ |
3591 | case TYPE_CODE_COMPLEX: |
3592 | /* Arguments of complex T where T is one of the types float or | |
3593 | double get treated as if they are implemented as: | |
3594 | ||
3595 | struct complexT | |
3596 | { | |
3597 | T real; | |
3598 | T imag; | |
5f52445b YQ |
3599 | }; |
3600 | ||
3601 | */ | |
817e0957 YQ |
3602 | switch (TYPE_LENGTH (t)) |
3603 | { | |
3604 | case 8: | |
3605 | if (*base_type == VFP_CPRC_UNKNOWN) | |
3606 | *base_type = VFP_CPRC_SINGLE; | |
3607 | else if (*base_type != VFP_CPRC_SINGLE) | |
3608 | return -1; | |
3609 | return 2; | |
3610 | ||
3611 | case 16: | |
3612 | if (*base_type == VFP_CPRC_UNKNOWN) | |
3613 | *base_type = VFP_CPRC_DOUBLE; | |
3614 | else if (*base_type != VFP_CPRC_DOUBLE) | |
3615 | return -1; | |
3616 | return 2; | |
3617 | ||
3618 | default: | |
3619 | return -1; | |
3620 | } | |
3621 | break; | |
3622 | ||
90445bd3 DJ |
3623 | case TYPE_CODE_ARRAY: |
3624 | { | |
3625 | int count; | |
3626 | unsigned unitlen; | |
3627 | count = arm_vfp_cprc_sub_candidate (TYPE_TARGET_TYPE (t), base_type); | |
3628 | if (count == -1) | |
3629 | return -1; | |
3630 | if (TYPE_LENGTH (t) == 0) | |
3631 | { | |
3632 | gdb_assert (count == 0); | |
3633 | return 0; | |
3634 | } | |
3635 | else if (count == 0) | |
3636 | return -1; | |
3637 | unitlen = arm_vfp_cprc_unit_length (*base_type); | |
3638 | gdb_assert ((TYPE_LENGTH (t) % unitlen) == 0); | |
3639 | return TYPE_LENGTH (t) / unitlen; | |
3640 | } | |
3641 | break; | |
3642 | ||
3643 | case TYPE_CODE_STRUCT: | |
3644 | { | |
3645 | int count = 0; | |
3646 | unsigned unitlen; | |
3647 | int i; | |
3648 | for (i = 0; i < TYPE_NFIELDS (t); i++) | |
3649 | { | |
3650 | int sub_count = arm_vfp_cprc_sub_candidate (TYPE_FIELD_TYPE (t, i), | |
3651 | base_type); | |
3652 | if (sub_count == -1) | |
3653 | return -1; | |
3654 | count += sub_count; | |
3655 | } | |
3656 | if (TYPE_LENGTH (t) == 0) | |
3657 | { | |
3658 | gdb_assert (count == 0); | |
3659 | return 0; | |
3660 | } | |
3661 | else if (count == 0) | |
3662 | return -1; | |
3663 | unitlen = arm_vfp_cprc_unit_length (*base_type); | |
3664 | if (TYPE_LENGTH (t) != unitlen * count) | |
3665 | return -1; | |
3666 | return count; | |
3667 | } | |
3668 | ||
3669 | case TYPE_CODE_UNION: | |
3670 | { | |
3671 | int count = 0; | |
3672 | unsigned unitlen; | |
3673 | int i; | |
3674 | for (i = 0; i < TYPE_NFIELDS (t); i++) | |
3675 | { | |
3676 | int sub_count = arm_vfp_cprc_sub_candidate (TYPE_FIELD_TYPE (t, i), | |
3677 | base_type); | |
3678 | if (sub_count == -1) | |
3679 | return -1; | |
3680 | count = (count > sub_count ? count : sub_count); | |
3681 | } | |
3682 | if (TYPE_LENGTH (t) == 0) | |
3683 | { | |
3684 | gdb_assert (count == 0); | |
3685 | return 0; | |
3686 | } | |
3687 | else if (count == 0) | |
3688 | return -1; | |
3689 | unitlen = arm_vfp_cprc_unit_length (*base_type); | |
3690 | if (TYPE_LENGTH (t) != unitlen * count) | |
3691 | return -1; | |
3692 | return count; | |
3693 | } | |
3694 | ||
3695 | default: | |
3696 | break; | |
3697 | } | |
3698 | ||
3699 | return -1; | |
3700 | } | |
3701 | ||
3702 | /* Determine whether T is a VFP co-processor register candidate (CPRC) | |
3703 | if passed to or returned from a non-variadic function with the VFP | |
3704 | ABI in effect. Return 1 if it is, 0 otherwise. If it is, set | |
3705 | *BASE_TYPE to the base type for T and *COUNT to the number of | |
3706 | elements of that base type before returning. */ | |
3707 | ||
3708 | static int | |
3709 | arm_vfp_call_candidate (struct type *t, enum arm_vfp_cprc_base_type *base_type, | |
3710 | int *count) | |
3711 | { | |
3712 | enum arm_vfp_cprc_base_type b = VFP_CPRC_UNKNOWN; | |
3713 | int c = arm_vfp_cprc_sub_candidate (t, &b); | |
3714 | if (c <= 0 || c > 4) | |
3715 | return 0; | |
3716 | *base_type = b; | |
3717 | *count = c; | |
3718 | return 1; | |
3719 | } | |
3720 | ||
3721 | /* Return 1 if the VFP ABI should be used for passing arguments to and | |
3722 | returning values from a function of type FUNC_TYPE, 0 | |
3723 | otherwise. */ | |
3724 | ||
3725 | static int | |
3726 | arm_vfp_abi_for_function (struct gdbarch *gdbarch, struct type *func_type) | |
3727 | { | |
3728 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
3729 | /* Variadic functions always use the base ABI. Assume that functions | |
3730 | without debug info are not variadic. */ | |
3731 | if (func_type && TYPE_VARARGS (check_typedef (func_type))) | |
3732 | return 0; | |
3733 | /* The VFP ABI is only supported as a variant of AAPCS. */ | |
3734 | if (tdep->arm_abi != ARM_ABI_AAPCS) | |
3735 | return 0; | |
3736 | return gdbarch_tdep (gdbarch)->fp_model == ARM_FLOAT_VFP; | |
3737 | } | |
3738 | ||
3739 | /* We currently only support passing parameters in integer registers, which | |
3740 | conforms with GCC's default model, and VFP argument passing following | |
3741 | the VFP variant of AAPCS. Several other variants exist and | |
2dd604e7 RE |
3742 | we should probably support some of them based on the selected ABI. */ |
3743 | ||
3744 | static CORE_ADDR | |
7d9b040b | 3745 | arm_push_dummy_call (struct gdbarch *gdbarch, struct value *function, |
6a65450a AC |
3746 | struct regcache *regcache, CORE_ADDR bp_addr, int nargs, |
3747 | struct value **args, CORE_ADDR sp, int struct_return, | |
3748 | CORE_ADDR struct_addr) | |
2dd604e7 | 3749 | { |
e17a4113 | 3750 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
2dd604e7 RE |
3751 | int argnum; |
3752 | int argreg; | |
3753 | int nstack; | |
3754 | struct stack_item *si = NULL; | |
90445bd3 DJ |
3755 | int use_vfp_abi; |
3756 | struct type *ftype; | |
3757 | unsigned vfp_regs_free = (1 << 16) - 1; | |
3758 | ||
3759 | /* Determine the type of this function and whether the VFP ABI | |
3760 | applies. */ | |
3761 | ftype = check_typedef (value_type (function)); | |
3762 | if (TYPE_CODE (ftype) == TYPE_CODE_PTR) | |
3763 | ftype = check_typedef (TYPE_TARGET_TYPE (ftype)); | |
3764 | use_vfp_abi = arm_vfp_abi_for_function (gdbarch, ftype); | |
2dd604e7 | 3765 | |
6a65450a AC |
3766 | /* Set the return address. For the ARM, the return breakpoint is |
3767 | always at BP_ADDR. */ | |
9779414d | 3768 | if (arm_pc_is_thumb (gdbarch, bp_addr)) |
9dca5578 | 3769 | bp_addr |= 1; |
6a65450a | 3770 | regcache_cooked_write_unsigned (regcache, ARM_LR_REGNUM, bp_addr); |
2dd604e7 RE |
3771 | |
3772 | /* Walk through the list of args and determine how large a temporary | |
3773 | stack is required. Need to take care here as structs may be | |
7a9dd1b2 | 3774 | passed on the stack, and we have to push them. */ |
2dd604e7 RE |
3775 | nstack = 0; |
3776 | ||
3777 | argreg = ARM_A1_REGNUM; | |
3778 | nstack = 0; | |
3779 | ||
2dd604e7 RE |
3780 | /* The struct_return pointer occupies the first parameter |
3781 | passing register. */ | |
3782 | if (struct_return) | |
3783 | { | |
3784 | if (arm_debug) | |
5af949e3 | 3785 | fprintf_unfiltered (gdb_stdlog, "struct return in %s = %s\n", |
2af46ca0 | 3786 | gdbarch_register_name (gdbarch, argreg), |
5af949e3 | 3787 | paddress (gdbarch, struct_addr)); |
2dd604e7 RE |
3788 | regcache_cooked_write_unsigned (regcache, argreg, struct_addr); |
3789 | argreg++; | |
3790 | } | |
3791 | ||
3792 | for (argnum = 0; argnum < nargs; argnum++) | |
3793 | { | |
3794 | int len; | |
3795 | struct type *arg_type; | |
3796 | struct type *target_type; | |
3797 | enum type_code typecode; | |
8c6363cf | 3798 | const bfd_byte *val; |
2af48f68 | 3799 | int align; |
90445bd3 DJ |
3800 | enum arm_vfp_cprc_base_type vfp_base_type; |
3801 | int vfp_base_count; | |
3802 | int may_use_core_reg = 1; | |
2dd604e7 | 3803 | |
df407dfe | 3804 | arg_type = check_typedef (value_type (args[argnum])); |
2dd604e7 RE |
3805 | len = TYPE_LENGTH (arg_type); |
3806 | target_type = TYPE_TARGET_TYPE (arg_type); | |
3807 | typecode = TYPE_CODE (arg_type); | |
8c6363cf | 3808 | val = value_contents (args[argnum]); |
2dd604e7 | 3809 | |
2af48f68 PB |
3810 | align = arm_type_align (arg_type); |
3811 | /* Round alignment up to a whole number of words. */ | |
3812 | align = (align + INT_REGISTER_SIZE - 1) & ~(INT_REGISTER_SIZE - 1); | |
3813 | /* Different ABIs have different maximum alignments. */ | |
3814 | if (gdbarch_tdep (gdbarch)->arm_abi == ARM_ABI_APCS) | |
3815 | { | |
3816 | /* The APCS ABI only requires word alignment. */ | |
3817 | align = INT_REGISTER_SIZE; | |
3818 | } | |
3819 | else | |
3820 | { | |
3821 | /* The AAPCS requires at most doubleword alignment. */ | |
3822 | if (align > INT_REGISTER_SIZE * 2) | |
3823 | align = INT_REGISTER_SIZE * 2; | |
3824 | } | |
3825 | ||
90445bd3 DJ |
3826 | if (use_vfp_abi |
3827 | && arm_vfp_call_candidate (arg_type, &vfp_base_type, | |
3828 | &vfp_base_count)) | |
3829 | { | |
3830 | int regno; | |
3831 | int unit_length; | |
3832 | int shift; | |
3833 | unsigned mask; | |
3834 | ||
3835 | /* Because this is a CPRC it cannot go in a core register or | |
3836 | cause a core register to be skipped for alignment. | |
3837 | Either it goes in VFP registers and the rest of this loop | |
3838 | iteration is skipped for this argument, or it goes on the | |
3839 | stack (and the stack alignment code is correct for this | |
3840 | case). */ | |
3841 | may_use_core_reg = 0; | |
3842 | ||
3843 | unit_length = arm_vfp_cprc_unit_length (vfp_base_type); | |
3844 | shift = unit_length / 4; | |
3845 | mask = (1 << (shift * vfp_base_count)) - 1; | |
3846 | for (regno = 0; regno < 16; regno += shift) | |
3847 | if (((vfp_regs_free >> regno) & mask) == mask) | |
3848 | break; | |
3849 | ||
3850 | if (regno < 16) | |
3851 | { | |
3852 | int reg_char; | |
3853 | int reg_scaled; | |
3854 | int i; | |
3855 | ||
3856 | vfp_regs_free &= ~(mask << regno); | |
3857 | reg_scaled = regno / shift; | |
3858 | reg_char = arm_vfp_cprc_reg_char (vfp_base_type); | |
3859 | for (i = 0; i < vfp_base_count; i++) | |
3860 | { | |
3861 | char name_buf[4]; | |
3862 | int regnum; | |
58d6951d DJ |
3863 | if (reg_char == 'q') |
3864 | arm_neon_quad_write (gdbarch, regcache, reg_scaled + i, | |
90445bd3 | 3865 | val + i * unit_length); |
58d6951d DJ |
3866 | else |
3867 | { | |
8c042590 PM |
3868 | xsnprintf (name_buf, sizeof (name_buf), "%c%d", |
3869 | reg_char, reg_scaled + i); | |
58d6951d DJ |
3870 | regnum = user_reg_map_name_to_regnum (gdbarch, name_buf, |
3871 | strlen (name_buf)); | |
3872 | regcache_cooked_write (regcache, regnum, | |
3873 | val + i * unit_length); | |
3874 | } | |
90445bd3 DJ |
3875 | } |
3876 | continue; | |
3877 | } | |
3878 | else | |
3879 | { | |
3880 | /* This CPRC could not go in VFP registers, so all VFP | |
3881 | registers are now marked as used. */ | |
3882 | vfp_regs_free = 0; | |
3883 | } | |
3884 | } | |
3885 | ||
2af48f68 PB |
3886 | /* Push stack padding for dowubleword alignment. */ |
3887 | if (nstack & (align - 1)) | |
3888 | { | |
3889 | si = push_stack_item (si, val, INT_REGISTER_SIZE); | |
3890 | nstack += INT_REGISTER_SIZE; | |
3891 | } | |
3892 | ||
3893 | /* Doubleword aligned quantities must go in even register pairs. */ | |
90445bd3 DJ |
3894 | if (may_use_core_reg |
3895 | && argreg <= ARM_LAST_ARG_REGNUM | |
2af48f68 PB |
3896 | && align > INT_REGISTER_SIZE |
3897 | && argreg & 1) | |
3898 | argreg++; | |
3899 | ||
2dd604e7 RE |
3900 | /* If the argument is a pointer to a function, and it is a |
3901 | Thumb function, create a LOCAL copy of the value and set | |
3902 | the THUMB bit in it. */ | |
3903 | if (TYPE_CODE_PTR == typecode | |
3904 | && target_type != NULL | |
f96b8fa0 | 3905 | && TYPE_CODE_FUNC == TYPE_CODE (check_typedef (target_type))) |
2dd604e7 | 3906 | { |
e17a4113 | 3907 | CORE_ADDR regval = extract_unsigned_integer (val, len, byte_order); |
9779414d | 3908 | if (arm_pc_is_thumb (gdbarch, regval)) |
2dd604e7 | 3909 | { |
8c6363cf TT |
3910 | bfd_byte *copy = alloca (len); |
3911 | store_unsigned_integer (copy, len, byte_order, | |
e17a4113 | 3912 | MAKE_THUMB_ADDR (regval)); |
8c6363cf | 3913 | val = copy; |
2dd604e7 RE |
3914 | } |
3915 | } | |
3916 | ||
3917 | /* Copy the argument to general registers or the stack in | |
3918 | register-sized pieces. Large arguments are split between | |
3919 | registers and stack. */ | |
3920 | while (len > 0) | |
3921 | { | |
f0c9063c | 3922 | int partial_len = len < INT_REGISTER_SIZE ? len : INT_REGISTER_SIZE; |
2dd604e7 | 3923 | |
90445bd3 | 3924 | if (may_use_core_reg && argreg <= ARM_LAST_ARG_REGNUM) |
2dd604e7 RE |
3925 | { |
3926 | /* The argument is being passed in a general purpose | |
3927 | register. */ | |
e17a4113 UW |
3928 | CORE_ADDR regval |
3929 | = extract_unsigned_integer (val, partial_len, byte_order); | |
3930 | if (byte_order == BFD_ENDIAN_BIG) | |
8bf8793c | 3931 | regval <<= (INT_REGISTER_SIZE - partial_len) * 8; |
2dd604e7 RE |
3932 | if (arm_debug) |
3933 | fprintf_unfiltered (gdb_stdlog, "arg %d in %s = 0x%s\n", | |
c9f4d572 UW |
3934 | argnum, |
3935 | gdbarch_register_name | |
2af46ca0 | 3936 | (gdbarch, argreg), |
f0c9063c | 3937 | phex (regval, INT_REGISTER_SIZE)); |
2dd604e7 RE |
3938 | regcache_cooked_write_unsigned (regcache, argreg, regval); |
3939 | argreg++; | |
3940 | } | |
3941 | else | |
3942 | { | |
3943 | /* Push the arguments onto the stack. */ | |
3944 | if (arm_debug) | |
3945 | fprintf_unfiltered (gdb_stdlog, "arg %d @ sp + %d\n", | |
3946 | argnum, nstack); | |
f0c9063c UW |
3947 | si = push_stack_item (si, val, INT_REGISTER_SIZE); |
3948 | nstack += INT_REGISTER_SIZE; | |
2dd604e7 RE |
3949 | } |
3950 | ||
3951 | len -= partial_len; | |
3952 | val += partial_len; | |
3953 | } | |
3954 | } | |
3955 | /* If we have an odd number of words to push, then decrement the stack | |
3956 | by one word now, so first stack argument will be dword aligned. */ | |
3957 | if (nstack & 4) | |
3958 | sp -= 4; | |
3959 | ||
3960 | while (si) | |
3961 | { | |
3962 | sp -= si->len; | |
3963 | write_memory (sp, si->data, si->len); | |
3964 | si = pop_stack_item (si); | |
3965 | } | |
3966 | ||
3967 | /* Finally, update teh SP register. */ | |
3968 | regcache_cooked_write_unsigned (regcache, ARM_SP_REGNUM, sp); | |
3969 | ||
3970 | return sp; | |
3971 | } | |
3972 | ||
f53f0d0b PB |
3973 | |
3974 | /* Always align the frame to an 8-byte boundary. This is required on | |
3975 | some platforms and harmless on the rest. */ | |
3976 | ||
3977 | static CORE_ADDR | |
3978 | arm_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp) | |
3979 | { | |
3980 | /* Align the stack to eight bytes. */ | |
3981 | return sp & ~ (CORE_ADDR) 7; | |
3982 | } | |
3983 | ||
c906108c | 3984 | static void |
12b27276 | 3985 | print_fpu_flags (struct ui_file *file, int flags) |
c906108c | 3986 | { |
c5aa993b | 3987 | if (flags & (1 << 0)) |
12b27276 | 3988 | fputs_filtered ("IVO ", file); |
c5aa993b | 3989 | if (flags & (1 << 1)) |
12b27276 | 3990 | fputs_filtered ("DVZ ", file); |
c5aa993b | 3991 | if (flags & (1 << 2)) |
12b27276 | 3992 | fputs_filtered ("OFL ", file); |
c5aa993b | 3993 | if (flags & (1 << 3)) |
12b27276 | 3994 | fputs_filtered ("UFL ", file); |
c5aa993b | 3995 | if (flags & (1 << 4)) |
12b27276 WN |
3996 | fputs_filtered ("INX ", file); |
3997 | fputc_filtered ('\n', file); | |
c906108c SS |
3998 | } |
3999 | ||
5e74b15c RE |
4000 | /* Print interesting information about the floating point processor |
4001 | (if present) or emulator. */ | |
34e8f22d | 4002 | static void |
d855c300 | 4003 | arm_print_float_info (struct gdbarch *gdbarch, struct ui_file *file, |
23e3a7ac | 4004 | struct frame_info *frame, const char *args) |
c906108c | 4005 | { |
9c9acae0 | 4006 | unsigned long status = get_frame_register_unsigned (frame, ARM_FPS_REGNUM); |
c5aa993b JM |
4007 | int type; |
4008 | ||
4009 | type = (status >> 24) & 127; | |
edefbb7c | 4010 | if (status & (1 << 31)) |
12b27276 | 4011 | fprintf_filtered (file, _("Hardware FPU type %d\n"), type); |
edefbb7c | 4012 | else |
12b27276 | 4013 | fprintf_filtered (file, _("Software FPU type %d\n"), type); |
edefbb7c | 4014 | /* i18n: [floating point unit] mask */ |
12b27276 WN |
4015 | fputs_filtered (_("mask: "), file); |
4016 | print_fpu_flags (file, status >> 16); | |
edefbb7c | 4017 | /* i18n: [floating point unit] flags */ |
12b27276 WN |
4018 | fputs_filtered (_("flags: "), file); |
4019 | print_fpu_flags (file, status); | |
c906108c SS |
4020 | } |
4021 | ||
27067745 UW |
4022 | /* Construct the ARM extended floating point type. */ |
4023 | static struct type * | |
4024 | arm_ext_type (struct gdbarch *gdbarch) | |
4025 | { | |
4026 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
4027 | ||
4028 | if (!tdep->arm_ext_type) | |
4029 | tdep->arm_ext_type | |
e9bb382b | 4030 | = arch_float_type (gdbarch, -1, "builtin_type_arm_ext", |
27067745 UW |
4031 | floatformats_arm_ext); |
4032 | ||
4033 | return tdep->arm_ext_type; | |
4034 | } | |
4035 | ||
58d6951d DJ |
4036 | static struct type * |
4037 | arm_neon_double_type (struct gdbarch *gdbarch) | |
4038 | { | |
4039 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
4040 | ||
4041 | if (tdep->neon_double_type == NULL) | |
4042 | { | |
4043 | struct type *t, *elem; | |
4044 | ||
4045 | t = arch_composite_type (gdbarch, "__gdb_builtin_type_neon_d", | |
4046 | TYPE_CODE_UNION); | |
4047 | elem = builtin_type (gdbarch)->builtin_uint8; | |
4048 | append_composite_type_field (t, "u8", init_vector_type (elem, 8)); | |
4049 | elem = builtin_type (gdbarch)->builtin_uint16; | |
4050 | append_composite_type_field (t, "u16", init_vector_type (elem, 4)); | |
4051 | elem = builtin_type (gdbarch)->builtin_uint32; | |
4052 | append_composite_type_field (t, "u32", init_vector_type (elem, 2)); | |
4053 | elem = builtin_type (gdbarch)->builtin_uint64; | |
4054 | append_composite_type_field (t, "u64", elem); | |
4055 | elem = builtin_type (gdbarch)->builtin_float; | |
4056 | append_composite_type_field (t, "f32", init_vector_type (elem, 2)); | |
4057 | elem = builtin_type (gdbarch)->builtin_double; | |
4058 | append_composite_type_field (t, "f64", elem); | |
4059 | ||
4060 | TYPE_VECTOR (t) = 1; | |
4061 | TYPE_NAME (t) = "neon_d"; | |
4062 | tdep->neon_double_type = t; | |
4063 | } | |
4064 | ||
4065 | return tdep->neon_double_type; | |
4066 | } | |
4067 | ||
4068 | /* FIXME: The vector types are not correctly ordered on big-endian | |
4069 | targets. Just as s0 is the low bits of d0, d0[0] is also the low | |
4070 | bits of d0 - regardless of what unit size is being held in d0. So | |
4071 | the offset of the first uint8 in d0 is 7, but the offset of the | |
4072 | first float is 4. This code works as-is for little-endian | |
4073 | targets. */ | |
4074 | ||
4075 | static struct type * | |
4076 | arm_neon_quad_type (struct gdbarch *gdbarch) | |
4077 | { | |
4078 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
4079 | ||
4080 | if (tdep->neon_quad_type == NULL) | |
4081 | { | |
4082 | struct type *t, *elem; | |
4083 | ||
4084 | t = arch_composite_type (gdbarch, "__gdb_builtin_type_neon_q", | |
4085 | TYPE_CODE_UNION); | |
4086 | elem = builtin_type (gdbarch)->builtin_uint8; | |
4087 | append_composite_type_field (t, "u8", init_vector_type (elem, 16)); | |
4088 | elem = builtin_type (gdbarch)->builtin_uint16; | |
4089 | append_composite_type_field (t, "u16", init_vector_type (elem, 8)); | |
4090 | elem = builtin_type (gdbarch)->builtin_uint32; | |
4091 | append_composite_type_field (t, "u32", init_vector_type (elem, 4)); | |
4092 | elem = builtin_type (gdbarch)->builtin_uint64; | |
4093 | append_composite_type_field (t, "u64", init_vector_type (elem, 2)); | |
4094 | elem = builtin_type (gdbarch)->builtin_float; | |
4095 | append_composite_type_field (t, "f32", init_vector_type (elem, 4)); | |
4096 | elem = builtin_type (gdbarch)->builtin_double; | |
4097 | append_composite_type_field (t, "f64", init_vector_type (elem, 2)); | |
4098 | ||
4099 | TYPE_VECTOR (t) = 1; | |
4100 | TYPE_NAME (t) = "neon_q"; | |
4101 | tdep->neon_quad_type = t; | |
4102 | } | |
4103 | ||
4104 | return tdep->neon_quad_type; | |
4105 | } | |
4106 | ||
34e8f22d RE |
4107 | /* Return the GDB type object for the "standard" data type of data in |
4108 | register N. */ | |
4109 | ||
4110 | static struct type * | |
7a5ea0d4 | 4111 | arm_register_type (struct gdbarch *gdbarch, int regnum) |
032758dc | 4112 | { |
58d6951d DJ |
4113 | int num_regs = gdbarch_num_regs (gdbarch); |
4114 | ||
4115 | if (gdbarch_tdep (gdbarch)->have_vfp_pseudos | |
4116 | && regnum >= num_regs && regnum < num_regs + 32) | |
4117 | return builtin_type (gdbarch)->builtin_float; | |
4118 | ||
4119 | if (gdbarch_tdep (gdbarch)->have_neon_pseudos | |
4120 | && regnum >= num_regs + 32 && regnum < num_regs + 32 + 16) | |
4121 | return arm_neon_quad_type (gdbarch); | |
4122 | ||
4123 | /* If the target description has register information, we are only | |
4124 | in this function so that we can override the types of | |
4125 | double-precision registers for NEON. */ | |
4126 | if (tdesc_has_registers (gdbarch_target_desc (gdbarch))) | |
4127 | { | |
4128 | struct type *t = tdesc_register_type (gdbarch, regnum); | |
4129 | ||
4130 | if (regnum >= ARM_D0_REGNUM && regnum < ARM_D0_REGNUM + 32 | |
4131 | && TYPE_CODE (t) == TYPE_CODE_FLT | |
4132 | && gdbarch_tdep (gdbarch)->have_neon) | |
4133 | return arm_neon_double_type (gdbarch); | |
4134 | else | |
4135 | return t; | |
4136 | } | |
4137 | ||
34e8f22d | 4138 | if (regnum >= ARM_F0_REGNUM && regnum < ARM_F0_REGNUM + NUM_FREGS) |
58d6951d DJ |
4139 | { |
4140 | if (!gdbarch_tdep (gdbarch)->have_fpa_registers) | |
4141 | return builtin_type (gdbarch)->builtin_void; | |
4142 | ||
4143 | return arm_ext_type (gdbarch); | |
4144 | } | |
e4c16157 | 4145 | else if (regnum == ARM_SP_REGNUM) |
0dfff4cb | 4146 | return builtin_type (gdbarch)->builtin_data_ptr; |
e4c16157 | 4147 | else if (regnum == ARM_PC_REGNUM) |
0dfff4cb | 4148 | return builtin_type (gdbarch)->builtin_func_ptr; |
ff6f572f DJ |
4149 | else if (regnum >= ARRAY_SIZE (arm_register_names)) |
4150 | /* These registers are only supported on targets which supply | |
4151 | an XML description. */ | |
df4df182 | 4152 | return builtin_type (gdbarch)->builtin_int0; |
032758dc | 4153 | else |
df4df182 | 4154 | return builtin_type (gdbarch)->builtin_uint32; |
032758dc AC |
4155 | } |
4156 | ||
ff6f572f DJ |
4157 | /* Map a DWARF register REGNUM onto the appropriate GDB register |
4158 | number. */ | |
4159 | ||
4160 | static int | |
d3f73121 | 4161 | arm_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg) |
ff6f572f DJ |
4162 | { |
4163 | /* Core integer regs. */ | |
4164 | if (reg >= 0 && reg <= 15) | |
4165 | return reg; | |
4166 | ||
4167 | /* Legacy FPA encoding. These were once used in a way which | |
4168 | overlapped with VFP register numbering, so their use is | |
4169 | discouraged, but GDB doesn't support the ARM toolchain | |
4170 | which used them for VFP. */ | |
4171 | if (reg >= 16 && reg <= 23) | |
4172 | return ARM_F0_REGNUM + reg - 16; | |
4173 | ||
4174 | /* New assignments for the FPA registers. */ | |
4175 | if (reg >= 96 && reg <= 103) | |
4176 | return ARM_F0_REGNUM + reg - 96; | |
4177 | ||
4178 | /* WMMX register assignments. */ | |
4179 | if (reg >= 104 && reg <= 111) | |
4180 | return ARM_WCGR0_REGNUM + reg - 104; | |
4181 | ||
4182 | if (reg >= 112 && reg <= 127) | |
4183 | return ARM_WR0_REGNUM + reg - 112; | |
4184 | ||
4185 | if (reg >= 192 && reg <= 199) | |
4186 | return ARM_WC0_REGNUM + reg - 192; | |
4187 | ||
58d6951d DJ |
4188 | /* VFP v2 registers. A double precision value is actually |
4189 | in d1 rather than s2, but the ABI only defines numbering | |
4190 | for the single precision registers. This will "just work" | |
4191 | in GDB for little endian targets (we'll read eight bytes, | |
4192 | starting in s0 and then progressing to s1), but will be | |
4193 | reversed on big endian targets with VFP. This won't | |
4194 | be a problem for the new Neon quad registers; you're supposed | |
4195 | to use DW_OP_piece for those. */ | |
4196 | if (reg >= 64 && reg <= 95) | |
4197 | { | |
4198 | char name_buf[4]; | |
4199 | ||
8c042590 | 4200 | xsnprintf (name_buf, sizeof (name_buf), "s%d", reg - 64); |
58d6951d DJ |
4201 | return user_reg_map_name_to_regnum (gdbarch, name_buf, |
4202 | strlen (name_buf)); | |
4203 | } | |
4204 | ||
4205 | /* VFP v3 / Neon registers. This range is also used for VFP v2 | |
4206 | registers, except that it now describes d0 instead of s0. */ | |
4207 | if (reg >= 256 && reg <= 287) | |
4208 | { | |
4209 | char name_buf[4]; | |
4210 | ||
8c042590 | 4211 | xsnprintf (name_buf, sizeof (name_buf), "d%d", reg - 256); |
58d6951d DJ |
4212 | return user_reg_map_name_to_regnum (gdbarch, name_buf, |
4213 | strlen (name_buf)); | |
4214 | } | |
4215 | ||
ff6f572f DJ |
4216 | return -1; |
4217 | } | |
4218 | ||
26216b98 AC |
4219 | /* Map GDB internal REGNUM onto the Arm simulator register numbers. */ |
4220 | static int | |
e7faf938 | 4221 | arm_register_sim_regno (struct gdbarch *gdbarch, int regnum) |
26216b98 AC |
4222 | { |
4223 | int reg = regnum; | |
e7faf938 | 4224 | gdb_assert (reg >= 0 && reg < gdbarch_num_regs (gdbarch)); |
26216b98 | 4225 | |
ff6f572f DJ |
4226 | if (regnum >= ARM_WR0_REGNUM && regnum <= ARM_WR15_REGNUM) |
4227 | return regnum - ARM_WR0_REGNUM + SIM_ARM_IWMMXT_COP0R0_REGNUM; | |
4228 | ||
4229 | if (regnum >= ARM_WC0_REGNUM && regnum <= ARM_WC7_REGNUM) | |
4230 | return regnum - ARM_WC0_REGNUM + SIM_ARM_IWMMXT_COP1R0_REGNUM; | |
4231 | ||
4232 | if (regnum >= ARM_WCGR0_REGNUM && regnum <= ARM_WCGR7_REGNUM) | |
4233 | return regnum - ARM_WCGR0_REGNUM + SIM_ARM_IWMMXT_COP1R8_REGNUM; | |
4234 | ||
26216b98 AC |
4235 | if (reg < NUM_GREGS) |
4236 | return SIM_ARM_R0_REGNUM + reg; | |
4237 | reg -= NUM_GREGS; | |
4238 | ||
4239 | if (reg < NUM_FREGS) | |
4240 | return SIM_ARM_FP0_REGNUM + reg; | |
4241 | reg -= NUM_FREGS; | |
4242 | ||
4243 | if (reg < NUM_SREGS) | |
4244 | return SIM_ARM_FPS_REGNUM + reg; | |
4245 | reg -= NUM_SREGS; | |
4246 | ||
edefbb7c | 4247 | internal_error (__FILE__, __LINE__, _("Bad REGNUM %d"), regnum); |
26216b98 | 4248 | } |
34e8f22d | 4249 | |
a37b3cc0 AC |
4250 | /* NOTE: cagney/2001-08-20: Both convert_from_extended() and |
4251 | convert_to_extended() use floatformat_arm_ext_littlebyte_bigword. | |
4252 | It is thought that this is is the floating-point register format on | |
4253 | little-endian systems. */ | |
c906108c | 4254 | |
ed9a39eb | 4255 | static void |
b508a996 | 4256 | convert_from_extended (const struct floatformat *fmt, const void *ptr, |
be8626e0 | 4257 | void *dbl, int endianess) |
c906108c | 4258 | { |
a37b3cc0 | 4259 | DOUBLEST d; |
be8626e0 MD |
4260 | |
4261 | if (endianess == BFD_ENDIAN_BIG) | |
a37b3cc0 AC |
4262 | floatformat_to_doublest (&floatformat_arm_ext_big, ptr, &d); |
4263 | else | |
4264 | floatformat_to_doublest (&floatformat_arm_ext_littlebyte_bigword, | |
4265 | ptr, &d); | |
b508a996 | 4266 | floatformat_from_doublest (fmt, &d, dbl); |
c906108c SS |
4267 | } |
4268 | ||
34e8f22d | 4269 | static void |
be8626e0 MD |
4270 | convert_to_extended (const struct floatformat *fmt, void *dbl, const void *ptr, |
4271 | int endianess) | |
c906108c | 4272 | { |
a37b3cc0 | 4273 | DOUBLEST d; |
be8626e0 | 4274 | |
b508a996 | 4275 | floatformat_to_doublest (fmt, ptr, &d); |
be8626e0 | 4276 | if (endianess == BFD_ENDIAN_BIG) |
a37b3cc0 AC |
4277 | floatformat_from_doublest (&floatformat_arm_ext_big, &d, dbl); |
4278 | else | |
4279 | floatformat_from_doublest (&floatformat_arm_ext_littlebyte_bigword, | |
4280 | &d, dbl); | |
c906108c | 4281 | } |
ed9a39eb | 4282 | |
c906108c | 4283 | static int |
ed9a39eb | 4284 | condition_true (unsigned long cond, unsigned long status_reg) |
c906108c SS |
4285 | { |
4286 | if (cond == INST_AL || cond == INST_NV) | |
4287 | return 1; | |
4288 | ||
4289 | switch (cond) | |
4290 | { | |
4291 | case INST_EQ: | |
4292 | return ((status_reg & FLAG_Z) != 0); | |
4293 | case INST_NE: | |
4294 | return ((status_reg & FLAG_Z) == 0); | |
4295 | case INST_CS: | |
4296 | return ((status_reg & FLAG_C) != 0); | |
4297 | case INST_CC: | |
4298 | return ((status_reg & FLAG_C) == 0); | |
4299 | case INST_MI: | |
4300 | return ((status_reg & FLAG_N) != 0); | |
4301 | case INST_PL: | |
4302 | return ((status_reg & FLAG_N) == 0); | |
4303 | case INST_VS: | |
4304 | return ((status_reg & FLAG_V) != 0); | |
4305 | case INST_VC: | |
4306 | return ((status_reg & FLAG_V) == 0); | |
4307 | case INST_HI: | |
4308 | return ((status_reg & (FLAG_C | FLAG_Z)) == FLAG_C); | |
4309 | case INST_LS: | |
4310 | return ((status_reg & (FLAG_C | FLAG_Z)) != FLAG_C); | |
4311 | case INST_GE: | |
4312 | return (((status_reg & FLAG_N) == 0) == ((status_reg & FLAG_V) == 0)); | |
4313 | case INST_LT: | |
4314 | return (((status_reg & FLAG_N) == 0) != ((status_reg & FLAG_V) == 0)); | |
4315 | case INST_GT: | |
f8bf5763 PM |
4316 | return (((status_reg & FLAG_Z) == 0) |
4317 | && (((status_reg & FLAG_N) == 0) | |
4318 | == ((status_reg & FLAG_V) == 0))); | |
c906108c | 4319 | case INST_LE: |
f8bf5763 PM |
4320 | return (((status_reg & FLAG_Z) != 0) |
4321 | || (((status_reg & FLAG_N) == 0) | |
4322 | != ((status_reg & FLAG_V) == 0))); | |
c906108c SS |
4323 | } |
4324 | return 1; | |
4325 | } | |
4326 | ||
c906108c | 4327 | static unsigned long |
0b1b3e42 UW |
4328 | shifted_reg_val (struct frame_info *frame, unsigned long inst, int carry, |
4329 | unsigned long pc_val, unsigned long status_reg) | |
c906108c SS |
4330 | { |
4331 | unsigned long res, shift; | |
4332 | int rm = bits (inst, 0, 3); | |
4333 | unsigned long shifttype = bits (inst, 5, 6); | |
c5aa993b JM |
4334 | |
4335 | if (bit (inst, 4)) | |
c906108c SS |
4336 | { |
4337 | int rs = bits (inst, 8, 11); | |
0b1b3e42 UW |
4338 | shift = (rs == 15 ? pc_val + 8 |
4339 | : get_frame_register_unsigned (frame, rs)) & 0xFF; | |
c906108c SS |
4340 | } |
4341 | else | |
4342 | shift = bits (inst, 7, 11); | |
c5aa993b | 4343 | |
bf9f652a | 4344 | res = (rm == ARM_PC_REGNUM |
0d39a070 | 4345 | ? (pc_val + (bit (inst, 4) ? 12 : 8)) |
0b1b3e42 | 4346 | : get_frame_register_unsigned (frame, rm)); |
c906108c SS |
4347 | |
4348 | switch (shifttype) | |
4349 | { | |
c5aa993b | 4350 | case 0: /* LSL */ |
c906108c SS |
4351 | res = shift >= 32 ? 0 : res << shift; |
4352 | break; | |
c5aa993b JM |
4353 | |
4354 | case 1: /* LSR */ | |
c906108c SS |
4355 | res = shift >= 32 ? 0 : res >> shift; |
4356 | break; | |
4357 | ||
c5aa993b JM |
4358 | case 2: /* ASR */ |
4359 | if (shift >= 32) | |
4360 | shift = 31; | |
c906108c SS |
4361 | res = ((res & 0x80000000L) |
4362 | ? ~((~res) >> shift) : res >> shift); | |
4363 | break; | |
4364 | ||
c5aa993b | 4365 | case 3: /* ROR/RRX */ |
c906108c SS |
4366 | shift &= 31; |
4367 | if (shift == 0) | |
4368 | res = (res >> 1) | (carry ? 0x80000000L : 0); | |
4369 | else | |
c5aa993b | 4370 | res = (res >> shift) | (res << (32 - shift)); |
c906108c SS |
4371 | break; |
4372 | } | |
4373 | ||
4374 | return res & 0xffffffff; | |
4375 | } | |
4376 | ||
c906108c SS |
4377 | /* Return number of 1-bits in VAL. */ |
4378 | ||
4379 | static int | |
ed9a39eb | 4380 | bitcount (unsigned long val) |
c906108c SS |
4381 | { |
4382 | int nbits; | |
4383 | for (nbits = 0; val != 0; nbits++) | |
0963b4bd | 4384 | val &= val - 1; /* Delete rightmost 1-bit in val. */ |
c906108c SS |
4385 | return nbits; |
4386 | } | |
4387 | ||
177321bd DJ |
4388 | /* Return the size in bytes of the complete Thumb instruction whose |
4389 | first halfword is INST1. */ | |
4390 | ||
4391 | static int | |
4392 | thumb_insn_size (unsigned short inst1) | |
4393 | { | |
4394 | if ((inst1 & 0xe000) == 0xe000 && (inst1 & 0x1800) != 0) | |
4395 | return 4; | |
4396 | else | |
4397 | return 2; | |
4398 | } | |
4399 | ||
4400 | static int | |
4401 | thumb_advance_itstate (unsigned int itstate) | |
4402 | { | |
4403 | /* Preserve IT[7:5], the first three bits of the condition. Shift | |
4404 | the upcoming condition flags left by one bit. */ | |
4405 | itstate = (itstate & 0xe0) | ((itstate << 1) & 0x1f); | |
4406 | ||
4407 | /* If we have finished the IT block, clear the state. */ | |
4408 | if ((itstate & 0x0f) == 0) | |
4409 | itstate = 0; | |
4410 | ||
4411 | return itstate; | |
4412 | } | |
4413 | ||
4414 | /* Find the next PC after the current instruction executes. In some | |
4415 | cases we can not statically determine the answer (see the IT state | |
4416 | handling in this function); in that case, a breakpoint may be | |
4417 | inserted in addition to the returned PC, which will be used to set | |
4418 | another breakpoint by our caller. */ | |
4419 | ||
ad527d2e | 4420 | static CORE_ADDR |
18819fa6 | 4421 | thumb_get_next_pc_raw (struct frame_info *frame, CORE_ADDR pc) |
c906108c | 4422 | { |
2af46ca0 | 4423 | struct gdbarch *gdbarch = get_frame_arch (frame); |
177321bd | 4424 | struct address_space *aspace = get_frame_address_space (frame); |
e17a4113 UW |
4425 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
4426 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
c5aa993b | 4427 | unsigned long pc_val = ((unsigned long) pc) + 4; /* PC after prefetch */ |
e17a4113 | 4428 | unsigned short inst1; |
0963b4bd | 4429 | CORE_ADDR nextpc = pc + 2; /* Default is next instruction. */ |
c906108c | 4430 | unsigned long offset; |
177321bd | 4431 | ULONGEST status, itstate; |
c906108c | 4432 | |
50e98be4 DJ |
4433 | nextpc = MAKE_THUMB_ADDR (nextpc); |
4434 | pc_val = MAKE_THUMB_ADDR (pc_val); | |
4435 | ||
e17a4113 | 4436 | inst1 = read_memory_unsigned_integer (pc, 2, byte_order_for_code); |
9d4fde75 | 4437 | |
9dca5578 DJ |
4438 | /* Thumb-2 conditional execution support. There are eight bits in |
4439 | the CPSR which describe conditional execution state. Once | |
4440 | reconstructed (they're in a funny order), the low five bits | |
4441 | describe the low bit of the condition for each instruction and | |
4442 | how many instructions remain. The high three bits describe the | |
4443 | base condition. One of the low four bits will be set if an IT | |
4444 | block is active. These bits read as zero on earlier | |
4445 | processors. */ | |
4446 | status = get_frame_register_unsigned (frame, ARM_PS_REGNUM); | |
177321bd | 4447 | itstate = ((status >> 8) & 0xfc) | ((status >> 25) & 0x3); |
9dca5578 | 4448 | |
177321bd DJ |
4449 | /* If-Then handling. On GNU/Linux, where this routine is used, we |
4450 | use an undefined instruction as a breakpoint. Unlike BKPT, IT | |
4451 | can disable execution of the undefined instruction. So we might | |
4452 | miss the breakpoint if we set it on a skipped conditional | |
4453 | instruction. Because conditional instructions can change the | |
4454 | flags, affecting the execution of further instructions, we may | |
4455 | need to set two breakpoints. */ | |
9dca5578 | 4456 | |
177321bd DJ |
4457 | if (gdbarch_tdep (gdbarch)->thumb2_breakpoint != NULL) |
4458 | { | |
4459 | if ((inst1 & 0xff00) == 0xbf00 && (inst1 & 0x000f) != 0) | |
4460 | { | |
4461 | /* An IT instruction. Because this instruction does not | |
4462 | modify the flags, we can accurately predict the next | |
4463 | executed instruction. */ | |
4464 | itstate = inst1 & 0x00ff; | |
4465 | pc += thumb_insn_size (inst1); | |
4466 | ||
4467 | while (itstate != 0 && ! condition_true (itstate >> 4, status)) | |
4468 | { | |
0963b4bd MS |
4469 | inst1 = read_memory_unsigned_integer (pc, 2, |
4470 | byte_order_for_code); | |
177321bd DJ |
4471 | pc += thumb_insn_size (inst1); |
4472 | itstate = thumb_advance_itstate (itstate); | |
4473 | } | |
4474 | ||
50e98be4 | 4475 | return MAKE_THUMB_ADDR (pc); |
177321bd DJ |
4476 | } |
4477 | else if (itstate != 0) | |
4478 | { | |
4479 | /* We are in a conditional block. Check the condition. */ | |
4480 | if (! condition_true (itstate >> 4, status)) | |
4481 | { | |
4482 | /* Advance to the next executed instruction. */ | |
4483 | pc += thumb_insn_size (inst1); | |
4484 | itstate = thumb_advance_itstate (itstate); | |
4485 | ||
4486 | while (itstate != 0 && ! condition_true (itstate >> 4, status)) | |
4487 | { | |
0963b4bd MS |
4488 | inst1 = read_memory_unsigned_integer (pc, 2, |
4489 | byte_order_for_code); | |
177321bd DJ |
4490 | pc += thumb_insn_size (inst1); |
4491 | itstate = thumb_advance_itstate (itstate); | |
4492 | } | |
4493 | ||
50e98be4 | 4494 | return MAKE_THUMB_ADDR (pc); |
177321bd DJ |
4495 | } |
4496 | else if ((itstate & 0x0f) == 0x08) | |
4497 | { | |
4498 | /* This is the last instruction of the conditional | |
4499 | block, and it is executed. We can handle it normally | |
4500 | because the following instruction is not conditional, | |
4501 | and we must handle it normally because it is | |
4502 | permitted to branch. Fall through. */ | |
4503 | } | |
4504 | else | |
4505 | { | |
4506 | int cond_negated; | |
4507 | ||
4508 | /* There are conditional instructions after this one. | |
4509 | If this instruction modifies the flags, then we can | |
4510 | not predict what the next executed instruction will | |
4511 | be. Fortunately, this instruction is architecturally | |
4512 | forbidden to branch; we know it will fall through. | |
4513 | Start by skipping past it. */ | |
4514 | pc += thumb_insn_size (inst1); | |
4515 | itstate = thumb_advance_itstate (itstate); | |
4516 | ||
4517 | /* Set a breakpoint on the following instruction. */ | |
4518 | gdb_assert ((itstate & 0x0f) != 0); | |
18819fa6 UW |
4519 | arm_insert_single_step_breakpoint (gdbarch, aspace, |
4520 | MAKE_THUMB_ADDR (pc)); | |
177321bd DJ |
4521 | cond_negated = (itstate >> 4) & 1; |
4522 | ||
4523 | /* Skip all following instructions with the same | |
4524 | condition. If there is a later instruction in the IT | |
4525 | block with the opposite condition, set the other | |
4526 | breakpoint there. If not, then set a breakpoint on | |
4527 | the instruction after the IT block. */ | |
4528 | do | |
4529 | { | |
0963b4bd MS |
4530 | inst1 = read_memory_unsigned_integer (pc, 2, |
4531 | byte_order_for_code); | |
177321bd DJ |
4532 | pc += thumb_insn_size (inst1); |
4533 | itstate = thumb_advance_itstate (itstate); | |
4534 | } | |
4535 | while (itstate != 0 && ((itstate >> 4) & 1) == cond_negated); | |
4536 | ||
50e98be4 | 4537 | return MAKE_THUMB_ADDR (pc); |
177321bd DJ |
4538 | } |
4539 | } | |
4540 | } | |
4541 | else if (itstate & 0x0f) | |
9dca5578 DJ |
4542 | { |
4543 | /* We are in a conditional block. Check the condition. */ | |
177321bd | 4544 | int cond = itstate >> 4; |
9dca5578 DJ |
4545 | |
4546 | if (! condition_true (cond, status)) | |
db24da6d YQ |
4547 | /* Advance to the next instruction. All the 32-bit |
4548 | instructions share a common prefix. */ | |
4549 | return MAKE_THUMB_ADDR (pc + thumb_insn_size (inst1)); | |
177321bd DJ |
4550 | |
4551 | /* Otherwise, handle the instruction normally. */ | |
9dca5578 DJ |
4552 | } |
4553 | ||
c906108c SS |
4554 | if ((inst1 & 0xff00) == 0xbd00) /* pop {rlist, pc} */ |
4555 | { | |
4556 | CORE_ADDR sp; | |
4557 | ||
4558 | /* Fetch the saved PC from the stack. It's stored above | |
4559 | all of the other registers. */ | |
f0c9063c | 4560 | offset = bitcount (bits (inst1, 0, 7)) * INT_REGISTER_SIZE; |
0b1b3e42 | 4561 | sp = get_frame_register_unsigned (frame, ARM_SP_REGNUM); |
e17a4113 | 4562 | nextpc = read_memory_unsigned_integer (sp + offset, 4, byte_order); |
c906108c SS |
4563 | } |
4564 | else if ((inst1 & 0xf000) == 0xd000) /* conditional branch */ | |
4565 | { | |
c5aa993b | 4566 | unsigned long cond = bits (inst1, 8, 11); |
25b41d01 YQ |
4567 | if (cond == 0x0f) /* 0x0f = SWI */ |
4568 | { | |
4569 | struct gdbarch_tdep *tdep; | |
4570 | tdep = gdbarch_tdep (gdbarch); | |
4571 | ||
4572 | if (tdep->syscall_next_pc != NULL) | |
4573 | nextpc = tdep->syscall_next_pc (frame); | |
4574 | ||
4575 | } | |
4576 | else if (cond != 0x0f && condition_true (cond, status)) | |
c906108c SS |
4577 | nextpc = pc_val + (sbits (inst1, 0, 7) << 1); |
4578 | } | |
4579 | else if ((inst1 & 0xf800) == 0xe000) /* unconditional branch */ | |
4580 | { | |
4581 | nextpc = pc_val + (sbits (inst1, 0, 10) << 1); | |
4582 | } | |
db24da6d | 4583 | else if (thumb_insn_size (inst1) == 4) /* 32-bit instruction */ |
c906108c | 4584 | { |
e17a4113 UW |
4585 | unsigned short inst2; |
4586 | inst2 = read_memory_unsigned_integer (pc + 2, 2, byte_order_for_code); | |
9dca5578 DJ |
4587 | |
4588 | /* Default to the next instruction. */ | |
4589 | nextpc = pc + 4; | |
50e98be4 | 4590 | nextpc = MAKE_THUMB_ADDR (nextpc); |
9dca5578 DJ |
4591 | |
4592 | if ((inst1 & 0xf800) == 0xf000 && (inst2 & 0x8000) == 0x8000) | |
4593 | { | |
4594 | /* Branches and miscellaneous control instructions. */ | |
4595 | ||
4596 | if ((inst2 & 0x1000) != 0 || (inst2 & 0xd001) == 0xc000) | |
4597 | { | |
4598 | /* B, BL, BLX. */ | |
4599 | int j1, j2, imm1, imm2; | |
4600 | ||
4601 | imm1 = sbits (inst1, 0, 10); | |
4602 | imm2 = bits (inst2, 0, 10); | |
4603 | j1 = bit (inst2, 13); | |
4604 | j2 = bit (inst2, 11); | |
4605 | ||
4606 | offset = ((imm1 << 12) + (imm2 << 1)); | |
4607 | offset ^= ((!j2) << 22) | ((!j1) << 23); | |
4608 | ||
4609 | nextpc = pc_val + offset; | |
4610 | /* For BLX make sure to clear the low bits. */ | |
4611 | if (bit (inst2, 12) == 0) | |
4612 | nextpc = nextpc & 0xfffffffc; | |
4613 | } | |
4614 | else if (inst1 == 0xf3de && (inst2 & 0xff00) == 0x3f00) | |
4615 | { | |
4616 | /* SUBS PC, LR, #imm8. */ | |
4617 | nextpc = get_frame_register_unsigned (frame, ARM_LR_REGNUM); | |
4618 | nextpc -= inst2 & 0x00ff; | |
4619 | } | |
4069ebbe | 4620 | else if ((inst2 & 0xd000) == 0x8000 && (inst1 & 0x0380) != 0x0380) |
9dca5578 DJ |
4621 | { |
4622 | /* Conditional branch. */ | |
4623 | if (condition_true (bits (inst1, 6, 9), status)) | |
4624 | { | |
4625 | int sign, j1, j2, imm1, imm2; | |
4626 | ||
4627 | sign = sbits (inst1, 10, 10); | |
4628 | imm1 = bits (inst1, 0, 5); | |
4629 | imm2 = bits (inst2, 0, 10); | |
4630 | j1 = bit (inst2, 13); | |
4631 | j2 = bit (inst2, 11); | |
4632 | ||
4633 | offset = (sign << 20) + (j2 << 19) + (j1 << 18); | |
4634 | offset += (imm1 << 12) + (imm2 << 1); | |
4635 | ||
4636 | nextpc = pc_val + offset; | |
4637 | } | |
4638 | } | |
4639 | } | |
4640 | else if ((inst1 & 0xfe50) == 0xe810) | |
4641 | { | |
4642 | /* Load multiple or RFE. */ | |
4643 | int rn, offset, load_pc = 1; | |
4644 | ||
4645 | rn = bits (inst1, 0, 3); | |
4646 | if (bit (inst1, 7) && !bit (inst1, 8)) | |
4647 | { | |
4648 | /* LDMIA or POP */ | |
4649 | if (!bit (inst2, 15)) | |
4650 | load_pc = 0; | |
4651 | offset = bitcount (inst2) * 4 - 4; | |
4652 | } | |
4653 | else if (!bit (inst1, 7) && bit (inst1, 8)) | |
4654 | { | |
4655 | /* LDMDB */ | |
4656 | if (!bit (inst2, 15)) | |
4657 | load_pc = 0; | |
4658 | offset = -4; | |
4659 | } | |
4660 | else if (bit (inst1, 7) && bit (inst1, 8)) | |
4661 | { | |
4662 | /* RFEIA */ | |
4663 | offset = 0; | |
4664 | } | |
4665 | else if (!bit (inst1, 7) && !bit (inst1, 8)) | |
4666 | { | |
4667 | /* RFEDB */ | |
4668 | offset = -8; | |
4669 | } | |
4670 | else | |
4671 | load_pc = 0; | |
4672 | ||
4673 | if (load_pc) | |
4674 | { | |
4675 | CORE_ADDR addr = get_frame_register_unsigned (frame, rn); | |
4676 | nextpc = get_frame_memory_unsigned (frame, addr + offset, 4); | |
4677 | } | |
4678 | } | |
4679 | else if ((inst1 & 0xffef) == 0xea4f && (inst2 & 0xfff0) == 0x0f00) | |
4680 | { | |
4681 | /* MOV PC or MOVS PC. */ | |
4682 | nextpc = get_frame_register_unsigned (frame, bits (inst2, 0, 3)); | |
50e98be4 | 4683 | nextpc = MAKE_THUMB_ADDR (nextpc); |
9dca5578 DJ |
4684 | } |
4685 | else if ((inst1 & 0xff70) == 0xf850 && (inst2 & 0xf000) == 0xf000) | |
4686 | { | |
4687 | /* LDR PC. */ | |
4688 | CORE_ADDR base; | |
4689 | int rn, load_pc = 1; | |
4690 | ||
4691 | rn = bits (inst1, 0, 3); | |
4692 | base = get_frame_register_unsigned (frame, rn); | |
bf9f652a | 4693 | if (rn == ARM_PC_REGNUM) |
9dca5578 DJ |
4694 | { |
4695 | base = (base + 4) & ~(CORE_ADDR) 0x3; | |
4696 | if (bit (inst1, 7)) | |
4697 | base += bits (inst2, 0, 11); | |
4698 | else | |
4699 | base -= bits (inst2, 0, 11); | |
4700 | } | |
4701 | else if (bit (inst1, 7)) | |
4702 | base += bits (inst2, 0, 11); | |
4703 | else if (bit (inst2, 11)) | |
4704 | { | |
4705 | if (bit (inst2, 10)) | |
4706 | { | |
4707 | if (bit (inst2, 9)) | |
4708 | base += bits (inst2, 0, 7); | |
4709 | else | |
4710 | base -= bits (inst2, 0, 7); | |
4711 | } | |
4712 | } | |
4713 | else if ((inst2 & 0x0fc0) == 0x0000) | |
4714 | { | |
4715 | int shift = bits (inst2, 4, 5), rm = bits (inst2, 0, 3); | |
4716 | base += get_frame_register_unsigned (frame, rm) << shift; | |
4717 | } | |
4718 | else | |
4719 | /* Reserved. */ | |
4720 | load_pc = 0; | |
4721 | ||
4722 | if (load_pc) | |
4723 | nextpc = get_frame_memory_unsigned (frame, base, 4); | |
4724 | } | |
4725 | else if ((inst1 & 0xfff0) == 0xe8d0 && (inst2 & 0xfff0) == 0xf000) | |
4726 | { | |
4727 | /* TBB. */ | |
d476da0e RE |
4728 | CORE_ADDR tbl_reg, table, offset, length; |
4729 | ||
4730 | tbl_reg = bits (inst1, 0, 3); | |
4731 | if (tbl_reg == 0x0f) | |
4732 | table = pc + 4; /* Regcache copy of PC isn't right yet. */ | |
4733 | else | |
4734 | table = get_frame_register_unsigned (frame, tbl_reg); | |
9dca5578 | 4735 | |
9dca5578 DJ |
4736 | offset = get_frame_register_unsigned (frame, bits (inst2, 0, 3)); |
4737 | length = 2 * get_frame_memory_unsigned (frame, table + offset, 1); | |
4738 | nextpc = pc_val + length; | |
4739 | } | |
d476da0e | 4740 | else if ((inst1 & 0xfff0) == 0xe8d0 && (inst2 & 0xfff0) == 0xf010) |
9dca5578 DJ |
4741 | { |
4742 | /* TBH. */ | |
d476da0e RE |
4743 | CORE_ADDR tbl_reg, table, offset, length; |
4744 | ||
4745 | tbl_reg = bits (inst1, 0, 3); | |
4746 | if (tbl_reg == 0x0f) | |
4747 | table = pc + 4; /* Regcache copy of PC isn't right yet. */ | |
4748 | else | |
4749 | table = get_frame_register_unsigned (frame, tbl_reg); | |
9dca5578 | 4750 | |
9dca5578 DJ |
4751 | offset = 2 * get_frame_register_unsigned (frame, bits (inst2, 0, 3)); |
4752 | length = 2 * get_frame_memory_unsigned (frame, table + offset, 2); | |
4753 | nextpc = pc_val + length; | |
4754 | } | |
c906108c | 4755 | } |
aa17d93e | 4756 | else if ((inst1 & 0xff00) == 0x4700) /* bx REG, blx REG */ |
9498281f DJ |
4757 | { |
4758 | if (bits (inst1, 3, 6) == 0x0f) | |
6ca1b147 | 4759 | nextpc = UNMAKE_THUMB_ADDR (pc_val); |
9498281f | 4760 | else |
0b1b3e42 | 4761 | nextpc = get_frame_register_unsigned (frame, bits (inst1, 3, 6)); |
9498281f | 4762 | } |
ad8b5167 UW |
4763 | else if ((inst1 & 0xff87) == 0x4687) /* mov pc, REG */ |
4764 | { | |
4765 | if (bits (inst1, 3, 6) == 0x0f) | |
4766 | nextpc = pc_val; | |
4767 | else | |
4768 | nextpc = get_frame_register_unsigned (frame, bits (inst1, 3, 6)); | |
4769 | ||
4770 | nextpc = MAKE_THUMB_ADDR (nextpc); | |
4771 | } | |
9dca5578 DJ |
4772 | else if ((inst1 & 0xf500) == 0xb100) |
4773 | { | |
4774 | /* CBNZ or CBZ. */ | |
4775 | int imm = (bit (inst1, 9) << 6) + (bits (inst1, 3, 7) << 1); | |
4776 | ULONGEST reg = get_frame_register_unsigned (frame, bits (inst1, 0, 2)); | |
4777 | ||
4778 | if (bit (inst1, 11) && reg != 0) | |
4779 | nextpc = pc_val + imm; | |
4780 | else if (!bit (inst1, 11) && reg == 0) | |
4781 | nextpc = pc_val + imm; | |
4782 | } | |
c906108c SS |
4783 | return nextpc; |
4784 | } | |
4785 | ||
50e98be4 | 4786 | /* Get the raw next address. PC is the current program counter, in |
18819fa6 | 4787 | FRAME, which is assumed to be executing in ARM mode. |
50e98be4 DJ |
4788 | |
4789 | The value returned has the execution state of the next instruction | |
4790 | encoded in it. Use IS_THUMB_ADDR () to see whether the instruction is | |
4791 | in Thumb-State, and gdbarch_addr_bits_remove () to get the plain memory | |
0963b4bd MS |
4792 | address. */ |
4793 | ||
50e98be4 | 4794 | static CORE_ADDR |
18819fa6 | 4795 | arm_get_next_pc_raw (struct frame_info *frame, CORE_ADDR pc) |
c906108c | 4796 | { |
2af46ca0 | 4797 | struct gdbarch *gdbarch = get_frame_arch (frame); |
e17a4113 UW |
4798 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
4799 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
c906108c SS |
4800 | unsigned long pc_val; |
4801 | unsigned long this_instr; | |
4802 | unsigned long status; | |
4803 | CORE_ADDR nextpc; | |
4804 | ||
c906108c | 4805 | pc_val = (unsigned long) pc; |
e17a4113 | 4806 | this_instr = read_memory_unsigned_integer (pc, 4, byte_order_for_code); |
9d4fde75 | 4807 | |
0b1b3e42 | 4808 | status = get_frame_register_unsigned (frame, ARM_PS_REGNUM); |
c5aa993b | 4809 | nextpc = (CORE_ADDR) (pc_val + 4); /* Default case */ |
c906108c | 4810 | |
daddc3c1 DJ |
4811 | if (bits (this_instr, 28, 31) == INST_NV) |
4812 | switch (bits (this_instr, 24, 27)) | |
4813 | { | |
4814 | case 0xa: | |
4815 | case 0xb: | |
4816 | { | |
4817 | /* Branch with Link and change to Thumb. */ | |
4818 | nextpc = BranchDest (pc, this_instr); | |
4819 | nextpc |= bit (this_instr, 24) << 1; | |
50e98be4 | 4820 | nextpc = MAKE_THUMB_ADDR (nextpc); |
daddc3c1 DJ |
4821 | break; |
4822 | } | |
4823 | case 0xc: | |
4824 | case 0xd: | |
4825 | case 0xe: | |
4826 | /* Coprocessor register transfer. */ | |
4827 | if (bits (this_instr, 12, 15) == 15) | |
4828 | error (_("Invalid update to pc in instruction")); | |
4829 | break; | |
4830 | } | |
4831 | else if (condition_true (bits (this_instr, 28, 31), status)) | |
c906108c SS |
4832 | { |
4833 | switch (bits (this_instr, 24, 27)) | |
4834 | { | |
c5aa993b | 4835 | case 0x0: |
94c30b78 | 4836 | case 0x1: /* data processing */ |
c5aa993b JM |
4837 | case 0x2: |
4838 | case 0x3: | |
c906108c SS |
4839 | { |
4840 | unsigned long operand1, operand2, result = 0; | |
4841 | unsigned long rn; | |
4842 | int c; | |
c5aa993b | 4843 | |
c906108c SS |
4844 | if (bits (this_instr, 12, 15) != 15) |
4845 | break; | |
4846 | ||
4847 | if (bits (this_instr, 22, 25) == 0 | |
c5aa993b | 4848 | && bits (this_instr, 4, 7) == 9) /* multiply */ |
edefbb7c | 4849 | error (_("Invalid update to pc in instruction")); |
c906108c | 4850 | |
9498281f | 4851 | /* BX <reg>, BLX <reg> */ |
e150acc7 PB |
4852 | if (bits (this_instr, 4, 27) == 0x12fff1 |
4853 | || bits (this_instr, 4, 27) == 0x12fff3) | |
9498281f DJ |
4854 | { |
4855 | rn = bits (this_instr, 0, 3); | |
bf9f652a YQ |
4856 | nextpc = ((rn == ARM_PC_REGNUM) |
4857 | ? (pc_val + 8) | |
4858 | : get_frame_register_unsigned (frame, rn)); | |
4859 | ||
9498281f DJ |
4860 | return nextpc; |
4861 | } | |
4862 | ||
0963b4bd | 4863 | /* Multiply into PC. */ |
c906108c SS |
4864 | c = (status & FLAG_C) ? 1 : 0; |
4865 | rn = bits (this_instr, 16, 19); | |
bf9f652a YQ |
4866 | operand1 = ((rn == ARM_PC_REGNUM) |
4867 | ? (pc_val + 8) | |
4868 | : get_frame_register_unsigned (frame, rn)); | |
c5aa993b | 4869 | |
c906108c SS |
4870 | if (bit (this_instr, 25)) |
4871 | { | |
4872 | unsigned long immval = bits (this_instr, 0, 7); | |
4873 | unsigned long rotate = 2 * bits (this_instr, 8, 11); | |
c5aa993b JM |
4874 | operand2 = ((immval >> rotate) | (immval << (32 - rotate))) |
4875 | & 0xffffffff; | |
c906108c | 4876 | } |
0963b4bd MS |
4877 | else /* operand 2 is a shifted register. */ |
4878 | operand2 = shifted_reg_val (frame, this_instr, c, | |
4879 | pc_val, status); | |
c5aa993b | 4880 | |
c906108c SS |
4881 | switch (bits (this_instr, 21, 24)) |
4882 | { | |
c5aa993b | 4883 | case 0x0: /*and */ |
c906108c SS |
4884 | result = operand1 & operand2; |
4885 | break; | |
4886 | ||
c5aa993b | 4887 | case 0x1: /*eor */ |
c906108c SS |
4888 | result = operand1 ^ operand2; |
4889 | break; | |
4890 | ||
c5aa993b | 4891 | case 0x2: /*sub */ |
c906108c SS |
4892 | result = operand1 - operand2; |
4893 | break; | |
4894 | ||
c5aa993b | 4895 | case 0x3: /*rsb */ |
c906108c SS |
4896 | result = operand2 - operand1; |
4897 | break; | |
4898 | ||
c5aa993b | 4899 | case 0x4: /*add */ |
c906108c SS |
4900 | result = operand1 + operand2; |
4901 | break; | |
4902 | ||
c5aa993b | 4903 | case 0x5: /*adc */ |
c906108c SS |
4904 | result = operand1 + operand2 + c; |
4905 | break; | |
4906 | ||
c5aa993b | 4907 | case 0x6: /*sbc */ |
c906108c SS |
4908 | result = operand1 - operand2 + c; |
4909 | break; | |
4910 | ||
c5aa993b | 4911 | case 0x7: /*rsc */ |
c906108c SS |
4912 | result = operand2 - operand1 + c; |
4913 | break; | |
4914 | ||
c5aa993b JM |
4915 | case 0x8: |
4916 | case 0x9: | |
4917 | case 0xa: | |
4918 | case 0xb: /* tst, teq, cmp, cmn */ | |
c906108c SS |
4919 | result = (unsigned long) nextpc; |
4920 | break; | |
4921 | ||
c5aa993b | 4922 | case 0xc: /*orr */ |
c906108c SS |
4923 | result = operand1 | operand2; |
4924 | break; | |
4925 | ||
c5aa993b | 4926 | case 0xd: /*mov */ |
c906108c SS |
4927 | /* Always step into a function. */ |
4928 | result = operand2; | |
c5aa993b | 4929 | break; |
c906108c | 4930 | |
c5aa993b | 4931 | case 0xe: /*bic */ |
c906108c SS |
4932 | result = operand1 & ~operand2; |
4933 | break; | |
4934 | ||
c5aa993b | 4935 | case 0xf: /*mvn */ |
c906108c SS |
4936 | result = ~operand2; |
4937 | break; | |
4938 | } | |
c906108c | 4939 | |
50e98be4 DJ |
4940 | /* In 26-bit APCS the bottom two bits of the result are |
4941 | ignored, and we always end up in ARM state. */ | |
4942 | if (!arm_apcs_32) | |
4943 | nextpc = arm_addr_bits_remove (gdbarch, result); | |
4944 | else | |
4945 | nextpc = result; | |
4946 | ||
c906108c SS |
4947 | break; |
4948 | } | |
c5aa993b JM |
4949 | |
4950 | case 0x4: | |
4951 | case 0x5: /* data transfer */ | |
4952 | case 0x6: | |
4953 | case 0x7: | |
c906108c SS |
4954 | if (bit (this_instr, 20)) |
4955 | { | |
4956 | /* load */ | |
4957 | if (bits (this_instr, 12, 15) == 15) | |
4958 | { | |
4959 | /* rd == pc */ | |
c5aa993b | 4960 | unsigned long rn; |
c906108c | 4961 | unsigned long base; |
c5aa993b | 4962 | |
c906108c | 4963 | if (bit (this_instr, 22)) |
edefbb7c | 4964 | error (_("Invalid update to pc in instruction")); |
c906108c SS |
4965 | |
4966 | /* byte write to PC */ | |
4967 | rn = bits (this_instr, 16, 19); | |
bf9f652a YQ |
4968 | base = ((rn == ARM_PC_REGNUM) |
4969 | ? (pc_val + 8) | |
4970 | : get_frame_register_unsigned (frame, rn)); | |
4971 | ||
c906108c SS |
4972 | if (bit (this_instr, 24)) |
4973 | { | |
4974 | /* pre-indexed */ | |
4975 | int c = (status & FLAG_C) ? 1 : 0; | |
4976 | unsigned long offset = | |
c5aa993b | 4977 | (bit (this_instr, 25) |
0b1b3e42 | 4978 | ? shifted_reg_val (frame, this_instr, c, pc_val, status) |
c5aa993b | 4979 | : bits (this_instr, 0, 11)); |
c906108c SS |
4980 | |
4981 | if (bit (this_instr, 23)) | |
4982 | base += offset; | |
4983 | else | |
4984 | base -= offset; | |
4985 | } | |
51370a33 YQ |
4986 | nextpc = |
4987 | (CORE_ADDR) read_memory_unsigned_integer ((CORE_ADDR) base, | |
4988 | 4, byte_order); | |
c906108c SS |
4989 | } |
4990 | } | |
4991 | break; | |
c5aa993b JM |
4992 | |
4993 | case 0x8: | |
4994 | case 0x9: /* block transfer */ | |
c906108c SS |
4995 | if (bit (this_instr, 20)) |
4996 | { | |
4997 | /* LDM */ | |
4998 | if (bit (this_instr, 15)) | |
4999 | { | |
5000 | /* loading pc */ | |
5001 | int offset = 0; | |
51370a33 YQ |
5002 | unsigned long rn_val |
5003 | = get_frame_register_unsigned (frame, | |
5004 | bits (this_instr, 16, 19)); | |
c906108c SS |
5005 | |
5006 | if (bit (this_instr, 23)) | |
5007 | { | |
5008 | /* up */ | |
5009 | unsigned long reglist = bits (this_instr, 0, 14); | |
5010 | offset = bitcount (reglist) * 4; | |
c5aa993b | 5011 | if (bit (this_instr, 24)) /* pre */ |
c906108c SS |
5012 | offset += 4; |
5013 | } | |
5014 | else if (bit (this_instr, 24)) | |
5015 | offset = -4; | |
c5aa993b | 5016 | |
51370a33 YQ |
5017 | nextpc = |
5018 | (CORE_ADDR) read_memory_unsigned_integer ((CORE_ADDR) | |
5019 | (rn_val + offset), | |
5020 | 4, byte_order); | |
c906108c SS |
5021 | } |
5022 | } | |
5023 | break; | |
c5aa993b JM |
5024 | |
5025 | case 0xb: /* branch & link */ | |
5026 | case 0xa: /* branch */ | |
c906108c SS |
5027 | { |
5028 | nextpc = BranchDest (pc, this_instr); | |
c906108c SS |
5029 | break; |
5030 | } | |
c5aa993b JM |
5031 | |
5032 | case 0xc: | |
5033 | case 0xd: | |
5034 | case 0xe: /* coproc ops */ | |
25b41d01 | 5035 | break; |
c5aa993b | 5036 | case 0xf: /* SWI */ |
25b41d01 YQ |
5037 | { |
5038 | struct gdbarch_tdep *tdep; | |
5039 | tdep = gdbarch_tdep (gdbarch); | |
5040 | ||
5041 | if (tdep->syscall_next_pc != NULL) | |
5042 | nextpc = tdep->syscall_next_pc (frame); | |
5043 | ||
5044 | } | |
c906108c SS |
5045 | break; |
5046 | ||
5047 | default: | |
edefbb7c | 5048 | fprintf_filtered (gdb_stderr, _("Bad bit-field extraction\n")); |
c906108c SS |
5049 | return (pc); |
5050 | } | |
5051 | } | |
5052 | ||
5053 | return nextpc; | |
5054 | } | |
5055 | ||
18819fa6 UW |
5056 | /* Determine next PC after current instruction executes. Will call either |
5057 | arm_get_next_pc_raw or thumb_get_next_pc_raw. Error out if infinite | |
5058 | loop is detected. */ | |
5059 | ||
50e98be4 DJ |
5060 | CORE_ADDR |
5061 | arm_get_next_pc (struct frame_info *frame, CORE_ADDR pc) | |
5062 | { | |
18819fa6 UW |
5063 | CORE_ADDR nextpc; |
5064 | ||
5065 | if (arm_frame_is_thumb (frame)) | |
2b59118e | 5066 | nextpc = thumb_get_next_pc_raw (frame, pc); |
18819fa6 | 5067 | else |
2b59118e | 5068 | nextpc = arm_get_next_pc_raw (frame, pc); |
18819fa6 | 5069 | |
50e98be4 DJ |
5070 | return nextpc; |
5071 | } | |
5072 | ||
18819fa6 UW |
5073 | /* Like insert_single_step_breakpoint, but make sure we use a breakpoint |
5074 | of the appropriate mode (as encoded in the PC value), even if this | |
5075 | differs from what would be expected according to the symbol tables. */ | |
5076 | ||
5077 | void | |
5078 | arm_insert_single_step_breakpoint (struct gdbarch *gdbarch, | |
5079 | struct address_space *aspace, | |
5080 | CORE_ADDR pc) | |
5081 | { | |
5082 | struct cleanup *old_chain | |
5083 | = make_cleanup_restore_integer (&arm_override_mode); | |
5084 | ||
5085 | arm_override_mode = IS_THUMB_ADDR (pc); | |
5086 | pc = gdbarch_addr_bits_remove (gdbarch, pc); | |
5087 | ||
5088 | insert_single_step_breakpoint (gdbarch, aspace, pc); | |
5089 | ||
5090 | do_cleanups (old_chain); | |
5091 | } | |
5092 | ||
35f73cfc UW |
5093 | /* Checks for an atomic sequence of instructions beginning with a LDREX{,B,H,D} |
5094 | instruction and ending with a STREX{,B,H,D} instruction. If such a sequence | |
5095 | is found, attempt to step through it. A breakpoint is placed at the end of | |
5096 | the sequence. */ | |
5097 | ||
5098 | static int | |
5099 | thumb_deal_with_atomic_sequence_raw (struct frame_info *frame) | |
5100 | { | |
5101 | struct gdbarch *gdbarch = get_frame_arch (frame); | |
5102 | struct address_space *aspace = get_frame_address_space (frame); | |
5103 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
5104 | CORE_ADDR pc = get_frame_pc (frame); | |
5105 | CORE_ADDR breaks[2] = {-1, -1}; | |
5106 | CORE_ADDR loc = pc; | |
5107 | unsigned short insn1, insn2; | |
5108 | int insn_count; | |
5109 | int index; | |
5110 | int last_breakpoint = 0; /* Defaults to 0 (no breakpoints placed). */ | |
5111 | const int atomic_sequence_length = 16; /* Instruction sequence length. */ | |
5112 | ULONGEST status, itstate; | |
5113 | ||
5114 | /* We currently do not support atomic sequences within an IT block. */ | |
5115 | status = get_frame_register_unsigned (frame, ARM_PS_REGNUM); | |
5116 | itstate = ((status >> 8) & 0xfc) | ((status >> 25) & 0x3); | |
5117 | if (itstate & 0x0f) | |
5118 | return 0; | |
5119 | ||
5120 | /* Assume all atomic sequences start with a ldrex{,b,h,d} instruction. */ | |
5121 | insn1 = read_memory_unsigned_integer (loc, 2, byte_order_for_code); | |
5122 | loc += 2; | |
5123 | if (thumb_insn_size (insn1) != 4) | |
5124 | return 0; | |
5125 | ||
5126 | insn2 = read_memory_unsigned_integer (loc, 2, byte_order_for_code); | |
5127 | loc += 2; | |
5128 | if (!((insn1 & 0xfff0) == 0xe850 | |
5129 | || ((insn1 & 0xfff0) == 0xe8d0 && (insn2 & 0x00c0) == 0x0040))) | |
5130 | return 0; | |
5131 | ||
5132 | /* Assume that no atomic sequence is longer than "atomic_sequence_length" | |
5133 | instructions. */ | |
5134 | for (insn_count = 0; insn_count < atomic_sequence_length; ++insn_count) | |
5135 | { | |
5136 | insn1 = read_memory_unsigned_integer (loc, 2, byte_order_for_code); | |
5137 | loc += 2; | |
5138 | ||
5139 | if (thumb_insn_size (insn1) != 4) | |
5140 | { | |
5141 | /* Assume that there is at most one conditional branch in the | |
5142 | atomic sequence. If a conditional branch is found, put a | |
5143 | breakpoint in its destination address. */ | |
5144 | if ((insn1 & 0xf000) == 0xd000 && bits (insn1, 8, 11) != 0x0f) | |
5145 | { | |
5146 | if (last_breakpoint > 0) | |
5147 | return 0; /* More than one conditional branch found, | |
5148 | fallback to the standard code. */ | |
5149 | ||
5150 | breaks[1] = loc + 2 + (sbits (insn1, 0, 7) << 1); | |
5151 | last_breakpoint++; | |
5152 | } | |
5153 | ||
5154 | /* We do not support atomic sequences that use any *other* | |
5155 | instructions but conditional branches to change the PC. | |
5156 | Fall back to standard code to avoid losing control of | |
5157 | execution. */ | |
5158 | else if (thumb_instruction_changes_pc (insn1)) | |
5159 | return 0; | |
5160 | } | |
5161 | else | |
5162 | { | |
5163 | insn2 = read_memory_unsigned_integer (loc, 2, byte_order_for_code); | |
5164 | loc += 2; | |
5165 | ||
5166 | /* Assume that there is at most one conditional branch in the | |
5167 | atomic sequence. If a conditional branch is found, put a | |
5168 | breakpoint in its destination address. */ | |
5169 | if ((insn1 & 0xf800) == 0xf000 | |
5170 | && (insn2 & 0xd000) == 0x8000 | |
5171 | && (insn1 & 0x0380) != 0x0380) | |
5172 | { | |
5173 | int sign, j1, j2, imm1, imm2; | |
5174 | unsigned int offset; | |
5175 | ||
5176 | sign = sbits (insn1, 10, 10); | |
5177 | imm1 = bits (insn1, 0, 5); | |
5178 | imm2 = bits (insn2, 0, 10); | |
5179 | j1 = bit (insn2, 13); | |
5180 | j2 = bit (insn2, 11); | |
5181 | ||
5182 | offset = (sign << 20) + (j2 << 19) + (j1 << 18); | |
5183 | offset += (imm1 << 12) + (imm2 << 1); | |
5184 | ||
5185 | if (last_breakpoint > 0) | |
5186 | return 0; /* More than one conditional branch found, | |
5187 | fallback to the standard code. */ | |
5188 | ||
5189 | breaks[1] = loc + offset; | |
5190 | last_breakpoint++; | |
5191 | } | |
5192 | ||
5193 | /* We do not support atomic sequences that use any *other* | |
5194 | instructions but conditional branches to change the PC. | |
5195 | Fall back to standard code to avoid losing control of | |
5196 | execution. */ | |
5197 | else if (thumb2_instruction_changes_pc (insn1, insn2)) | |
5198 | return 0; | |
5199 | ||
5200 | /* If we find a strex{,b,h,d}, we're done. */ | |
5201 | if ((insn1 & 0xfff0) == 0xe840 | |
5202 | || ((insn1 & 0xfff0) == 0xe8c0 && (insn2 & 0x00c0) == 0x0040)) | |
5203 | break; | |
5204 | } | |
5205 | } | |
5206 | ||
5207 | /* If we didn't find the strex{,b,h,d}, we cannot handle the sequence. */ | |
5208 | if (insn_count == atomic_sequence_length) | |
5209 | return 0; | |
5210 | ||
5211 | /* Insert a breakpoint right after the end of the atomic sequence. */ | |
5212 | breaks[0] = loc; | |
5213 | ||
5214 | /* Check for duplicated breakpoints. Check also for a breakpoint | |
5215 | placed (branch instruction's destination) anywhere in sequence. */ | |
5216 | if (last_breakpoint | |
5217 | && (breaks[1] == breaks[0] | |
5218 | || (breaks[1] >= pc && breaks[1] < loc))) | |
5219 | last_breakpoint = 0; | |
5220 | ||
5221 | /* Effectively inserts the breakpoints. */ | |
5222 | for (index = 0; index <= last_breakpoint; index++) | |
5223 | arm_insert_single_step_breakpoint (gdbarch, aspace, | |
5224 | MAKE_THUMB_ADDR (breaks[index])); | |
5225 | ||
5226 | return 1; | |
5227 | } | |
5228 | ||
5229 | static int | |
5230 | arm_deal_with_atomic_sequence_raw (struct frame_info *frame) | |
5231 | { | |
5232 | struct gdbarch *gdbarch = get_frame_arch (frame); | |
5233 | struct address_space *aspace = get_frame_address_space (frame); | |
5234 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
5235 | CORE_ADDR pc = get_frame_pc (frame); | |
5236 | CORE_ADDR breaks[2] = {-1, -1}; | |
5237 | CORE_ADDR loc = pc; | |
5238 | unsigned int insn; | |
5239 | int insn_count; | |
5240 | int index; | |
5241 | int last_breakpoint = 0; /* Defaults to 0 (no breakpoints placed). */ | |
5242 | const int atomic_sequence_length = 16; /* Instruction sequence length. */ | |
5243 | ||
5244 | /* Assume all atomic sequences start with a ldrex{,b,h,d} instruction. | |
5245 | Note that we do not currently support conditionally executed atomic | |
5246 | instructions. */ | |
5247 | insn = read_memory_unsigned_integer (loc, 4, byte_order_for_code); | |
5248 | loc += 4; | |
5249 | if ((insn & 0xff9000f0) != 0xe1900090) | |
5250 | return 0; | |
5251 | ||
5252 | /* Assume that no atomic sequence is longer than "atomic_sequence_length" | |
5253 | instructions. */ | |
5254 | for (insn_count = 0; insn_count < atomic_sequence_length; ++insn_count) | |
5255 | { | |
5256 | insn = read_memory_unsigned_integer (loc, 4, byte_order_for_code); | |
5257 | loc += 4; | |
5258 | ||
5259 | /* Assume that there is at most one conditional branch in the atomic | |
5260 | sequence. If a conditional branch is found, put a breakpoint in | |
5261 | its destination address. */ | |
5262 | if (bits (insn, 24, 27) == 0xa) | |
5263 | { | |
5264 | if (last_breakpoint > 0) | |
5265 | return 0; /* More than one conditional branch found, fallback | |
5266 | to the standard single-step code. */ | |
5267 | ||
5268 | breaks[1] = BranchDest (loc - 4, insn); | |
5269 | last_breakpoint++; | |
5270 | } | |
5271 | ||
5272 | /* We do not support atomic sequences that use any *other* instructions | |
5273 | but conditional branches to change the PC. Fall back to standard | |
5274 | code to avoid losing control of execution. */ | |
5275 | else if (arm_instruction_changes_pc (insn)) | |
5276 | return 0; | |
5277 | ||
5278 | /* If we find a strex{,b,h,d}, we're done. */ | |
5279 | if ((insn & 0xff9000f0) == 0xe1800090) | |
5280 | break; | |
5281 | } | |
5282 | ||
5283 | /* If we didn't find the strex{,b,h,d}, we cannot handle the sequence. */ | |
5284 | if (insn_count == atomic_sequence_length) | |
5285 | return 0; | |
5286 | ||
5287 | /* Insert a breakpoint right after the end of the atomic sequence. */ | |
5288 | breaks[0] = loc; | |
5289 | ||
5290 | /* Check for duplicated breakpoints. Check also for a breakpoint | |
5291 | placed (branch instruction's destination) anywhere in sequence. */ | |
5292 | if (last_breakpoint | |
5293 | && (breaks[1] == breaks[0] | |
5294 | || (breaks[1] >= pc && breaks[1] < loc))) | |
5295 | last_breakpoint = 0; | |
5296 | ||
5297 | /* Effectively inserts the breakpoints. */ | |
5298 | for (index = 0; index <= last_breakpoint; index++) | |
5299 | arm_insert_single_step_breakpoint (gdbarch, aspace, breaks[index]); | |
5300 | ||
5301 | return 1; | |
5302 | } | |
5303 | ||
5304 | int | |
5305 | arm_deal_with_atomic_sequence (struct frame_info *frame) | |
5306 | { | |
5307 | if (arm_frame_is_thumb (frame)) | |
5308 | return thumb_deal_with_atomic_sequence_raw (frame); | |
5309 | else | |
5310 | return arm_deal_with_atomic_sequence_raw (frame); | |
5311 | } | |
5312 | ||
9512d7fd FN |
5313 | /* single_step() is called just before we want to resume the inferior, |
5314 | if we want to single-step it but there is no hardware or kernel | |
5315 | single-step support. We find the target of the coming instruction | |
e0cd558a | 5316 | and breakpoint it. */ |
9512d7fd | 5317 | |
190dce09 | 5318 | int |
0b1b3e42 | 5319 | arm_software_single_step (struct frame_info *frame) |
9512d7fd | 5320 | { |
a6d9a66e | 5321 | struct gdbarch *gdbarch = get_frame_arch (frame); |
6c95b8df | 5322 | struct address_space *aspace = get_frame_address_space (frame); |
35f73cfc UW |
5323 | CORE_ADDR next_pc; |
5324 | ||
5325 | if (arm_deal_with_atomic_sequence (frame)) | |
5326 | return 1; | |
18819fa6 | 5327 | |
35f73cfc | 5328 | next_pc = arm_get_next_pc (frame, get_frame_pc (frame)); |
18819fa6 | 5329 | arm_insert_single_step_breakpoint (gdbarch, aspace, next_pc); |
e6590a1b UW |
5330 | |
5331 | return 1; | |
9512d7fd | 5332 | } |
9512d7fd | 5333 | |
f9d67f43 DJ |
5334 | /* Given BUF, which is OLD_LEN bytes ending at ENDADDR, expand |
5335 | the buffer to be NEW_LEN bytes ending at ENDADDR. Return | |
5336 | NULL if an error occurs. BUF is freed. */ | |
5337 | ||
5338 | static gdb_byte * | |
5339 | extend_buffer_earlier (gdb_byte *buf, CORE_ADDR endaddr, | |
5340 | int old_len, int new_len) | |
5341 | { | |
22e048c9 | 5342 | gdb_byte *new_buf; |
f9d67f43 DJ |
5343 | int bytes_to_read = new_len - old_len; |
5344 | ||
5345 | new_buf = xmalloc (new_len); | |
5346 | memcpy (new_buf + bytes_to_read, buf, old_len); | |
5347 | xfree (buf); | |
5348 | if (target_read_memory (endaddr - new_len, new_buf, bytes_to_read) != 0) | |
5349 | { | |
5350 | xfree (new_buf); | |
5351 | return NULL; | |
5352 | } | |
5353 | return new_buf; | |
5354 | } | |
5355 | ||
5356 | /* An IT block is at most the 2-byte IT instruction followed by | |
5357 | four 4-byte instructions. The furthest back we must search to | |
5358 | find an IT block that affects the current instruction is thus | |
5359 | 2 + 3 * 4 == 14 bytes. */ | |
5360 | #define MAX_IT_BLOCK_PREFIX 14 | |
5361 | ||
5362 | /* Use a quick scan if there are more than this many bytes of | |
5363 | code. */ | |
5364 | #define IT_SCAN_THRESHOLD 32 | |
5365 | ||
5366 | /* Adjust a breakpoint's address to move breakpoints out of IT blocks. | |
5367 | A breakpoint in an IT block may not be hit, depending on the | |
5368 | condition flags. */ | |
5369 | static CORE_ADDR | |
5370 | arm_adjust_breakpoint_address (struct gdbarch *gdbarch, CORE_ADDR bpaddr) | |
5371 | { | |
5372 | gdb_byte *buf; | |
5373 | char map_type; | |
5374 | CORE_ADDR boundary, func_start; | |
22e048c9 | 5375 | int buf_len; |
f9d67f43 DJ |
5376 | enum bfd_endian order = gdbarch_byte_order_for_code (gdbarch); |
5377 | int i, any, last_it, last_it_count; | |
5378 | ||
5379 | /* If we are using BKPT breakpoints, none of this is necessary. */ | |
5380 | if (gdbarch_tdep (gdbarch)->thumb2_breakpoint == NULL) | |
5381 | return bpaddr; | |
5382 | ||
5383 | /* ARM mode does not have this problem. */ | |
9779414d | 5384 | if (!arm_pc_is_thumb (gdbarch, bpaddr)) |
f9d67f43 DJ |
5385 | return bpaddr; |
5386 | ||
5387 | /* We are setting a breakpoint in Thumb code that could potentially | |
5388 | contain an IT block. The first step is to find how much Thumb | |
5389 | code there is; we do not need to read outside of known Thumb | |
5390 | sequences. */ | |
5391 | map_type = arm_find_mapping_symbol (bpaddr, &boundary); | |
5392 | if (map_type == 0) | |
5393 | /* Thumb-2 code must have mapping symbols to have a chance. */ | |
5394 | return bpaddr; | |
5395 | ||
5396 | bpaddr = gdbarch_addr_bits_remove (gdbarch, bpaddr); | |
5397 | ||
5398 | if (find_pc_partial_function (bpaddr, NULL, &func_start, NULL) | |
5399 | && func_start > boundary) | |
5400 | boundary = func_start; | |
5401 | ||
5402 | /* Search for a candidate IT instruction. We have to do some fancy | |
5403 | footwork to distinguish a real IT instruction from the second | |
5404 | half of a 32-bit instruction, but there is no need for that if | |
5405 | there's no candidate. */ | |
5406 | buf_len = min (bpaddr - boundary, MAX_IT_BLOCK_PREFIX); | |
5407 | if (buf_len == 0) | |
5408 | /* No room for an IT instruction. */ | |
5409 | return bpaddr; | |
5410 | ||
5411 | buf = xmalloc (buf_len); | |
5412 | if (target_read_memory (bpaddr - buf_len, buf, buf_len) != 0) | |
5413 | return bpaddr; | |
5414 | any = 0; | |
5415 | for (i = 0; i < buf_len; i += 2) | |
5416 | { | |
5417 | unsigned short inst1 = extract_unsigned_integer (&buf[i], 2, order); | |
5418 | if ((inst1 & 0xff00) == 0xbf00 && (inst1 & 0x000f) != 0) | |
5419 | { | |
5420 | any = 1; | |
5421 | break; | |
5422 | } | |
5423 | } | |
5424 | if (any == 0) | |
5425 | { | |
5426 | xfree (buf); | |
5427 | return bpaddr; | |
5428 | } | |
5429 | ||
5430 | /* OK, the code bytes before this instruction contain at least one | |
5431 | halfword which resembles an IT instruction. We know that it's | |
5432 | Thumb code, but there are still two possibilities. Either the | |
5433 | halfword really is an IT instruction, or it is the second half of | |
5434 | a 32-bit Thumb instruction. The only way we can tell is to | |
5435 | scan forwards from a known instruction boundary. */ | |
5436 | if (bpaddr - boundary > IT_SCAN_THRESHOLD) | |
5437 | { | |
5438 | int definite; | |
5439 | ||
5440 | /* There's a lot of code before this instruction. Start with an | |
5441 | optimistic search; it's easy to recognize halfwords that can | |
5442 | not be the start of a 32-bit instruction, and use that to | |
5443 | lock on to the instruction boundaries. */ | |
5444 | buf = extend_buffer_earlier (buf, bpaddr, buf_len, IT_SCAN_THRESHOLD); | |
5445 | if (buf == NULL) | |
5446 | return bpaddr; | |
5447 | buf_len = IT_SCAN_THRESHOLD; | |
5448 | ||
5449 | definite = 0; | |
5450 | for (i = 0; i < buf_len - sizeof (buf) && ! definite; i += 2) | |
5451 | { | |
5452 | unsigned short inst1 = extract_unsigned_integer (&buf[i], 2, order); | |
5453 | if (thumb_insn_size (inst1) == 2) | |
5454 | { | |
5455 | definite = 1; | |
5456 | break; | |
5457 | } | |
5458 | } | |
5459 | ||
5460 | /* At this point, if DEFINITE, BUF[I] is the first place we | |
5461 | are sure that we know the instruction boundaries, and it is far | |
5462 | enough from BPADDR that we could not miss an IT instruction | |
5463 | affecting BPADDR. If ! DEFINITE, give up - start from a | |
5464 | known boundary. */ | |
5465 | if (! definite) | |
5466 | { | |
0963b4bd MS |
5467 | buf = extend_buffer_earlier (buf, bpaddr, buf_len, |
5468 | bpaddr - boundary); | |
f9d67f43 DJ |
5469 | if (buf == NULL) |
5470 | return bpaddr; | |
5471 | buf_len = bpaddr - boundary; | |
5472 | i = 0; | |
5473 | } | |
5474 | } | |
5475 | else | |
5476 | { | |
5477 | buf = extend_buffer_earlier (buf, bpaddr, buf_len, bpaddr - boundary); | |
5478 | if (buf == NULL) | |
5479 | return bpaddr; | |
5480 | buf_len = bpaddr - boundary; | |
5481 | i = 0; | |
5482 | } | |
5483 | ||
5484 | /* Scan forwards. Find the last IT instruction before BPADDR. */ | |
5485 | last_it = -1; | |
5486 | last_it_count = 0; | |
5487 | while (i < buf_len) | |
5488 | { | |
5489 | unsigned short inst1 = extract_unsigned_integer (&buf[i], 2, order); | |
5490 | last_it_count--; | |
5491 | if ((inst1 & 0xff00) == 0xbf00 && (inst1 & 0x000f) != 0) | |
5492 | { | |
5493 | last_it = i; | |
5494 | if (inst1 & 0x0001) | |
5495 | last_it_count = 4; | |
5496 | else if (inst1 & 0x0002) | |
5497 | last_it_count = 3; | |
5498 | else if (inst1 & 0x0004) | |
5499 | last_it_count = 2; | |
5500 | else | |
5501 | last_it_count = 1; | |
5502 | } | |
5503 | i += thumb_insn_size (inst1); | |
5504 | } | |
5505 | ||
5506 | xfree (buf); | |
5507 | ||
5508 | if (last_it == -1) | |
5509 | /* There wasn't really an IT instruction after all. */ | |
5510 | return bpaddr; | |
5511 | ||
5512 | if (last_it_count < 1) | |
5513 | /* It was too far away. */ | |
5514 | return bpaddr; | |
5515 | ||
5516 | /* This really is a trouble spot. Move the breakpoint to the IT | |
5517 | instruction. */ | |
5518 | return bpaddr - buf_len + last_it; | |
5519 | } | |
5520 | ||
cca44b1b | 5521 | /* ARM displaced stepping support. |
c906108c | 5522 | |
cca44b1b | 5523 | Generally ARM displaced stepping works as follows: |
c906108c | 5524 | |
cca44b1b JB |
5525 | 1. When an instruction is to be single-stepped, it is first decoded by |
5526 | arm_process_displaced_insn (called from arm_displaced_step_copy_insn). | |
5527 | Depending on the type of instruction, it is then copied to a scratch | |
5528 | location, possibly in a modified form. The copy_* set of functions | |
0963b4bd | 5529 | performs such modification, as necessary. A breakpoint is placed after |
cca44b1b JB |
5530 | the modified instruction in the scratch space to return control to GDB. |
5531 | Note in particular that instructions which modify the PC will no longer | |
5532 | do so after modification. | |
c5aa993b | 5533 | |
cca44b1b JB |
5534 | 2. The instruction is single-stepped, by setting the PC to the scratch |
5535 | location address, and resuming. Control returns to GDB when the | |
5536 | breakpoint is hit. | |
c5aa993b | 5537 | |
cca44b1b JB |
5538 | 3. A cleanup function (cleanup_*) is called corresponding to the copy_* |
5539 | function used for the current instruction. This function's job is to | |
5540 | put the CPU/memory state back to what it would have been if the | |
5541 | instruction had been executed unmodified in its original location. */ | |
c5aa993b | 5542 | |
cca44b1b JB |
5543 | /* NOP instruction (mov r0, r0). */ |
5544 | #define ARM_NOP 0xe1a00000 | |
34518530 | 5545 | #define THUMB_NOP 0x4600 |
cca44b1b JB |
5546 | |
5547 | /* Helper for register reads for displaced stepping. In particular, this | |
5548 | returns the PC as it would be seen by the instruction at its original | |
5549 | location. */ | |
5550 | ||
5551 | ULONGEST | |
36073a92 YQ |
5552 | displaced_read_reg (struct regcache *regs, struct displaced_step_closure *dsc, |
5553 | int regno) | |
cca44b1b JB |
5554 | { |
5555 | ULONGEST ret; | |
36073a92 | 5556 | CORE_ADDR from = dsc->insn_addr; |
cca44b1b | 5557 | |
bf9f652a | 5558 | if (regno == ARM_PC_REGNUM) |
cca44b1b | 5559 | { |
4db71c0b YQ |
5560 | /* Compute pipeline offset: |
5561 | - When executing an ARM instruction, PC reads as the address of the | |
5562 | current instruction plus 8. | |
5563 | - When executing a Thumb instruction, PC reads as the address of the | |
5564 | current instruction plus 4. */ | |
5565 | ||
36073a92 | 5566 | if (!dsc->is_thumb) |
4db71c0b YQ |
5567 | from += 8; |
5568 | else | |
5569 | from += 4; | |
5570 | ||
cca44b1b JB |
5571 | if (debug_displaced) |
5572 | fprintf_unfiltered (gdb_stdlog, "displaced: read pc value %.8lx\n", | |
4db71c0b YQ |
5573 | (unsigned long) from); |
5574 | return (ULONGEST) from; | |
cca44b1b | 5575 | } |
c906108c | 5576 | else |
cca44b1b JB |
5577 | { |
5578 | regcache_cooked_read_unsigned (regs, regno, &ret); | |
5579 | if (debug_displaced) | |
5580 | fprintf_unfiltered (gdb_stdlog, "displaced: read r%d value %.8lx\n", | |
5581 | regno, (unsigned long) ret); | |
5582 | return ret; | |
5583 | } | |
c906108c SS |
5584 | } |
5585 | ||
cca44b1b JB |
5586 | static int |
5587 | displaced_in_arm_mode (struct regcache *regs) | |
5588 | { | |
5589 | ULONGEST ps; | |
9779414d | 5590 | ULONGEST t_bit = arm_psr_thumb_bit (get_regcache_arch (regs)); |
66e810cd | 5591 | |
cca44b1b | 5592 | regcache_cooked_read_unsigned (regs, ARM_PS_REGNUM, &ps); |
66e810cd | 5593 | |
9779414d | 5594 | return (ps & t_bit) == 0; |
cca44b1b | 5595 | } |
66e810cd | 5596 | |
cca44b1b | 5597 | /* Write to the PC as from a branch instruction. */ |
c906108c | 5598 | |
cca44b1b | 5599 | static void |
36073a92 YQ |
5600 | branch_write_pc (struct regcache *regs, struct displaced_step_closure *dsc, |
5601 | ULONGEST val) | |
c906108c | 5602 | { |
36073a92 | 5603 | if (!dsc->is_thumb) |
cca44b1b JB |
5604 | /* Note: If bits 0/1 are set, this branch would be unpredictable for |
5605 | architecture versions < 6. */ | |
0963b4bd MS |
5606 | regcache_cooked_write_unsigned (regs, ARM_PC_REGNUM, |
5607 | val & ~(ULONGEST) 0x3); | |
cca44b1b | 5608 | else |
0963b4bd MS |
5609 | regcache_cooked_write_unsigned (regs, ARM_PC_REGNUM, |
5610 | val & ~(ULONGEST) 0x1); | |
cca44b1b | 5611 | } |
66e810cd | 5612 | |
cca44b1b JB |
5613 | /* Write to the PC as from a branch-exchange instruction. */ |
5614 | ||
5615 | static void | |
5616 | bx_write_pc (struct regcache *regs, ULONGEST val) | |
5617 | { | |
5618 | ULONGEST ps; | |
9779414d | 5619 | ULONGEST t_bit = arm_psr_thumb_bit (get_regcache_arch (regs)); |
cca44b1b JB |
5620 | |
5621 | regcache_cooked_read_unsigned (regs, ARM_PS_REGNUM, &ps); | |
5622 | ||
5623 | if ((val & 1) == 1) | |
c906108c | 5624 | { |
9779414d | 5625 | regcache_cooked_write_unsigned (regs, ARM_PS_REGNUM, ps | t_bit); |
cca44b1b JB |
5626 | regcache_cooked_write_unsigned (regs, ARM_PC_REGNUM, val & 0xfffffffe); |
5627 | } | |
5628 | else if ((val & 2) == 0) | |
5629 | { | |
9779414d | 5630 | regcache_cooked_write_unsigned (regs, ARM_PS_REGNUM, ps & ~t_bit); |
cca44b1b | 5631 | regcache_cooked_write_unsigned (regs, ARM_PC_REGNUM, val); |
c906108c SS |
5632 | } |
5633 | else | |
5634 | { | |
cca44b1b JB |
5635 | /* Unpredictable behaviour. Try to do something sensible (switch to ARM |
5636 | mode, align dest to 4 bytes). */ | |
5637 | warning (_("Single-stepping BX to non-word-aligned ARM instruction.")); | |
9779414d | 5638 | regcache_cooked_write_unsigned (regs, ARM_PS_REGNUM, ps & ~t_bit); |
cca44b1b | 5639 | regcache_cooked_write_unsigned (regs, ARM_PC_REGNUM, val & 0xfffffffc); |
c906108c SS |
5640 | } |
5641 | } | |
ed9a39eb | 5642 | |
cca44b1b | 5643 | /* Write to the PC as if from a load instruction. */ |
ed9a39eb | 5644 | |
34e8f22d | 5645 | static void |
36073a92 YQ |
5646 | load_write_pc (struct regcache *regs, struct displaced_step_closure *dsc, |
5647 | ULONGEST val) | |
ed9a39eb | 5648 | { |
cca44b1b JB |
5649 | if (DISPLACED_STEPPING_ARCH_VERSION >= 5) |
5650 | bx_write_pc (regs, val); | |
5651 | else | |
36073a92 | 5652 | branch_write_pc (regs, dsc, val); |
cca44b1b | 5653 | } |
be8626e0 | 5654 | |
cca44b1b JB |
5655 | /* Write to the PC as if from an ALU instruction. */ |
5656 | ||
5657 | static void | |
36073a92 YQ |
5658 | alu_write_pc (struct regcache *regs, struct displaced_step_closure *dsc, |
5659 | ULONGEST val) | |
cca44b1b | 5660 | { |
36073a92 | 5661 | if (DISPLACED_STEPPING_ARCH_VERSION >= 7 && !dsc->is_thumb) |
cca44b1b JB |
5662 | bx_write_pc (regs, val); |
5663 | else | |
36073a92 | 5664 | branch_write_pc (regs, dsc, val); |
cca44b1b JB |
5665 | } |
5666 | ||
5667 | /* Helper for writing to registers for displaced stepping. Writing to the PC | |
5668 | has a varying effects depending on the instruction which does the write: | |
5669 | this is controlled by the WRITE_PC argument. */ | |
5670 | ||
5671 | void | |
5672 | displaced_write_reg (struct regcache *regs, struct displaced_step_closure *dsc, | |
5673 | int regno, ULONGEST val, enum pc_write_style write_pc) | |
5674 | { | |
bf9f652a | 5675 | if (regno == ARM_PC_REGNUM) |
08216dd7 | 5676 | { |
cca44b1b JB |
5677 | if (debug_displaced) |
5678 | fprintf_unfiltered (gdb_stdlog, "displaced: writing pc %.8lx\n", | |
5679 | (unsigned long) val); | |
5680 | switch (write_pc) | |
08216dd7 | 5681 | { |
cca44b1b | 5682 | case BRANCH_WRITE_PC: |
36073a92 | 5683 | branch_write_pc (regs, dsc, val); |
08216dd7 RE |
5684 | break; |
5685 | ||
cca44b1b JB |
5686 | case BX_WRITE_PC: |
5687 | bx_write_pc (regs, val); | |
5688 | break; | |
5689 | ||
5690 | case LOAD_WRITE_PC: | |
36073a92 | 5691 | load_write_pc (regs, dsc, val); |
cca44b1b JB |
5692 | break; |
5693 | ||
5694 | case ALU_WRITE_PC: | |
36073a92 | 5695 | alu_write_pc (regs, dsc, val); |
cca44b1b JB |
5696 | break; |
5697 | ||
5698 | case CANNOT_WRITE_PC: | |
5699 | warning (_("Instruction wrote to PC in an unexpected way when " | |
5700 | "single-stepping")); | |
08216dd7 RE |
5701 | break; |
5702 | ||
5703 | default: | |
97b9747c JB |
5704 | internal_error (__FILE__, __LINE__, |
5705 | _("Invalid argument to displaced_write_reg")); | |
08216dd7 | 5706 | } |
b508a996 | 5707 | |
cca44b1b | 5708 | dsc->wrote_to_pc = 1; |
b508a996 | 5709 | } |
ed9a39eb | 5710 | else |
b508a996 | 5711 | { |
cca44b1b JB |
5712 | if (debug_displaced) |
5713 | fprintf_unfiltered (gdb_stdlog, "displaced: writing r%d value %.8lx\n", | |
5714 | regno, (unsigned long) val); | |
5715 | regcache_cooked_write_unsigned (regs, regno, val); | |
b508a996 | 5716 | } |
34e8f22d RE |
5717 | } |
5718 | ||
cca44b1b JB |
5719 | /* This function is used to concisely determine if an instruction INSN |
5720 | references PC. Register fields of interest in INSN should have the | |
0963b4bd MS |
5721 | corresponding fields of BITMASK set to 0b1111. The function |
5722 | returns return 1 if any of these fields in INSN reference the PC | |
5723 | (also 0b1111, r15), else it returns 0. */ | |
67255d04 RE |
5724 | |
5725 | static int | |
cca44b1b | 5726 | insn_references_pc (uint32_t insn, uint32_t bitmask) |
67255d04 | 5727 | { |
cca44b1b | 5728 | uint32_t lowbit = 1; |
67255d04 | 5729 | |
cca44b1b JB |
5730 | while (bitmask != 0) |
5731 | { | |
5732 | uint32_t mask; | |
44e1a9eb | 5733 | |
cca44b1b JB |
5734 | for (; lowbit && (bitmask & lowbit) == 0; lowbit <<= 1) |
5735 | ; | |
67255d04 | 5736 | |
cca44b1b JB |
5737 | if (!lowbit) |
5738 | break; | |
67255d04 | 5739 | |
cca44b1b | 5740 | mask = lowbit * 0xf; |
67255d04 | 5741 | |
cca44b1b JB |
5742 | if ((insn & mask) == mask) |
5743 | return 1; | |
5744 | ||
5745 | bitmask &= ~mask; | |
67255d04 RE |
5746 | } |
5747 | ||
cca44b1b JB |
5748 | return 0; |
5749 | } | |
2af48f68 | 5750 | |
cca44b1b JB |
5751 | /* The simplest copy function. Many instructions have the same effect no |
5752 | matter what address they are executed at: in those cases, use this. */ | |
67255d04 | 5753 | |
cca44b1b | 5754 | static int |
7ff120b4 YQ |
5755 | arm_copy_unmodified (struct gdbarch *gdbarch, uint32_t insn, |
5756 | const char *iname, struct displaced_step_closure *dsc) | |
cca44b1b JB |
5757 | { |
5758 | if (debug_displaced) | |
5759 | fprintf_unfiltered (gdb_stdlog, "displaced: copying insn %.8lx, " | |
5760 | "opcode/class '%s' unmodified\n", (unsigned long) insn, | |
5761 | iname); | |
67255d04 | 5762 | |
cca44b1b | 5763 | dsc->modinsn[0] = insn; |
67255d04 | 5764 | |
cca44b1b JB |
5765 | return 0; |
5766 | } | |
5767 | ||
34518530 YQ |
5768 | static int |
5769 | thumb_copy_unmodified_32bit (struct gdbarch *gdbarch, uint16_t insn1, | |
5770 | uint16_t insn2, const char *iname, | |
5771 | struct displaced_step_closure *dsc) | |
5772 | { | |
5773 | if (debug_displaced) | |
5774 | fprintf_unfiltered (gdb_stdlog, "displaced: copying insn %.4x %.4x, " | |
5775 | "opcode/class '%s' unmodified\n", insn1, insn2, | |
5776 | iname); | |
5777 | ||
5778 | dsc->modinsn[0] = insn1; | |
5779 | dsc->modinsn[1] = insn2; | |
5780 | dsc->numinsns = 2; | |
5781 | ||
5782 | return 0; | |
5783 | } | |
5784 | ||
5785 | /* Copy 16-bit Thumb(Thumb and 16-bit Thumb-2) instruction without any | |
5786 | modification. */ | |
5787 | static int | |
5788 | thumb_copy_unmodified_16bit (struct gdbarch *gdbarch, unsigned int insn, | |
5789 | const char *iname, | |
5790 | struct displaced_step_closure *dsc) | |
5791 | { | |
5792 | if (debug_displaced) | |
5793 | fprintf_unfiltered (gdb_stdlog, "displaced: copying insn %.4x, " | |
5794 | "opcode/class '%s' unmodified\n", insn, | |
5795 | iname); | |
5796 | ||
5797 | dsc->modinsn[0] = insn; | |
5798 | ||
5799 | return 0; | |
5800 | } | |
5801 | ||
cca44b1b JB |
5802 | /* Preload instructions with immediate offset. */ |
5803 | ||
5804 | static void | |
6e39997a | 5805 | cleanup_preload (struct gdbarch *gdbarch, |
cca44b1b JB |
5806 | struct regcache *regs, struct displaced_step_closure *dsc) |
5807 | { | |
5808 | displaced_write_reg (regs, dsc, 0, dsc->tmp[0], CANNOT_WRITE_PC); | |
5809 | if (!dsc->u.preload.immed) | |
5810 | displaced_write_reg (regs, dsc, 1, dsc->tmp[1], CANNOT_WRITE_PC); | |
5811 | } | |
5812 | ||
7ff120b4 YQ |
5813 | static void |
5814 | install_preload (struct gdbarch *gdbarch, struct regcache *regs, | |
5815 | struct displaced_step_closure *dsc, unsigned int rn) | |
cca44b1b | 5816 | { |
cca44b1b | 5817 | ULONGEST rn_val; |
cca44b1b JB |
5818 | /* Preload instructions: |
5819 | ||
5820 | {pli/pld} [rn, #+/-imm] | |
5821 | -> | |
5822 | {pli/pld} [r0, #+/-imm]. */ | |
5823 | ||
36073a92 YQ |
5824 | dsc->tmp[0] = displaced_read_reg (regs, dsc, 0); |
5825 | rn_val = displaced_read_reg (regs, dsc, rn); | |
cca44b1b | 5826 | displaced_write_reg (regs, dsc, 0, rn_val, CANNOT_WRITE_PC); |
cca44b1b JB |
5827 | dsc->u.preload.immed = 1; |
5828 | ||
cca44b1b | 5829 | dsc->cleanup = &cleanup_preload; |
cca44b1b JB |
5830 | } |
5831 | ||
cca44b1b | 5832 | static int |
7ff120b4 | 5833 | arm_copy_preload (struct gdbarch *gdbarch, uint32_t insn, struct regcache *regs, |
cca44b1b JB |
5834 | struct displaced_step_closure *dsc) |
5835 | { | |
5836 | unsigned int rn = bits (insn, 16, 19); | |
cca44b1b | 5837 | |
7ff120b4 YQ |
5838 | if (!insn_references_pc (insn, 0x000f0000ul)) |
5839 | return arm_copy_unmodified (gdbarch, insn, "preload", dsc); | |
cca44b1b JB |
5840 | |
5841 | if (debug_displaced) | |
5842 | fprintf_unfiltered (gdb_stdlog, "displaced: copying preload insn %.8lx\n", | |
5843 | (unsigned long) insn); | |
5844 | ||
7ff120b4 YQ |
5845 | dsc->modinsn[0] = insn & 0xfff0ffff; |
5846 | ||
5847 | install_preload (gdbarch, regs, dsc, rn); | |
5848 | ||
5849 | return 0; | |
5850 | } | |
5851 | ||
34518530 YQ |
5852 | static int |
5853 | thumb2_copy_preload (struct gdbarch *gdbarch, uint16_t insn1, uint16_t insn2, | |
5854 | struct regcache *regs, struct displaced_step_closure *dsc) | |
5855 | { | |
5856 | unsigned int rn = bits (insn1, 0, 3); | |
5857 | unsigned int u_bit = bit (insn1, 7); | |
5858 | int imm12 = bits (insn2, 0, 11); | |
5859 | ULONGEST pc_val; | |
5860 | ||
5861 | if (rn != ARM_PC_REGNUM) | |
5862 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, "preload", dsc); | |
5863 | ||
5864 | /* PC is only allowed to use in PLI (immediate,literal) Encoding T3, and | |
5865 | PLD (literal) Encoding T1. */ | |
5866 | if (debug_displaced) | |
5867 | fprintf_unfiltered (gdb_stdlog, | |
5868 | "displaced: copying pld/pli pc (0x%x) %c imm12 %.4x\n", | |
5869 | (unsigned int) dsc->insn_addr, u_bit ? '+' : '-', | |
5870 | imm12); | |
5871 | ||
5872 | if (!u_bit) | |
5873 | imm12 = -1 * imm12; | |
5874 | ||
5875 | /* Rewrite instruction {pli/pld} PC imm12 into: | |
5876 | Prepare: tmp[0] <- r0, tmp[1] <- r1, r0 <- pc, r1 <- imm12 | |
5877 | ||
5878 | {pli/pld} [r0, r1] | |
5879 | ||
5880 | Cleanup: r0 <- tmp[0], r1 <- tmp[1]. */ | |
5881 | ||
5882 | dsc->tmp[0] = displaced_read_reg (regs, dsc, 0); | |
5883 | dsc->tmp[1] = displaced_read_reg (regs, dsc, 1); | |
5884 | ||
5885 | pc_val = displaced_read_reg (regs, dsc, ARM_PC_REGNUM); | |
5886 | ||
5887 | displaced_write_reg (regs, dsc, 0, pc_val, CANNOT_WRITE_PC); | |
5888 | displaced_write_reg (regs, dsc, 1, imm12, CANNOT_WRITE_PC); | |
5889 | dsc->u.preload.immed = 0; | |
5890 | ||
5891 | /* {pli/pld} [r0, r1] */ | |
5892 | dsc->modinsn[0] = insn1 & 0xfff0; | |
5893 | dsc->modinsn[1] = 0xf001; | |
5894 | dsc->numinsns = 2; | |
5895 | ||
5896 | dsc->cleanup = &cleanup_preload; | |
5897 | return 0; | |
5898 | } | |
5899 | ||
7ff120b4 YQ |
5900 | /* Preload instructions with register offset. */ |
5901 | ||
5902 | static void | |
5903 | install_preload_reg(struct gdbarch *gdbarch, struct regcache *regs, | |
5904 | struct displaced_step_closure *dsc, unsigned int rn, | |
5905 | unsigned int rm) | |
5906 | { | |
5907 | ULONGEST rn_val, rm_val; | |
5908 | ||
cca44b1b JB |
5909 | /* Preload register-offset instructions: |
5910 | ||
5911 | {pli/pld} [rn, rm {, shift}] | |
5912 | -> | |
5913 | {pli/pld} [r0, r1 {, shift}]. */ | |
5914 | ||
36073a92 YQ |
5915 | dsc->tmp[0] = displaced_read_reg (regs, dsc, 0); |
5916 | dsc->tmp[1] = displaced_read_reg (regs, dsc, 1); | |
5917 | rn_val = displaced_read_reg (regs, dsc, rn); | |
5918 | rm_val = displaced_read_reg (regs, dsc, rm); | |
cca44b1b JB |
5919 | displaced_write_reg (regs, dsc, 0, rn_val, CANNOT_WRITE_PC); |
5920 | displaced_write_reg (regs, dsc, 1, rm_val, CANNOT_WRITE_PC); | |
cca44b1b JB |
5921 | dsc->u.preload.immed = 0; |
5922 | ||
cca44b1b | 5923 | dsc->cleanup = &cleanup_preload; |
7ff120b4 YQ |
5924 | } |
5925 | ||
5926 | static int | |
5927 | arm_copy_preload_reg (struct gdbarch *gdbarch, uint32_t insn, | |
5928 | struct regcache *regs, | |
5929 | struct displaced_step_closure *dsc) | |
5930 | { | |
5931 | unsigned int rn = bits (insn, 16, 19); | |
5932 | unsigned int rm = bits (insn, 0, 3); | |
5933 | ||
5934 | ||
5935 | if (!insn_references_pc (insn, 0x000f000ful)) | |
5936 | return arm_copy_unmodified (gdbarch, insn, "preload reg", dsc); | |
5937 | ||
5938 | if (debug_displaced) | |
5939 | fprintf_unfiltered (gdb_stdlog, "displaced: copying preload insn %.8lx\n", | |
5940 | (unsigned long) insn); | |
5941 | ||
5942 | dsc->modinsn[0] = (insn & 0xfff0fff0) | 0x1; | |
cca44b1b | 5943 | |
7ff120b4 | 5944 | install_preload_reg (gdbarch, regs, dsc, rn, rm); |
cca44b1b JB |
5945 | return 0; |
5946 | } | |
5947 | ||
5948 | /* Copy/cleanup coprocessor load and store instructions. */ | |
5949 | ||
5950 | static void | |
6e39997a | 5951 | cleanup_copro_load_store (struct gdbarch *gdbarch, |
cca44b1b JB |
5952 | struct regcache *regs, |
5953 | struct displaced_step_closure *dsc) | |
5954 | { | |
36073a92 | 5955 | ULONGEST rn_val = displaced_read_reg (regs, dsc, 0); |
cca44b1b JB |
5956 | |
5957 | displaced_write_reg (regs, dsc, 0, dsc->tmp[0], CANNOT_WRITE_PC); | |
5958 | ||
5959 | if (dsc->u.ldst.writeback) | |
5960 | displaced_write_reg (regs, dsc, dsc->u.ldst.rn, rn_val, LOAD_WRITE_PC); | |
5961 | } | |
5962 | ||
7ff120b4 YQ |
5963 | static void |
5964 | install_copro_load_store (struct gdbarch *gdbarch, struct regcache *regs, | |
5965 | struct displaced_step_closure *dsc, | |
5966 | int writeback, unsigned int rn) | |
cca44b1b | 5967 | { |
cca44b1b | 5968 | ULONGEST rn_val; |
cca44b1b | 5969 | |
cca44b1b JB |
5970 | /* Coprocessor load/store instructions: |
5971 | ||
5972 | {stc/stc2} [<Rn>, #+/-imm] (and other immediate addressing modes) | |
5973 | -> | |
5974 | {stc/stc2} [r0, #+/-imm]. | |
5975 | ||
5976 | ldc/ldc2 are handled identically. */ | |
5977 | ||
36073a92 YQ |
5978 | dsc->tmp[0] = displaced_read_reg (regs, dsc, 0); |
5979 | rn_val = displaced_read_reg (regs, dsc, rn); | |
2b16b2e3 YQ |
5980 | /* PC should be 4-byte aligned. */ |
5981 | rn_val = rn_val & 0xfffffffc; | |
cca44b1b JB |
5982 | displaced_write_reg (regs, dsc, 0, rn_val, CANNOT_WRITE_PC); |
5983 | ||
7ff120b4 | 5984 | dsc->u.ldst.writeback = writeback; |
cca44b1b JB |
5985 | dsc->u.ldst.rn = rn; |
5986 | ||
7ff120b4 YQ |
5987 | dsc->cleanup = &cleanup_copro_load_store; |
5988 | } | |
5989 | ||
5990 | static int | |
5991 | arm_copy_copro_load_store (struct gdbarch *gdbarch, uint32_t insn, | |
5992 | struct regcache *regs, | |
5993 | struct displaced_step_closure *dsc) | |
5994 | { | |
5995 | unsigned int rn = bits (insn, 16, 19); | |
5996 | ||
5997 | if (!insn_references_pc (insn, 0x000f0000ul)) | |
5998 | return arm_copy_unmodified (gdbarch, insn, "copro load/store", dsc); | |
5999 | ||
6000 | if (debug_displaced) | |
6001 | fprintf_unfiltered (gdb_stdlog, "displaced: copying coprocessor " | |
6002 | "load/store insn %.8lx\n", (unsigned long) insn); | |
6003 | ||
cca44b1b JB |
6004 | dsc->modinsn[0] = insn & 0xfff0ffff; |
6005 | ||
7ff120b4 | 6006 | install_copro_load_store (gdbarch, regs, dsc, bit (insn, 25), rn); |
cca44b1b JB |
6007 | |
6008 | return 0; | |
6009 | } | |
6010 | ||
34518530 YQ |
6011 | static int |
6012 | thumb2_copy_copro_load_store (struct gdbarch *gdbarch, uint16_t insn1, | |
6013 | uint16_t insn2, struct regcache *regs, | |
6014 | struct displaced_step_closure *dsc) | |
6015 | { | |
6016 | unsigned int rn = bits (insn1, 0, 3); | |
6017 | ||
6018 | if (rn != ARM_PC_REGNUM) | |
6019 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
6020 | "copro load/store", dsc); | |
6021 | ||
6022 | if (debug_displaced) | |
6023 | fprintf_unfiltered (gdb_stdlog, "displaced: copying coprocessor " | |
6024 | "load/store insn %.4x%.4x\n", insn1, insn2); | |
6025 | ||
6026 | dsc->modinsn[0] = insn1 & 0xfff0; | |
6027 | dsc->modinsn[1] = insn2; | |
6028 | dsc->numinsns = 2; | |
6029 | ||
6030 | /* This function is called for copying instruction LDC/LDC2/VLDR, which | |
6031 | doesn't support writeback, so pass 0. */ | |
6032 | install_copro_load_store (gdbarch, regs, dsc, 0, rn); | |
6033 | ||
6034 | return 0; | |
6035 | } | |
6036 | ||
cca44b1b JB |
6037 | /* Clean up branch instructions (actually perform the branch, by setting |
6038 | PC). */ | |
6039 | ||
6040 | static void | |
6e39997a | 6041 | cleanup_branch (struct gdbarch *gdbarch, struct regcache *regs, |
cca44b1b JB |
6042 | struct displaced_step_closure *dsc) |
6043 | { | |
36073a92 | 6044 | uint32_t status = displaced_read_reg (regs, dsc, ARM_PS_REGNUM); |
cca44b1b JB |
6045 | int branch_taken = condition_true (dsc->u.branch.cond, status); |
6046 | enum pc_write_style write_pc = dsc->u.branch.exchange | |
6047 | ? BX_WRITE_PC : BRANCH_WRITE_PC; | |
6048 | ||
6049 | if (!branch_taken) | |
6050 | return; | |
6051 | ||
6052 | if (dsc->u.branch.link) | |
6053 | { | |
8c8dba6d YQ |
6054 | /* The value of LR should be the next insn of current one. In order |
6055 | not to confuse logic hanlding later insn `bx lr', if current insn mode | |
6056 | is Thumb, the bit 0 of LR value should be set to 1. */ | |
6057 | ULONGEST next_insn_addr = dsc->insn_addr + dsc->insn_size; | |
6058 | ||
6059 | if (dsc->is_thumb) | |
6060 | next_insn_addr |= 0x1; | |
6061 | ||
6062 | displaced_write_reg (regs, dsc, ARM_LR_REGNUM, next_insn_addr, | |
6063 | CANNOT_WRITE_PC); | |
cca44b1b JB |
6064 | } |
6065 | ||
bf9f652a | 6066 | displaced_write_reg (regs, dsc, ARM_PC_REGNUM, dsc->u.branch.dest, write_pc); |
cca44b1b JB |
6067 | } |
6068 | ||
6069 | /* Copy B/BL/BLX instructions with immediate destinations. */ | |
6070 | ||
7ff120b4 YQ |
6071 | static void |
6072 | install_b_bl_blx (struct gdbarch *gdbarch, struct regcache *regs, | |
6073 | struct displaced_step_closure *dsc, | |
6074 | unsigned int cond, int exchange, int link, long offset) | |
6075 | { | |
6076 | /* Implement "BL<cond> <label>" as: | |
6077 | ||
6078 | Preparation: cond <- instruction condition | |
6079 | Insn: mov r0, r0 (nop) | |
6080 | Cleanup: if (condition true) { r14 <- pc; pc <- label }. | |
6081 | ||
6082 | B<cond> similar, but don't set r14 in cleanup. */ | |
6083 | ||
6084 | dsc->u.branch.cond = cond; | |
6085 | dsc->u.branch.link = link; | |
6086 | dsc->u.branch.exchange = exchange; | |
6087 | ||
2b16b2e3 YQ |
6088 | dsc->u.branch.dest = dsc->insn_addr; |
6089 | if (link && exchange) | |
6090 | /* For BLX, offset is computed from the Align (PC, 4). */ | |
6091 | dsc->u.branch.dest = dsc->u.branch.dest & 0xfffffffc; | |
6092 | ||
7ff120b4 | 6093 | if (dsc->is_thumb) |
2b16b2e3 | 6094 | dsc->u.branch.dest += 4 + offset; |
7ff120b4 | 6095 | else |
2b16b2e3 | 6096 | dsc->u.branch.dest += 8 + offset; |
7ff120b4 YQ |
6097 | |
6098 | dsc->cleanup = &cleanup_branch; | |
6099 | } | |
cca44b1b | 6100 | static int |
7ff120b4 YQ |
6101 | arm_copy_b_bl_blx (struct gdbarch *gdbarch, uint32_t insn, |
6102 | struct regcache *regs, struct displaced_step_closure *dsc) | |
cca44b1b JB |
6103 | { |
6104 | unsigned int cond = bits (insn, 28, 31); | |
6105 | int exchange = (cond == 0xf); | |
6106 | int link = exchange || bit (insn, 24); | |
cca44b1b JB |
6107 | long offset; |
6108 | ||
6109 | if (debug_displaced) | |
6110 | fprintf_unfiltered (gdb_stdlog, "displaced: copying %s immediate insn " | |
6111 | "%.8lx\n", (exchange) ? "blx" : (link) ? "bl" : "b", | |
6112 | (unsigned long) insn); | |
cca44b1b JB |
6113 | if (exchange) |
6114 | /* For BLX, set bit 0 of the destination. The cleanup_branch function will | |
6115 | then arrange the switch into Thumb mode. */ | |
6116 | offset = (bits (insn, 0, 23) << 2) | (bit (insn, 24) << 1) | 1; | |
6117 | else | |
6118 | offset = bits (insn, 0, 23) << 2; | |
6119 | ||
6120 | if (bit (offset, 25)) | |
6121 | offset = offset | ~0x3ffffff; | |
6122 | ||
cca44b1b JB |
6123 | dsc->modinsn[0] = ARM_NOP; |
6124 | ||
7ff120b4 | 6125 | install_b_bl_blx (gdbarch, regs, dsc, cond, exchange, link, offset); |
cca44b1b JB |
6126 | return 0; |
6127 | } | |
6128 | ||
34518530 YQ |
6129 | static int |
6130 | thumb2_copy_b_bl_blx (struct gdbarch *gdbarch, uint16_t insn1, | |
6131 | uint16_t insn2, struct regcache *regs, | |
6132 | struct displaced_step_closure *dsc) | |
6133 | { | |
6134 | int link = bit (insn2, 14); | |
6135 | int exchange = link && !bit (insn2, 12); | |
6136 | int cond = INST_AL; | |
6137 | long offset = 0; | |
6138 | int j1 = bit (insn2, 13); | |
6139 | int j2 = bit (insn2, 11); | |
6140 | int s = sbits (insn1, 10, 10); | |
6141 | int i1 = !(j1 ^ bit (insn1, 10)); | |
6142 | int i2 = !(j2 ^ bit (insn1, 10)); | |
6143 | ||
6144 | if (!link && !exchange) /* B */ | |
6145 | { | |
6146 | offset = (bits (insn2, 0, 10) << 1); | |
6147 | if (bit (insn2, 12)) /* Encoding T4 */ | |
6148 | { | |
6149 | offset |= (bits (insn1, 0, 9) << 12) | |
6150 | | (i2 << 22) | |
6151 | | (i1 << 23) | |
6152 | | (s << 24); | |
6153 | cond = INST_AL; | |
6154 | } | |
6155 | else /* Encoding T3 */ | |
6156 | { | |
6157 | offset |= (bits (insn1, 0, 5) << 12) | |
6158 | | (j1 << 18) | |
6159 | | (j2 << 19) | |
6160 | | (s << 20); | |
6161 | cond = bits (insn1, 6, 9); | |
6162 | } | |
6163 | } | |
6164 | else | |
6165 | { | |
6166 | offset = (bits (insn1, 0, 9) << 12); | |
6167 | offset |= ((i2 << 22) | (i1 << 23) | (s << 24)); | |
6168 | offset |= exchange ? | |
6169 | (bits (insn2, 1, 10) << 2) : (bits (insn2, 0, 10) << 1); | |
6170 | } | |
6171 | ||
6172 | if (debug_displaced) | |
6173 | fprintf_unfiltered (gdb_stdlog, "displaced: copying %s insn " | |
6174 | "%.4x %.4x with offset %.8lx\n", | |
6175 | link ? (exchange) ? "blx" : "bl" : "b", | |
6176 | insn1, insn2, offset); | |
6177 | ||
6178 | dsc->modinsn[0] = THUMB_NOP; | |
6179 | ||
6180 | install_b_bl_blx (gdbarch, regs, dsc, cond, exchange, link, offset); | |
6181 | return 0; | |
6182 | } | |
6183 | ||
6184 | /* Copy B Thumb instructions. */ | |
6185 | static int | |
6186 | thumb_copy_b (struct gdbarch *gdbarch, unsigned short insn, | |
6187 | struct displaced_step_closure *dsc) | |
6188 | { | |
6189 | unsigned int cond = 0; | |
6190 | int offset = 0; | |
6191 | unsigned short bit_12_15 = bits (insn, 12, 15); | |
6192 | CORE_ADDR from = dsc->insn_addr; | |
6193 | ||
6194 | if (bit_12_15 == 0xd) | |
6195 | { | |
6196 | /* offset = SignExtend (imm8:0, 32) */ | |
6197 | offset = sbits ((insn << 1), 0, 8); | |
6198 | cond = bits (insn, 8, 11); | |
6199 | } | |
6200 | else if (bit_12_15 == 0xe) /* Encoding T2 */ | |
6201 | { | |
6202 | offset = sbits ((insn << 1), 0, 11); | |
6203 | cond = INST_AL; | |
6204 | } | |
6205 | ||
6206 | if (debug_displaced) | |
6207 | fprintf_unfiltered (gdb_stdlog, | |
6208 | "displaced: copying b immediate insn %.4x " | |
6209 | "with offset %d\n", insn, offset); | |
6210 | ||
6211 | dsc->u.branch.cond = cond; | |
6212 | dsc->u.branch.link = 0; | |
6213 | dsc->u.branch.exchange = 0; | |
6214 | dsc->u.branch.dest = from + 4 + offset; | |
6215 | ||
6216 | dsc->modinsn[0] = THUMB_NOP; | |
6217 | ||
6218 | dsc->cleanup = &cleanup_branch; | |
6219 | ||
6220 | return 0; | |
6221 | } | |
6222 | ||
cca44b1b JB |
6223 | /* Copy BX/BLX with register-specified destinations. */ |
6224 | ||
7ff120b4 YQ |
6225 | static void |
6226 | install_bx_blx_reg (struct gdbarch *gdbarch, struct regcache *regs, | |
6227 | struct displaced_step_closure *dsc, int link, | |
6228 | unsigned int cond, unsigned int rm) | |
cca44b1b | 6229 | { |
cca44b1b JB |
6230 | /* Implement {BX,BLX}<cond> <reg>" as: |
6231 | ||
6232 | Preparation: cond <- instruction condition | |
6233 | Insn: mov r0, r0 (nop) | |
6234 | Cleanup: if (condition true) { r14 <- pc; pc <- dest; }. | |
6235 | ||
6236 | Don't set r14 in cleanup for BX. */ | |
6237 | ||
36073a92 | 6238 | dsc->u.branch.dest = displaced_read_reg (regs, dsc, rm); |
cca44b1b JB |
6239 | |
6240 | dsc->u.branch.cond = cond; | |
6241 | dsc->u.branch.link = link; | |
cca44b1b | 6242 | |
7ff120b4 | 6243 | dsc->u.branch.exchange = 1; |
cca44b1b JB |
6244 | |
6245 | dsc->cleanup = &cleanup_branch; | |
7ff120b4 | 6246 | } |
cca44b1b | 6247 | |
7ff120b4 YQ |
6248 | static int |
6249 | arm_copy_bx_blx_reg (struct gdbarch *gdbarch, uint32_t insn, | |
6250 | struct regcache *regs, struct displaced_step_closure *dsc) | |
6251 | { | |
6252 | unsigned int cond = bits (insn, 28, 31); | |
6253 | /* BX: x12xxx1x | |
6254 | BLX: x12xxx3x. */ | |
6255 | int link = bit (insn, 5); | |
6256 | unsigned int rm = bits (insn, 0, 3); | |
6257 | ||
6258 | if (debug_displaced) | |
6259 | fprintf_unfiltered (gdb_stdlog, "displaced: copying insn %.8lx", | |
6260 | (unsigned long) insn); | |
6261 | ||
6262 | dsc->modinsn[0] = ARM_NOP; | |
6263 | ||
6264 | install_bx_blx_reg (gdbarch, regs, dsc, link, cond, rm); | |
cca44b1b JB |
6265 | return 0; |
6266 | } | |
6267 | ||
34518530 YQ |
6268 | static int |
6269 | thumb_copy_bx_blx_reg (struct gdbarch *gdbarch, uint16_t insn, | |
6270 | struct regcache *regs, | |
6271 | struct displaced_step_closure *dsc) | |
6272 | { | |
6273 | int link = bit (insn, 7); | |
6274 | unsigned int rm = bits (insn, 3, 6); | |
6275 | ||
6276 | if (debug_displaced) | |
6277 | fprintf_unfiltered (gdb_stdlog, "displaced: copying insn %.4x", | |
6278 | (unsigned short) insn); | |
6279 | ||
6280 | dsc->modinsn[0] = THUMB_NOP; | |
6281 | ||
6282 | install_bx_blx_reg (gdbarch, regs, dsc, link, INST_AL, rm); | |
6283 | ||
6284 | return 0; | |
6285 | } | |
6286 | ||
6287 | ||
0963b4bd | 6288 | /* Copy/cleanup arithmetic/logic instruction with immediate RHS. */ |
cca44b1b JB |
6289 | |
6290 | static void | |
6e39997a | 6291 | cleanup_alu_imm (struct gdbarch *gdbarch, |
cca44b1b JB |
6292 | struct regcache *regs, struct displaced_step_closure *dsc) |
6293 | { | |
36073a92 | 6294 | ULONGEST rd_val = displaced_read_reg (regs, dsc, 0); |
cca44b1b JB |
6295 | displaced_write_reg (regs, dsc, 0, dsc->tmp[0], CANNOT_WRITE_PC); |
6296 | displaced_write_reg (regs, dsc, 1, dsc->tmp[1], CANNOT_WRITE_PC); | |
6297 | displaced_write_reg (regs, dsc, dsc->rd, rd_val, ALU_WRITE_PC); | |
6298 | } | |
6299 | ||
6300 | static int | |
7ff120b4 YQ |
6301 | arm_copy_alu_imm (struct gdbarch *gdbarch, uint32_t insn, struct regcache *regs, |
6302 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
6303 | { |
6304 | unsigned int rn = bits (insn, 16, 19); | |
6305 | unsigned int rd = bits (insn, 12, 15); | |
6306 | unsigned int op = bits (insn, 21, 24); | |
6307 | int is_mov = (op == 0xd); | |
6308 | ULONGEST rd_val, rn_val; | |
cca44b1b JB |
6309 | |
6310 | if (!insn_references_pc (insn, 0x000ff000ul)) | |
7ff120b4 | 6311 | return arm_copy_unmodified (gdbarch, insn, "ALU immediate", dsc); |
cca44b1b JB |
6312 | |
6313 | if (debug_displaced) | |
6314 | fprintf_unfiltered (gdb_stdlog, "displaced: copying immediate %s insn " | |
6315 | "%.8lx\n", is_mov ? "move" : "ALU", | |
6316 | (unsigned long) insn); | |
6317 | ||
6318 | /* Instruction is of form: | |
6319 | ||
6320 | <op><cond> rd, [rn,] #imm | |
6321 | ||
6322 | Rewrite as: | |
6323 | ||
6324 | Preparation: tmp1, tmp2 <- r0, r1; | |
6325 | r0, r1 <- rd, rn | |
6326 | Insn: <op><cond> r0, r1, #imm | |
6327 | Cleanup: rd <- r0; r0 <- tmp1; r1 <- tmp2 | |
6328 | */ | |
6329 | ||
36073a92 YQ |
6330 | dsc->tmp[0] = displaced_read_reg (regs, dsc, 0); |
6331 | dsc->tmp[1] = displaced_read_reg (regs, dsc, 1); | |
6332 | rn_val = displaced_read_reg (regs, dsc, rn); | |
6333 | rd_val = displaced_read_reg (regs, dsc, rd); | |
cca44b1b JB |
6334 | displaced_write_reg (regs, dsc, 0, rd_val, CANNOT_WRITE_PC); |
6335 | displaced_write_reg (regs, dsc, 1, rn_val, CANNOT_WRITE_PC); | |
6336 | dsc->rd = rd; | |
6337 | ||
6338 | if (is_mov) | |
6339 | dsc->modinsn[0] = insn & 0xfff00fff; | |
6340 | else | |
6341 | dsc->modinsn[0] = (insn & 0xfff00fff) | 0x10000; | |
6342 | ||
6343 | dsc->cleanup = &cleanup_alu_imm; | |
6344 | ||
6345 | return 0; | |
6346 | } | |
6347 | ||
34518530 YQ |
6348 | static int |
6349 | thumb2_copy_alu_imm (struct gdbarch *gdbarch, uint16_t insn1, | |
6350 | uint16_t insn2, struct regcache *regs, | |
6351 | struct displaced_step_closure *dsc) | |
6352 | { | |
6353 | unsigned int op = bits (insn1, 5, 8); | |
6354 | unsigned int rn, rm, rd; | |
6355 | ULONGEST rd_val, rn_val; | |
6356 | ||
6357 | rn = bits (insn1, 0, 3); /* Rn */ | |
6358 | rm = bits (insn2, 0, 3); /* Rm */ | |
6359 | rd = bits (insn2, 8, 11); /* Rd */ | |
6360 | ||
6361 | /* This routine is only called for instruction MOV. */ | |
6362 | gdb_assert (op == 0x2 && rn == 0xf); | |
6363 | ||
6364 | if (rm != ARM_PC_REGNUM && rd != ARM_PC_REGNUM) | |
6365 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, "ALU imm", dsc); | |
6366 | ||
6367 | if (debug_displaced) | |
6368 | fprintf_unfiltered (gdb_stdlog, "displaced: copying reg %s insn %.4x%.4x\n", | |
6369 | "ALU", insn1, insn2); | |
6370 | ||
6371 | /* Instruction is of form: | |
6372 | ||
6373 | <op><cond> rd, [rn,] #imm | |
6374 | ||
6375 | Rewrite as: | |
6376 | ||
6377 | Preparation: tmp1, tmp2 <- r0, r1; | |
6378 | r0, r1 <- rd, rn | |
6379 | Insn: <op><cond> r0, r1, #imm | |
6380 | Cleanup: rd <- r0; r0 <- tmp1; r1 <- tmp2 | |
6381 | */ | |
6382 | ||
6383 | dsc->tmp[0] = displaced_read_reg (regs, dsc, 0); | |
6384 | dsc->tmp[1] = displaced_read_reg (regs, dsc, 1); | |
6385 | rn_val = displaced_read_reg (regs, dsc, rn); | |
6386 | rd_val = displaced_read_reg (regs, dsc, rd); | |
6387 | displaced_write_reg (regs, dsc, 0, rd_val, CANNOT_WRITE_PC); | |
6388 | displaced_write_reg (regs, dsc, 1, rn_val, CANNOT_WRITE_PC); | |
6389 | dsc->rd = rd; | |
6390 | ||
6391 | dsc->modinsn[0] = insn1; | |
6392 | dsc->modinsn[1] = ((insn2 & 0xf0f0) | 0x1); | |
6393 | dsc->numinsns = 2; | |
6394 | ||
6395 | dsc->cleanup = &cleanup_alu_imm; | |
6396 | ||
6397 | return 0; | |
6398 | } | |
6399 | ||
cca44b1b JB |
6400 | /* Copy/cleanup arithmetic/logic insns with register RHS. */ |
6401 | ||
6402 | static void | |
6e39997a | 6403 | cleanup_alu_reg (struct gdbarch *gdbarch, |
cca44b1b JB |
6404 | struct regcache *regs, struct displaced_step_closure *dsc) |
6405 | { | |
6406 | ULONGEST rd_val; | |
6407 | int i; | |
6408 | ||
36073a92 | 6409 | rd_val = displaced_read_reg (regs, dsc, 0); |
cca44b1b JB |
6410 | |
6411 | for (i = 0; i < 3; i++) | |
6412 | displaced_write_reg (regs, dsc, i, dsc->tmp[i], CANNOT_WRITE_PC); | |
6413 | ||
6414 | displaced_write_reg (regs, dsc, dsc->rd, rd_val, ALU_WRITE_PC); | |
6415 | } | |
6416 | ||
7ff120b4 YQ |
6417 | static void |
6418 | install_alu_reg (struct gdbarch *gdbarch, struct regcache *regs, | |
6419 | struct displaced_step_closure *dsc, | |
6420 | unsigned int rd, unsigned int rn, unsigned int rm) | |
cca44b1b | 6421 | { |
cca44b1b | 6422 | ULONGEST rd_val, rn_val, rm_val; |
cca44b1b | 6423 | |
cca44b1b JB |
6424 | /* Instruction is of form: |
6425 | ||
6426 | <op><cond> rd, [rn,] rm [, <shift>] | |
6427 | ||
6428 | Rewrite as: | |
6429 | ||
6430 | Preparation: tmp1, tmp2, tmp3 <- r0, r1, r2; | |
6431 | r0, r1, r2 <- rd, rn, rm | |
6432 | Insn: <op><cond> r0, r1, r2 [, <shift>] | |
6433 | Cleanup: rd <- r0; r0, r1, r2 <- tmp1, tmp2, tmp3 | |
6434 | */ | |
6435 | ||
36073a92 YQ |
6436 | dsc->tmp[0] = displaced_read_reg (regs, dsc, 0); |
6437 | dsc->tmp[1] = displaced_read_reg (regs, dsc, 1); | |
6438 | dsc->tmp[2] = displaced_read_reg (regs, dsc, 2); | |
6439 | rd_val = displaced_read_reg (regs, dsc, rd); | |
6440 | rn_val = displaced_read_reg (regs, dsc, rn); | |
6441 | rm_val = displaced_read_reg (regs, dsc, rm); | |
cca44b1b JB |
6442 | displaced_write_reg (regs, dsc, 0, rd_val, CANNOT_WRITE_PC); |
6443 | displaced_write_reg (regs, dsc, 1, rn_val, CANNOT_WRITE_PC); | |
6444 | displaced_write_reg (regs, dsc, 2, rm_val, CANNOT_WRITE_PC); | |
6445 | dsc->rd = rd; | |
6446 | ||
7ff120b4 YQ |
6447 | dsc->cleanup = &cleanup_alu_reg; |
6448 | } | |
6449 | ||
6450 | static int | |
6451 | arm_copy_alu_reg (struct gdbarch *gdbarch, uint32_t insn, struct regcache *regs, | |
6452 | struct displaced_step_closure *dsc) | |
6453 | { | |
6454 | unsigned int op = bits (insn, 21, 24); | |
6455 | int is_mov = (op == 0xd); | |
6456 | ||
6457 | if (!insn_references_pc (insn, 0x000ff00ful)) | |
6458 | return arm_copy_unmodified (gdbarch, insn, "ALU reg", dsc); | |
6459 | ||
6460 | if (debug_displaced) | |
6461 | fprintf_unfiltered (gdb_stdlog, "displaced: copying reg %s insn %.8lx\n", | |
6462 | is_mov ? "move" : "ALU", (unsigned long) insn); | |
6463 | ||
cca44b1b JB |
6464 | if (is_mov) |
6465 | dsc->modinsn[0] = (insn & 0xfff00ff0) | 0x2; | |
6466 | else | |
6467 | dsc->modinsn[0] = (insn & 0xfff00ff0) | 0x10002; | |
6468 | ||
7ff120b4 YQ |
6469 | install_alu_reg (gdbarch, regs, dsc, bits (insn, 12, 15), bits (insn, 16, 19), |
6470 | bits (insn, 0, 3)); | |
cca44b1b JB |
6471 | return 0; |
6472 | } | |
6473 | ||
34518530 YQ |
6474 | static int |
6475 | thumb_copy_alu_reg (struct gdbarch *gdbarch, uint16_t insn, | |
6476 | struct regcache *regs, | |
6477 | struct displaced_step_closure *dsc) | |
6478 | { | |
6479 | unsigned rn, rm, rd; | |
6480 | ||
6481 | rd = bits (insn, 3, 6); | |
6482 | rn = (bit (insn, 7) << 3) | bits (insn, 0, 2); | |
6483 | rm = 2; | |
6484 | ||
6485 | if (rd != ARM_PC_REGNUM && rn != ARM_PC_REGNUM) | |
6486 | return thumb_copy_unmodified_16bit (gdbarch, insn, "ALU reg", dsc); | |
6487 | ||
6488 | if (debug_displaced) | |
6489 | fprintf_unfiltered (gdb_stdlog, "displaced: copying reg %s insn %.4x\n", | |
6490 | "ALU", (unsigned short) insn); | |
6491 | ||
6492 | dsc->modinsn[0] = ((insn & 0xff00) | 0x08); | |
6493 | ||
6494 | install_alu_reg (gdbarch, regs, dsc, rd, rn, rm); | |
6495 | ||
6496 | return 0; | |
6497 | } | |
6498 | ||
cca44b1b JB |
6499 | /* Cleanup/copy arithmetic/logic insns with shifted register RHS. */ |
6500 | ||
6501 | static void | |
6e39997a | 6502 | cleanup_alu_shifted_reg (struct gdbarch *gdbarch, |
cca44b1b JB |
6503 | struct regcache *regs, |
6504 | struct displaced_step_closure *dsc) | |
6505 | { | |
36073a92 | 6506 | ULONGEST rd_val = displaced_read_reg (regs, dsc, 0); |
cca44b1b JB |
6507 | int i; |
6508 | ||
6509 | for (i = 0; i < 4; i++) | |
6510 | displaced_write_reg (regs, dsc, i, dsc->tmp[i], CANNOT_WRITE_PC); | |
6511 | ||
6512 | displaced_write_reg (regs, dsc, dsc->rd, rd_val, ALU_WRITE_PC); | |
6513 | } | |
6514 | ||
7ff120b4 YQ |
6515 | static void |
6516 | install_alu_shifted_reg (struct gdbarch *gdbarch, struct regcache *regs, | |
6517 | struct displaced_step_closure *dsc, | |
6518 | unsigned int rd, unsigned int rn, unsigned int rm, | |
6519 | unsigned rs) | |
cca44b1b | 6520 | { |
7ff120b4 | 6521 | int i; |
cca44b1b | 6522 | ULONGEST rd_val, rn_val, rm_val, rs_val; |
cca44b1b | 6523 | |
cca44b1b JB |
6524 | /* Instruction is of form: |
6525 | ||
6526 | <op><cond> rd, [rn,] rm, <shift> rs | |
6527 | ||
6528 | Rewrite as: | |
6529 | ||
6530 | Preparation: tmp1, tmp2, tmp3, tmp4 <- r0, r1, r2, r3 | |
6531 | r0, r1, r2, r3 <- rd, rn, rm, rs | |
6532 | Insn: <op><cond> r0, r1, r2, <shift> r3 | |
6533 | Cleanup: tmp5 <- r0 | |
6534 | r0, r1, r2, r3 <- tmp1, tmp2, tmp3, tmp4 | |
6535 | rd <- tmp5 | |
6536 | */ | |
6537 | ||
6538 | for (i = 0; i < 4; i++) | |
36073a92 | 6539 | dsc->tmp[i] = displaced_read_reg (regs, dsc, i); |
cca44b1b | 6540 | |
36073a92 YQ |
6541 | rd_val = displaced_read_reg (regs, dsc, rd); |
6542 | rn_val = displaced_read_reg (regs, dsc, rn); | |
6543 | rm_val = displaced_read_reg (regs, dsc, rm); | |
6544 | rs_val = displaced_read_reg (regs, dsc, rs); | |
cca44b1b JB |
6545 | displaced_write_reg (regs, dsc, 0, rd_val, CANNOT_WRITE_PC); |
6546 | displaced_write_reg (regs, dsc, 1, rn_val, CANNOT_WRITE_PC); | |
6547 | displaced_write_reg (regs, dsc, 2, rm_val, CANNOT_WRITE_PC); | |
6548 | displaced_write_reg (regs, dsc, 3, rs_val, CANNOT_WRITE_PC); | |
6549 | dsc->rd = rd; | |
7ff120b4 YQ |
6550 | dsc->cleanup = &cleanup_alu_shifted_reg; |
6551 | } | |
6552 | ||
6553 | static int | |
6554 | arm_copy_alu_shifted_reg (struct gdbarch *gdbarch, uint32_t insn, | |
6555 | struct regcache *regs, | |
6556 | struct displaced_step_closure *dsc) | |
6557 | { | |
6558 | unsigned int op = bits (insn, 21, 24); | |
6559 | int is_mov = (op == 0xd); | |
6560 | unsigned int rd, rn, rm, rs; | |
6561 | ||
6562 | if (!insn_references_pc (insn, 0x000fff0ful)) | |
6563 | return arm_copy_unmodified (gdbarch, insn, "ALU shifted reg", dsc); | |
6564 | ||
6565 | if (debug_displaced) | |
6566 | fprintf_unfiltered (gdb_stdlog, "displaced: copying shifted reg %s insn " | |
6567 | "%.8lx\n", is_mov ? "move" : "ALU", | |
6568 | (unsigned long) insn); | |
6569 | ||
6570 | rn = bits (insn, 16, 19); | |
6571 | rm = bits (insn, 0, 3); | |
6572 | rs = bits (insn, 8, 11); | |
6573 | rd = bits (insn, 12, 15); | |
cca44b1b JB |
6574 | |
6575 | if (is_mov) | |
6576 | dsc->modinsn[0] = (insn & 0xfff000f0) | 0x302; | |
6577 | else | |
6578 | dsc->modinsn[0] = (insn & 0xfff000f0) | 0x10302; | |
6579 | ||
7ff120b4 | 6580 | install_alu_shifted_reg (gdbarch, regs, dsc, rd, rn, rm, rs); |
cca44b1b JB |
6581 | |
6582 | return 0; | |
6583 | } | |
6584 | ||
6585 | /* Clean up load instructions. */ | |
6586 | ||
6587 | static void | |
6e39997a | 6588 | cleanup_load (struct gdbarch *gdbarch, struct regcache *regs, |
cca44b1b JB |
6589 | struct displaced_step_closure *dsc) |
6590 | { | |
6591 | ULONGEST rt_val, rt_val2 = 0, rn_val; | |
cca44b1b | 6592 | |
36073a92 | 6593 | rt_val = displaced_read_reg (regs, dsc, 0); |
cca44b1b | 6594 | if (dsc->u.ldst.xfersize == 8) |
36073a92 YQ |
6595 | rt_val2 = displaced_read_reg (regs, dsc, 1); |
6596 | rn_val = displaced_read_reg (regs, dsc, 2); | |
cca44b1b JB |
6597 | |
6598 | displaced_write_reg (regs, dsc, 0, dsc->tmp[0], CANNOT_WRITE_PC); | |
6599 | if (dsc->u.ldst.xfersize > 4) | |
6600 | displaced_write_reg (regs, dsc, 1, dsc->tmp[1], CANNOT_WRITE_PC); | |
6601 | displaced_write_reg (regs, dsc, 2, dsc->tmp[2], CANNOT_WRITE_PC); | |
6602 | if (!dsc->u.ldst.immed) | |
6603 | displaced_write_reg (regs, dsc, 3, dsc->tmp[3], CANNOT_WRITE_PC); | |
6604 | ||
6605 | /* Handle register writeback. */ | |
6606 | if (dsc->u.ldst.writeback) | |
6607 | displaced_write_reg (regs, dsc, dsc->u.ldst.rn, rn_val, CANNOT_WRITE_PC); | |
6608 | /* Put result in right place. */ | |
6609 | displaced_write_reg (regs, dsc, dsc->rd, rt_val, LOAD_WRITE_PC); | |
6610 | if (dsc->u.ldst.xfersize == 8) | |
6611 | displaced_write_reg (regs, dsc, dsc->rd + 1, rt_val2, LOAD_WRITE_PC); | |
6612 | } | |
6613 | ||
6614 | /* Clean up store instructions. */ | |
6615 | ||
6616 | static void | |
6e39997a | 6617 | cleanup_store (struct gdbarch *gdbarch, struct regcache *regs, |
cca44b1b JB |
6618 | struct displaced_step_closure *dsc) |
6619 | { | |
36073a92 | 6620 | ULONGEST rn_val = displaced_read_reg (regs, dsc, 2); |
cca44b1b JB |
6621 | |
6622 | displaced_write_reg (regs, dsc, 0, dsc->tmp[0], CANNOT_WRITE_PC); | |
6623 | if (dsc->u.ldst.xfersize > 4) | |
6624 | displaced_write_reg (regs, dsc, 1, dsc->tmp[1], CANNOT_WRITE_PC); | |
6625 | displaced_write_reg (regs, dsc, 2, dsc->tmp[2], CANNOT_WRITE_PC); | |
6626 | if (!dsc->u.ldst.immed) | |
6627 | displaced_write_reg (regs, dsc, 3, dsc->tmp[3], CANNOT_WRITE_PC); | |
6628 | if (!dsc->u.ldst.restore_r4) | |
6629 | displaced_write_reg (regs, dsc, 4, dsc->tmp[4], CANNOT_WRITE_PC); | |
6630 | ||
6631 | /* Writeback. */ | |
6632 | if (dsc->u.ldst.writeback) | |
6633 | displaced_write_reg (regs, dsc, dsc->u.ldst.rn, rn_val, CANNOT_WRITE_PC); | |
6634 | } | |
6635 | ||
6636 | /* Copy "extra" load/store instructions. These are halfword/doubleword | |
6637 | transfers, which have a different encoding to byte/word transfers. */ | |
6638 | ||
6639 | static int | |
7ff120b4 YQ |
6640 | arm_copy_extra_ld_st (struct gdbarch *gdbarch, uint32_t insn, int unpriveleged, |
6641 | struct regcache *regs, struct displaced_step_closure *dsc) | |
cca44b1b JB |
6642 | { |
6643 | unsigned int op1 = bits (insn, 20, 24); | |
6644 | unsigned int op2 = bits (insn, 5, 6); | |
6645 | unsigned int rt = bits (insn, 12, 15); | |
6646 | unsigned int rn = bits (insn, 16, 19); | |
6647 | unsigned int rm = bits (insn, 0, 3); | |
6648 | char load[12] = {0, 1, 0, 1, 1, 1, 1, 1, 0, 1, 0, 1}; | |
6649 | char bytesize[12] = {2, 2, 2, 2, 8, 1, 8, 1, 8, 2, 8, 2}; | |
6650 | int immed = (op1 & 0x4) != 0; | |
6651 | int opcode; | |
6652 | ULONGEST rt_val, rt_val2 = 0, rn_val, rm_val = 0; | |
cca44b1b JB |
6653 | |
6654 | if (!insn_references_pc (insn, 0x000ff00ful)) | |
7ff120b4 | 6655 | return arm_copy_unmodified (gdbarch, insn, "extra load/store", dsc); |
cca44b1b JB |
6656 | |
6657 | if (debug_displaced) | |
6658 | fprintf_unfiltered (gdb_stdlog, "displaced: copying %sextra load/store " | |
6659 | "insn %.8lx\n", unpriveleged ? "unpriveleged " : "", | |
6660 | (unsigned long) insn); | |
6661 | ||
6662 | opcode = ((op2 << 2) | (op1 & 0x1) | ((op1 & 0x4) >> 1)) - 4; | |
6663 | ||
6664 | if (opcode < 0) | |
6665 | internal_error (__FILE__, __LINE__, | |
6666 | _("copy_extra_ld_st: instruction decode error")); | |
6667 | ||
36073a92 YQ |
6668 | dsc->tmp[0] = displaced_read_reg (regs, dsc, 0); |
6669 | dsc->tmp[1] = displaced_read_reg (regs, dsc, 1); | |
6670 | dsc->tmp[2] = displaced_read_reg (regs, dsc, 2); | |
cca44b1b | 6671 | if (!immed) |
36073a92 | 6672 | dsc->tmp[3] = displaced_read_reg (regs, dsc, 3); |
cca44b1b | 6673 | |
36073a92 | 6674 | rt_val = displaced_read_reg (regs, dsc, rt); |
cca44b1b | 6675 | if (bytesize[opcode] == 8) |
36073a92 YQ |
6676 | rt_val2 = displaced_read_reg (regs, dsc, rt + 1); |
6677 | rn_val = displaced_read_reg (regs, dsc, rn); | |
cca44b1b | 6678 | if (!immed) |
36073a92 | 6679 | rm_val = displaced_read_reg (regs, dsc, rm); |
cca44b1b JB |
6680 | |
6681 | displaced_write_reg (regs, dsc, 0, rt_val, CANNOT_WRITE_PC); | |
6682 | if (bytesize[opcode] == 8) | |
6683 | displaced_write_reg (regs, dsc, 1, rt_val2, CANNOT_WRITE_PC); | |
6684 | displaced_write_reg (regs, dsc, 2, rn_val, CANNOT_WRITE_PC); | |
6685 | if (!immed) | |
6686 | displaced_write_reg (regs, dsc, 3, rm_val, CANNOT_WRITE_PC); | |
6687 | ||
6688 | dsc->rd = rt; | |
6689 | dsc->u.ldst.xfersize = bytesize[opcode]; | |
6690 | dsc->u.ldst.rn = rn; | |
6691 | dsc->u.ldst.immed = immed; | |
6692 | dsc->u.ldst.writeback = bit (insn, 24) == 0 || bit (insn, 21) != 0; | |
6693 | dsc->u.ldst.restore_r4 = 0; | |
6694 | ||
6695 | if (immed) | |
6696 | /* {ldr,str}<width><cond> rt, [rt2,] [rn, #imm] | |
6697 | -> | |
6698 | {ldr,str}<width><cond> r0, [r1,] [r2, #imm]. */ | |
6699 | dsc->modinsn[0] = (insn & 0xfff00fff) | 0x20000; | |
6700 | else | |
6701 | /* {ldr,str}<width><cond> rt, [rt2,] [rn, +/-rm] | |
6702 | -> | |
6703 | {ldr,str}<width><cond> r0, [r1,] [r2, +/-r3]. */ | |
6704 | dsc->modinsn[0] = (insn & 0xfff00ff0) | 0x20003; | |
6705 | ||
6706 | dsc->cleanup = load[opcode] ? &cleanup_load : &cleanup_store; | |
6707 | ||
6708 | return 0; | |
6709 | } | |
6710 | ||
0f6f04ba | 6711 | /* Copy byte/half word/word loads and stores. */ |
cca44b1b | 6712 | |
7ff120b4 | 6713 | static void |
0f6f04ba YQ |
6714 | install_load_store (struct gdbarch *gdbarch, struct regcache *regs, |
6715 | struct displaced_step_closure *dsc, int load, | |
6716 | int immed, int writeback, int size, int usermode, | |
6717 | int rt, int rm, int rn) | |
cca44b1b | 6718 | { |
cca44b1b | 6719 | ULONGEST rt_val, rn_val, rm_val = 0; |
cca44b1b | 6720 | |
36073a92 YQ |
6721 | dsc->tmp[0] = displaced_read_reg (regs, dsc, 0); |
6722 | dsc->tmp[2] = displaced_read_reg (regs, dsc, 2); | |
cca44b1b | 6723 | if (!immed) |
36073a92 | 6724 | dsc->tmp[3] = displaced_read_reg (regs, dsc, 3); |
cca44b1b | 6725 | if (!load) |
36073a92 | 6726 | dsc->tmp[4] = displaced_read_reg (regs, dsc, 4); |
cca44b1b | 6727 | |
36073a92 YQ |
6728 | rt_val = displaced_read_reg (regs, dsc, rt); |
6729 | rn_val = displaced_read_reg (regs, dsc, rn); | |
cca44b1b | 6730 | if (!immed) |
36073a92 | 6731 | rm_val = displaced_read_reg (regs, dsc, rm); |
cca44b1b JB |
6732 | |
6733 | displaced_write_reg (regs, dsc, 0, rt_val, CANNOT_WRITE_PC); | |
6734 | displaced_write_reg (regs, dsc, 2, rn_val, CANNOT_WRITE_PC); | |
6735 | if (!immed) | |
6736 | displaced_write_reg (regs, dsc, 3, rm_val, CANNOT_WRITE_PC); | |
cca44b1b | 6737 | dsc->rd = rt; |
0f6f04ba | 6738 | dsc->u.ldst.xfersize = size; |
cca44b1b JB |
6739 | dsc->u.ldst.rn = rn; |
6740 | dsc->u.ldst.immed = immed; | |
7ff120b4 | 6741 | dsc->u.ldst.writeback = writeback; |
cca44b1b JB |
6742 | |
6743 | /* To write PC we can do: | |
6744 | ||
494e194e YQ |
6745 | Before this sequence of instructions: |
6746 | r0 is the PC value got from displaced_read_reg, so r0 = from + 8; | |
6747 | r2 is the Rn value got from dispalced_read_reg. | |
6748 | ||
6749 | Insn1: push {pc} Write address of STR instruction + offset on stack | |
6750 | Insn2: pop {r4} Read it back from stack, r4 = addr(Insn1) + offset | |
6751 | Insn3: sub r4, r4, pc r4 = addr(Insn1) + offset - pc | |
6752 | = addr(Insn1) + offset - addr(Insn3) - 8 | |
6753 | = offset - 16 | |
6754 | Insn4: add r4, r4, #8 r4 = offset - 8 | |
6755 | Insn5: add r0, r0, r4 r0 = from + 8 + offset - 8 | |
6756 | = from + offset | |
6757 | Insn6: str r0, [r2, #imm] (or str r0, [r2, r3]) | |
cca44b1b JB |
6758 | |
6759 | Otherwise we don't know what value to write for PC, since the offset is | |
494e194e YQ |
6760 | architecture-dependent (sometimes PC+8, sometimes PC+12). More details |
6761 | of this can be found in Section "Saving from r15" in | |
6762 | http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dui0204g/Cihbjifh.html */ | |
cca44b1b | 6763 | |
7ff120b4 YQ |
6764 | dsc->cleanup = load ? &cleanup_load : &cleanup_store; |
6765 | } | |
6766 | ||
34518530 YQ |
6767 | |
6768 | static int | |
6769 | thumb2_copy_load_literal (struct gdbarch *gdbarch, uint16_t insn1, | |
6770 | uint16_t insn2, struct regcache *regs, | |
6771 | struct displaced_step_closure *dsc, int size) | |
6772 | { | |
6773 | unsigned int u_bit = bit (insn1, 7); | |
6774 | unsigned int rt = bits (insn2, 12, 15); | |
6775 | int imm12 = bits (insn2, 0, 11); | |
6776 | ULONGEST pc_val; | |
6777 | ||
6778 | if (debug_displaced) | |
6779 | fprintf_unfiltered (gdb_stdlog, | |
6780 | "displaced: copying ldr pc (0x%x) R%d %c imm12 %.4x\n", | |
6781 | (unsigned int) dsc->insn_addr, rt, u_bit ? '+' : '-', | |
6782 | imm12); | |
6783 | ||
6784 | if (!u_bit) | |
6785 | imm12 = -1 * imm12; | |
6786 | ||
6787 | /* Rewrite instruction LDR Rt imm12 into: | |
6788 | ||
6789 | Prepare: tmp[0] <- r0, tmp[1] <- r2, tmp[2] <- r3, r2 <- pc, r3 <- imm12 | |
6790 | ||
6791 | LDR R0, R2, R3, | |
6792 | ||
6793 | Cleanup: rt <- r0, r0 <- tmp[0], r2 <- tmp[1], r3 <- tmp[2]. */ | |
6794 | ||
6795 | ||
6796 | dsc->tmp[0] = displaced_read_reg (regs, dsc, 0); | |
6797 | dsc->tmp[2] = displaced_read_reg (regs, dsc, 2); | |
6798 | dsc->tmp[3] = displaced_read_reg (regs, dsc, 3); | |
6799 | ||
6800 | pc_val = displaced_read_reg (regs, dsc, ARM_PC_REGNUM); | |
6801 | ||
6802 | pc_val = pc_val & 0xfffffffc; | |
6803 | ||
6804 | displaced_write_reg (regs, dsc, 2, pc_val, CANNOT_WRITE_PC); | |
6805 | displaced_write_reg (regs, dsc, 3, imm12, CANNOT_WRITE_PC); | |
6806 | ||
6807 | dsc->rd = rt; | |
6808 | ||
6809 | dsc->u.ldst.xfersize = size; | |
6810 | dsc->u.ldst.immed = 0; | |
6811 | dsc->u.ldst.writeback = 0; | |
6812 | dsc->u.ldst.restore_r4 = 0; | |
6813 | ||
6814 | /* LDR R0, R2, R3 */ | |
6815 | dsc->modinsn[0] = 0xf852; | |
6816 | dsc->modinsn[1] = 0x3; | |
6817 | dsc->numinsns = 2; | |
6818 | ||
6819 | dsc->cleanup = &cleanup_load; | |
6820 | ||
6821 | return 0; | |
6822 | } | |
6823 | ||
6824 | static int | |
6825 | thumb2_copy_load_reg_imm (struct gdbarch *gdbarch, uint16_t insn1, | |
6826 | uint16_t insn2, struct regcache *regs, | |
6827 | struct displaced_step_closure *dsc, | |
6828 | int writeback, int immed) | |
6829 | { | |
6830 | unsigned int rt = bits (insn2, 12, 15); | |
6831 | unsigned int rn = bits (insn1, 0, 3); | |
6832 | unsigned int rm = bits (insn2, 0, 3); /* Only valid if !immed. */ | |
6833 | /* In LDR (register), there is also a register Rm, which is not allowed to | |
6834 | be PC, so we don't have to check it. */ | |
6835 | ||
6836 | if (rt != ARM_PC_REGNUM && rn != ARM_PC_REGNUM) | |
6837 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, "load", | |
6838 | dsc); | |
6839 | ||
6840 | if (debug_displaced) | |
6841 | fprintf_unfiltered (gdb_stdlog, | |
6842 | "displaced: copying ldr r%d [r%d] insn %.4x%.4x\n", | |
6843 | rt, rn, insn1, insn2); | |
6844 | ||
6845 | install_load_store (gdbarch, regs, dsc, 1, immed, writeback, 4, | |
6846 | 0, rt, rm, rn); | |
6847 | ||
6848 | dsc->u.ldst.restore_r4 = 0; | |
6849 | ||
6850 | if (immed) | |
6851 | /* ldr[b]<cond> rt, [rn, #imm], etc. | |
6852 | -> | |
6853 | ldr[b]<cond> r0, [r2, #imm]. */ | |
6854 | { | |
6855 | dsc->modinsn[0] = (insn1 & 0xfff0) | 0x2; | |
6856 | dsc->modinsn[1] = insn2 & 0x0fff; | |
6857 | } | |
6858 | else | |
6859 | /* ldr[b]<cond> rt, [rn, rm], etc. | |
6860 | -> | |
6861 | ldr[b]<cond> r0, [r2, r3]. */ | |
6862 | { | |
6863 | dsc->modinsn[0] = (insn1 & 0xfff0) | 0x2; | |
6864 | dsc->modinsn[1] = (insn2 & 0x0ff0) | 0x3; | |
6865 | } | |
6866 | ||
6867 | dsc->numinsns = 2; | |
6868 | ||
6869 | return 0; | |
6870 | } | |
6871 | ||
6872 | ||
7ff120b4 YQ |
6873 | static int |
6874 | arm_copy_ldr_str_ldrb_strb (struct gdbarch *gdbarch, uint32_t insn, | |
6875 | struct regcache *regs, | |
6876 | struct displaced_step_closure *dsc, | |
0f6f04ba | 6877 | int load, int size, int usermode) |
7ff120b4 YQ |
6878 | { |
6879 | int immed = !bit (insn, 25); | |
6880 | int writeback = (bit (insn, 24) == 0 || bit (insn, 21) != 0); | |
6881 | unsigned int rt = bits (insn, 12, 15); | |
6882 | unsigned int rn = bits (insn, 16, 19); | |
6883 | unsigned int rm = bits (insn, 0, 3); /* Only valid if !immed. */ | |
6884 | ||
6885 | if (!insn_references_pc (insn, 0x000ff00ful)) | |
6886 | return arm_copy_unmodified (gdbarch, insn, "load/store", dsc); | |
6887 | ||
6888 | if (debug_displaced) | |
6889 | fprintf_unfiltered (gdb_stdlog, | |
6890 | "displaced: copying %s%s r%d [r%d] insn %.8lx\n", | |
0f6f04ba YQ |
6891 | load ? (size == 1 ? "ldrb" : "ldr") |
6892 | : (size == 1 ? "strb" : "str"), usermode ? "t" : "", | |
7ff120b4 YQ |
6893 | rt, rn, |
6894 | (unsigned long) insn); | |
6895 | ||
0f6f04ba YQ |
6896 | install_load_store (gdbarch, regs, dsc, load, immed, writeback, size, |
6897 | usermode, rt, rm, rn); | |
7ff120b4 | 6898 | |
bf9f652a | 6899 | if (load || rt != ARM_PC_REGNUM) |
cca44b1b JB |
6900 | { |
6901 | dsc->u.ldst.restore_r4 = 0; | |
6902 | ||
6903 | if (immed) | |
6904 | /* {ldr,str}[b]<cond> rt, [rn, #imm], etc. | |
6905 | -> | |
6906 | {ldr,str}[b]<cond> r0, [r2, #imm]. */ | |
6907 | dsc->modinsn[0] = (insn & 0xfff00fff) | 0x20000; | |
6908 | else | |
6909 | /* {ldr,str}[b]<cond> rt, [rn, rm], etc. | |
6910 | -> | |
6911 | {ldr,str}[b]<cond> r0, [r2, r3]. */ | |
6912 | dsc->modinsn[0] = (insn & 0xfff00ff0) | 0x20003; | |
6913 | } | |
6914 | else | |
6915 | { | |
6916 | /* We need to use r4 as scratch. Make sure it's restored afterwards. */ | |
6917 | dsc->u.ldst.restore_r4 = 1; | |
494e194e YQ |
6918 | dsc->modinsn[0] = 0xe92d8000; /* push {pc} */ |
6919 | dsc->modinsn[1] = 0xe8bd0010; /* pop {r4} */ | |
cca44b1b JB |
6920 | dsc->modinsn[2] = 0xe044400f; /* sub r4, r4, pc. */ |
6921 | dsc->modinsn[3] = 0xe2844008; /* add r4, r4, #8. */ | |
6922 | dsc->modinsn[4] = 0xe0800004; /* add r0, r0, r4. */ | |
6923 | ||
6924 | /* As above. */ | |
6925 | if (immed) | |
6926 | dsc->modinsn[5] = (insn & 0xfff00fff) | 0x20000; | |
6927 | else | |
6928 | dsc->modinsn[5] = (insn & 0xfff00ff0) | 0x20003; | |
6929 | ||
cca44b1b JB |
6930 | dsc->numinsns = 6; |
6931 | } | |
6932 | ||
6933 | dsc->cleanup = load ? &cleanup_load : &cleanup_store; | |
6934 | ||
6935 | return 0; | |
6936 | } | |
6937 | ||
6938 | /* Cleanup LDM instructions with fully-populated register list. This is an | |
6939 | unfortunate corner case: it's impossible to implement correctly by modifying | |
6940 | the instruction. The issue is as follows: we have an instruction, | |
6941 | ||
6942 | ldm rN, {r0-r15} | |
6943 | ||
6944 | which we must rewrite to avoid loading PC. A possible solution would be to | |
6945 | do the load in two halves, something like (with suitable cleanup | |
6946 | afterwards): | |
6947 | ||
6948 | mov r8, rN | |
6949 | ldm[id][ab] r8!, {r0-r7} | |
6950 | str r7, <temp> | |
6951 | ldm[id][ab] r8, {r7-r14} | |
6952 | <bkpt> | |
6953 | ||
6954 | but at present there's no suitable place for <temp>, since the scratch space | |
6955 | is overwritten before the cleanup routine is called. For now, we simply | |
6956 | emulate the instruction. */ | |
6957 | ||
6958 | static void | |
6959 | cleanup_block_load_all (struct gdbarch *gdbarch, struct regcache *regs, | |
6960 | struct displaced_step_closure *dsc) | |
6961 | { | |
cca44b1b JB |
6962 | int inc = dsc->u.block.increment; |
6963 | int bump_before = dsc->u.block.before ? (inc ? 4 : -4) : 0; | |
6964 | int bump_after = dsc->u.block.before ? 0 : (inc ? 4 : -4); | |
6965 | uint32_t regmask = dsc->u.block.regmask; | |
6966 | int regno = inc ? 0 : 15; | |
6967 | CORE_ADDR xfer_addr = dsc->u.block.xfer_addr; | |
6968 | int exception_return = dsc->u.block.load && dsc->u.block.user | |
6969 | && (regmask & 0x8000) != 0; | |
36073a92 | 6970 | uint32_t status = displaced_read_reg (regs, dsc, ARM_PS_REGNUM); |
cca44b1b JB |
6971 | int do_transfer = condition_true (dsc->u.block.cond, status); |
6972 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
6973 | ||
6974 | if (!do_transfer) | |
6975 | return; | |
6976 | ||
6977 | /* If the instruction is ldm rN, {...pc}^, I don't think there's anything | |
6978 | sensible we can do here. Complain loudly. */ | |
6979 | if (exception_return) | |
6980 | error (_("Cannot single-step exception return")); | |
6981 | ||
6982 | /* We don't handle any stores here for now. */ | |
6983 | gdb_assert (dsc->u.block.load != 0); | |
6984 | ||
6985 | if (debug_displaced) | |
6986 | fprintf_unfiltered (gdb_stdlog, "displaced: emulating block transfer: " | |
6987 | "%s %s %s\n", dsc->u.block.load ? "ldm" : "stm", | |
6988 | dsc->u.block.increment ? "inc" : "dec", | |
6989 | dsc->u.block.before ? "before" : "after"); | |
6990 | ||
6991 | while (regmask) | |
6992 | { | |
6993 | uint32_t memword; | |
6994 | ||
6995 | if (inc) | |
bf9f652a | 6996 | while (regno <= ARM_PC_REGNUM && (regmask & (1 << regno)) == 0) |
cca44b1b JB |
6997 | regno++; |
6998 | else | |
6999 | while (regno >= 0 && (regmask & (1 << regno)) == 0) | |
7000 | regno--; | |
7001 | ||
7002 | xfer_addr += bump_before; | |
7003 | ||
7004 | memword = read_memory_unsigned_integer (xfer_addr, 4, byte_order); | |
7005 | displaced_write_reg (regs, dsc, regno, memword, LOAD_WRITE_PC); | |
7006 | ||
7007 | xfer_addr += bump_after; | |
7008 | ||
7009 | regmask &= ~(1 << regno); | |
7010 | } | |
7011 | ||
7012 | if (dsc->u.block.writeback) | |
7013 | displaced_write_reg (regs, dsc, dsc->u.block.rn, xfer_addr, | |
7014 | CANNOT_WRITE_PC); | |
7015 | } | |
7016 | ||
7017 | /* Clean up an STM which included the PC in the register list. */ | |
7018 | ||
7019 | static void | |
7020 | cleanup_block_store_pc (struct gdbarch *gdbarch, struct regcache *regs, | |
7021 | struct displaced_step_closure *dsc) | |
7022 | { | |
36073a92 | 7023 | uint32_t status = displaced_read_reg (regs, dsc, ARM_PS_REGNUM); |
cca44b1b JB |
7024 | int store_executed = condition_true (dsc->u.block.cond, status); |
7025 | CORE_ADDR pc_stored_at, transferred_regs = bitcount (dsc->u.block.regmask); | |
7026 | CORE_ADDR stm_insn_addr; | |
7027 | uint32_t pc_val; | |
7028 | long offset; | |
7029 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
7030 | ||
7031 | /* If condition code fails, there's nothing else to do. */ | |
7032 | if (!store_executed) | |
7033 | return; | |
7034 | ||
7035 | if (dsc->u.block.increment) | |
7036 | { | |
7037 | pc_stored_at = dsc->u.block.xfer_addr + 4 * transferred_regs; | |
7038 | ||
7039 | if (dsc->u.block.before) | |
7040 | pc_stored_at += 4; | |
7041 | } | |
7042 | else | |
7043 | { | |
7044 | pc_stored_at = dsc->u.block.xfer_addr; | |
7045 | ||
7046 | if (dsc->u.block.before) | |
7047 | pc_stored_at -= 4; | |
7048 | } | |
7049 | ||
7050 | pc_val = read_memory_unsigned_integer (pc_stored_at, 4, byte_order); | |
7051 | stm_insn_addr = dsc->scratch_base; | |
7052 | offset = pc_val - stm_insn_addr; | |
7053 | ||
7054 | if (debug_displaced) | |
7055 | fprintf_unfiltered (gdb_stdlog, "displaced: detected PC offset %.8lx for " | |
7056 | "STM instruction\n", offset); | |
7057 | ||
7058 | /* Rewrite the stored PC to the proper value for the non-displaced original | |
7059 | instruction. */ | |
7060 | write_memory_unsigned_integer (pc_stored_at, 4, byte_order, | |
7061 | dsc->insn_addr + offset); | |
7062 | } | |
7063 | ||
7064 | /* Clean up an LDM which includes the PC in the register list. We clumped all | |
7065 | the registers in the transferred list into a contiguous range r0...rX (to | |
7066 | avoid loading PC directly and losing control of the debugged program), so we | |
7067 | must undo that here. */ | |
7068 | ||
7069 | static void | |
6e39997a | 7070 | cleanup_block_load_pc (struct gdbarch *gdbarch, |
cca44b1b JB |
7071 | struct regcache *regs, |
7072 | struct displaced_step_closure *dsc) | |
7073 | { | |
36073a92 | 7074 | uint32_t status = displaced_read_reg (regs, dsc, ARM_PS_REGNUM); |
22e048c9 | 7075 | int load_executed = condition_true (dsc->u.block.cond, status); |
bf9f652a | 7076 | unsigned int mask = dsc->u.block.regmask, write_reg = ARM_PC_REGNUM; |
cca44b1b JB |
7077 | unsigned int regs_loaded = bitcount (mask); |
7078 | unsigned int num_to_shuffle = regs_loaded, clobbered; | |
7079 | ||
7080 | /* The method employed here will fail if the register list is fully populated | |
7081 | (we need to avoid loading PC directly). */ | |
7082 | gdb_assert (num_to_shuffle < 16); | |
7083 | ||
7084 | if (!load_executed) | |
7085 | return; | |
7086 | ||
7087 | clobbered = (1 << num_to_shuffle) - 1; | |
7088 | ||
7089 | while (num_to_shuffle > 0) | |
7090 | { | |
7091 | if ((mask & (1 << write_reg)) != 0) | |
7092 | { | |
7093 | unsigned int read_reg = num_to_shuffle - 1; | |
7094 | ||
7095 | if (read_reg != write_reg) | |
7096 | { | |
36073a92 | 7097 | ULONGEST rval = displaced_read_reg (regs, dsc, read_reg); |
cca44b1b JB |
7098 | displaced_write_reg (regs, dsc, write_reg, rval, LOAD_WRITE_PC); |
7099 | if (debug_displaced) | |
7100 | fprintf_unfiltered (gdb_stdlog, _("displaced: LDM: move " | |
7101 | "loaded register r%d to r%d\n"), read_reg, | |
7102 | write_reg); | |
7103 | } | |
7104 | else if (debug_displaced) | |
7105 | fprintf_unfiltered (gdb_stdlog, _("displaced: LDM: register " | |
7106 | "r%d already in the right place\n"), | |
7107 | write_reg); | |
7108 | ||
7109 | clobbered &= ~(1 << write_reg); | |
7110 | ||
7111 | num_to_shuffle--; | |
7112 | } | |
7113 | ||
7114 | write_reg--; | |
7115 | } | |
7116 | ||
7117 | /* Restore any registers we scribbled over. */ | |
7118 | for (write_reg = 0; clobbered != 0; write_reg++) | |
7119 | { | |
7120 | if ((clobbered & (1 << write_reg)) != 0) | |
7121 | { | |
7122 | displaced_write_reg (regs, dsc, write_reg, dsc->tmp[write_reg], | |
7123 | CANNOT_WRITE_PC); | |
7124 | if (debug_displaced) | |
7125 | fprintf_unfiltered (gdb_stdlog, _("displaced: LDM: restored " | |
7126 | "clobbered register r%d\n"), write_reg); | |
7127 | clobbered &= ~(1 << write_reg); | |
7128 | } | |
7129 | } | |
7130 | ||
7131 | /* Perform register writeback manually. */ | |
7132 | if (dsc->u.block.writeback) | |
7133 | { | |
7134 | ULONGEST new_rn_val = dsc->u.block.xfer_addr; | |
7135 | ||
7136 | if (dsc->u.block.increment) | |
7137 | new_rn_val += regs_loaded * 4; | |
7138 | else | |
7139 | new_rn_val -= regs_loaded * 4; | |
7140 | ||
7141 | displaced_write_reg (regs, dsc, dsc->u.block.rn, new_rn_val, | |
7142 | CANNOT_WRITE_PC); | |
7143 | } | |
7144 | } | |
7145 | ||
7146 | /* Handle ldm/stm, apart from some tricky cases which are unlikely to occur | |
7147 | in user-level code (in particular exception return, ldm rn, {...pc}^). */ | |
7148 | ||
7149 | static int | |
7ff120b4 YQ |
7150 | arm_copy_block_xfer (struct gdbarch *gdbarch, uint32_t insn, |
7151 | struct regcache *regs, | |
7152 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
7153 | { |
7154 | int load = bit (insn, 20); | |
7155 | int user = bit (insn, 22); | |
7156 | int increment = bit (insn, 23); | |
7157 | int before = bit (insn, 24); | |
7158 | int writeback = bit (insn, 21); | |
7159 | int rn = bits (insn, 16, 19); | |
cca44b1b | 7160 | |
0963b4bd MS |
7161 | /* Block transfers which don't mention PC can be run directly |
7162 | out-of-line. */ | |
bf9f652a | 7163 | if (rn != ARM_PC_REGNUM && (insn & 0x8000) == 0) |
7ff120b4 | 7164 | return arm_copy_unmodified (gdbarch, insn, "ldm/stm", dsc); |
cca44b1b | 7165 | |
bf9f652a | 7166 | if (rn == ARM_PC_REGNUM) |
cca44b1b | 7167 | { |
0963b4bd MS |
7168 | warning (_("displaced: Unpredictable LDM or STM with " |
7169 | "base register r15")); | |
7ff120b4 | 7170 | return arm_copy_unmodified (gdbarch, insn, "unpredictable ldm/stm", dsc); |
cca44b1b JB |
7171 | } |
7172 | ||
7173 | if (debug_displaced) | |
7174 | fprintf_unfiltered (gdb_stdlog, "displaced: copying block transfer insn " | |
7175 | "%.8lx\n", (unsigned long) insn); | |
7176 | ||
36073a92 | 7177 | dsc->u.block.xfer_addr = displaced_read_reg (regs, dsc, rn); |
cca44b1b JB |
7178 | dsc->u.block.rn = rn; |
7179 | ||
7180 | dsc->u.block.load = load; | |
7181 | dsc->u.block.user = user; | |
7182 | dsc->u.block.increment = increment; | |
7183 | dsc->u.block.before = before; | |
7184 | dsc->u.block.writeback = writeback; | |
7185 | dsc->u.block.cond = bits (insn, 28, 31); | |
7186 | ||
7187 | dsc->u.block.regmask = insn & 0xffff; | |
7188 | ||
7189 | if (load) | |
7190 | { | |
7191 | if ((insn & 0xffff) == 0xffff) | |
7192 | { | |
7193 | /* LDM with a fully-populated register list. This case is | |
7194 | particularly tricky. Implement for now by fully emulating the | |
7195 | instruction (which might not behave perfectly in all cases, but | |
7196 | these instructions should be rare enough for that not to matter | |
7197 | too much). */ | |
7198 | dsc->modinsn[0] = ARM_NOP; | |
7199 | ||
7200 | dsc->cleanup = &cleanup_block_load_all; | |
7201 | } | |
7202 | else | |
7203 | { | |
7204 | /* LDM of a list of registers which includes PC. Implement by | |
7205 | rewriting the list of registers to be transferred into a | |
7206 | contiguous chunk r0...rX before doing the transfer, then shuffling | |
7207 | registers into the correct places in the cleanup routine. */ | |
7208 | unsigned int regmask = insn & 0xffff; | |
7209 | unsigned int num_in_list = bitcount (regmask), new_regmask, bit = 1; | |
7210 | unsigned int to = 0, from = 0, i, new_rn; | |
7211 | ||
7212 | for (i = 0; i < num_in_list; i++) | |
36073a92 | 7213 | dsc->tmp[i] = displaced_read_reg (regs, dsc, i); |
cca44b1b JB |
7214 | |
7215 | /* Writeback makes things complicated. We need to avoid clobbering | |
7216 | the base register with one of the registers in our modified | |
7217 | register list, but just using a different register can't work in | |
7218 | all cases, e.g.: | |
7219 | ||
7220 | ldm r14!, {r0-r13,pc} | |
7221 | ||
7222 | which would need to be rewritten as: | |
7223 | ||
7224 | ldm rN!, {r0-r14} | |
7225 | ||
7226 | but that can't work, because there's no free register for N. | |
7227 | ||
7228 | Solve this by turning off the writeback bit, and emulating | |
7229 | writeback manually in the cleanup routine. */ | |
7230 | ||
7231 | if (writeback) | |
7232 | insn &= ~(1 << 21); | |
7233 | ||
7234 | new_regmask = (1 << num_in_list) - 1; | |
7235 | ||
7236 | if (debug_displaced) | |
7237 | fprintf_unfiltered (gdb_stdlog, _("displaced: LDM r%d%s, " | |
7238 | "{..., pc}: original reg list %.4x, modified " | |
7239 | "list %.4x\n"), rn, writeback ? "!" : "", | |
7240 | (int) insn & 0xffff, new_regmask); | |
7241 | ||
7242 | dsc->modinsn[0] = (insn & ~0xffff) | (new_regmask & 0xffff); | |
7243 | ||
7244 | dsc->cleanup = &cleanup_block_load_pc; | |
7245 | } | |
7246 | } | |
7247 | else | |
7248 | { | |
7249 | /* STM of a list of registers which includes PC. Run the instruction | |
7250 | as-is, but out of line: this will store the wrong value for the PC, | |
7251 | so we must manually fix up the memory in the cleanup routine. | |
7252 | Doing things this way has the advantage that we can auto-detect | |
7253 | the offset of the PC write (which is architecture-dependent) in | |
7254 | the cleanup routine. */ | |
7255 | dsc->modinsn[0] = insn; | |
7256 | ||
7257 | dsc->cleanup = &cleanup_block_store_pc; | |
7258 | } | |
7259 | ||
7260 | return 0; | |
7261 | } | |
7262 | ||
34518530 YQ |
7263 | static int |
7264 | thumb2_copy_block_xfer (struct gdbarch *gdbarch, uint16_t insn1, uint16_t insn2, | |
7265 | struct regcache *regs, | |
7266 | struct displaced_step_closure *dsc) | |
cca44b1b | 7267 | { |
34518530 YQ |
7268 | int rn = bits (insn1, 0, 3); |
7269 | int load = bit (insn1, 4); | |
7270 | int writeback = bit (insn1, 5); | |
cca44b1b | 7271 | |
34518530 YQ |
7272 | /* Block transfers which don't mention PC can be run directly |
7273 | out-of-line. */ | |
7274 | if (rn != ARM_PC_REGNUM && (insn2 & 0x8000) == 0) | |
7275 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, "ldm/stm", dsc); | |
7ff120b4 | 7276 | |
34518530 YQ |
7277 | if (rn == ARM_PC_REGNUM) |
7278 | { | |
7279 | warning (_("displaced: Unpredictable LDM or STM with " | |
7280 | "base register r15")); | |
7281 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
7282 | "unpredictable ldm/stm", dsc); | |
7283 | } | |
cca44b1b JB |
7284 | |
7285 | if (debug_displaced) | |
34518530 YQ |
7286 | fprintf_unfiltered (gdb_stdlog, "displaced: copying block transfer insn " |
7287 | "%.4x%.4x\n", insn1, insn2); | |
cca44b1b | 7288 | |
34518530 YQ |
7289 | /* Clear bit 13, since it should be always zero. */ |
7290 | dsc->u.block.regmask = (insn2 & 0xdfff); | |
7291 | dsc->u.block.rn = rn; | |
cca44b1b | 7292 | |
34518530 YQ |
7293 | dsc->u.block.load = load; |
7294 | dsc->u.block.user = 0; | |
7295 | dsc->u.block.increment = bit (insn1, 7); | |
7296 | dsc->u.block.before = bit (insn1, 8); | |
7297 | dsc->u.block.writeback = writeback; | |
7298 | dsc->u.block.cond = INST_AL; | |
7299 | dsc->u.block.xfer_addr = displaced_read_reg (regs, dsc, rn); | |
cca44b1b | 7300 | |
34518530 YQ |
7301 | if (load) |
7302 | { | |
7303 | if (dsc->u.block.regmask == 0xffff) | |
7304 | { | |
7305 | /* This branch is impossible to happen. */ | |
7306 | gdb_assert (0); | |
7307 | } | |
7308 | else | |
7309 | { | |
7310 | unsigned int regmask = dsc->u.block.regmask; | |
7311 | unsigned int num_in_list = bitcount (regmask), new_regmask, bit = 1; | |
7312 | unsigned int to = 0, from = 0, i, new_rn; | |
7313 | ||
7314 | for (i = 0; i < num_in_list; i++) | |
7315 | dsc->tmp[i] = displaced_read_reg (regs, dsc, i); | |
7316 | ||
7317 | if (writeback) | |
7318 | insn1 &= ~(1 << 5); | |
7319 | ||
7320 | new_regmask = (1 << num_in_list) - 1; | |
7321 | ||
7322 | if (debug_displaced) | |
7323 | fprintf_unfiltered (gdb_stdlog, _("displaced: LDM r%d%s, " | |
7324 | "{..., pc}: original reg list %.4x, modified " | |
7325 | "list %.4x\n"), rn, writeback ? "!" : "", | |
7326 | (int) dsc->u.block.regmask, new_regmask); | |
7327 | ||
7328 | dsc->modinsn[0] = insn1; | |
7329 | dsc->modinsn[1] = (new_regmask & 0xffff); | |
7330 | dsc->numinsns = 2; | |
7331 | ||
7332 | dsc->cleanup = &cleanup_block_load_pc; | |
7333 | } | |
7334 | } | |
7335 | else | |
7336 | { | |
7337 | dsc->modinsn[0] = insn1; | |
7338 | dsc->modinsn[1] = insn2; | |
7339 | dsc->numinsns = 2; | |
7340 | dsc->cleanup = &cleanup_block_store_pc; | |
7341 | } | |
7342 | return 0; | |
7343 | } | |
7344 | ||
7345 | /* Cleanup/copy SVC (SWI) instructions. These two functions are overridden | |
7346 | for Linux, where some SVC instructions must be treated specially. */ | |
7347 | ||
7348 | static void | |
7349 | cleanup_svc (struct gdbarch *gdbarch, struct regcache *regs, | |
7350 | struct displaced_step_closure *dsc) | |
7351 | { | |
7352 | CORE_ADDR resume_addr = dsc->insn_addr + dsc->insn_size; | |
7353 | ||
7354 | if (debug_displaced) | |
7355 | fprintf_unfiltered (gdb_stdlog, "displaced: cleanup for svc, resume at " | |
7356 | "%.8lx\n", (unsigned long) resume_addr); | |
7357 | ||
7358 | displaced_write_reg (regs, dsc, ARM_PC_REGNUM, resume_addr, BRANCH_WRITE_PC); | |
7359 | } | |
7360 | ||
7361 | ||
7362 | /* Common copy routine for svc instruciton. */ | |
7363 | ||
7364 | static int | |
7365 | install_svc (struct gdbarch *gdbarch, struct regcache *regs, | |
7366 | struct displaced_step_closure *dsc) | |
7367 | { | |
7368 | /* Preparation: none. | |
7369 | Insn: unmodified svc. | |
7370 | Cleanup: pc <- insn_addr + insn_size. */ | |
7371 | ||
7372 | /* Pretend we wrote to the PC, so cleanup doesn't set PC to the next | |
7373 | instruction. */ | |
7374 | dsc->wrote_to_pc = 1; | |
7375 | ||
7376 | /* Allow OS-specific code to override SVC handling. */ | |
bd18283a YQ |
7377 | if (dsc->u.svc.copy_svc_os) |
7378 | return dsc->u.svc.copy_svc_os (gdbarch, regs, dsc); | |
7379 | else | |
7380 | { | |
7381 | dsc->cleanup = &cleanup_svc; | |
7382 | return 0; | |
7383 | } | |
34518530 YQ |
7384 | } |
7385 | ||
7386 | static int | |
7387 | arm_copy_svc (struct gdbarch *gdbarch, uint32_t insn, | |
7388 | struct regcache *regs, struct displaced_step_closure *dsc) | |
7389 | { | |
7390 | ||
7391 | if (debug_displaced) | |
7392 | fprintf_unfiltered (gdb_stdlog, "displaced: copying svc insn %.8lx\n", | |
7393 | (unsigned long) insn); | |
7394 | ||
7395 | dsc->modinsn[0] = insn; | |
7396 | ||
7397 | return install_svc (gdbarch, regs, dsc); | |
7398 | } | |
7399 | ||
7400 | static int | |
7401 | thumb_copy_svc (struct gdbarch *gdbarch, uint16_t insn, | |
7402 | struct regcache *regs, struct displaced_step_closure *dsc) | |
7403 | { | |
7404 | ||
7405 | if (debug_displaced) | |
7406 | fprintf_unfiltered (gdb_stdlog, "displaced: copying svc insn %.4x\n", | |
7407 | insn); | |
bd18283a | 7408 | |
34518530 YQ |
7409 | dsc->modinsn[0] = insn; |
7410 | ||
7411 | return install_svc (gdbarch, regs, dsc); | |
cca44b1b JB |
7412 | } |
7413 | ||
7414 | /* Copy undefined instructions. */ | |
7415 | ||
7416 | static int | |
7ff120b4 YQ |
7417 | arm_copy_undef (struct gdbarch *gdbarch, uint32_t insn, |
7418 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
7419 | { |
7420 | if (debug_displaced) | |
0963b4bd MS |
7421 | fprintf_unfiltered (gdb_stdlog, |
7422 | "displaced: copying undefined insn %.8lx\n", | |
cca44b1b JB |
7423 | (unsigned long) insn); |
7424 | ||
7425 | dsc->modinsn[0] = insn; | |
7426 | ||
7427 | return 0; | |
7428 | } | |
7429 | ||
34518530 YQ |
7430 | static int |
7431 | thumb_32bit_copy_undef (struct gdbarch *gdbarch, uint16_t insn1, uint16_t insn2, | |
7432 | struct displaced_step_closure *dsc) | |
7433 | { | |
7434 | ||
7435 | if (debug_displaced) | |
7436 | fprintf_unfiltered (gdb_stdlog, "displaced: copying undefined insn " | |
7437 | "%.4x %.4x\n", (unsigned short) insn1, | |
7438 | (unsigned short) insn2); | |
7439 | ||
7440 | dsc->modinsn[0] = insn1; | |
7441 | dsc->modinsn[1] = insn2; | |
7442 | dsc->numinsns = 2; | |
7443 | ||
7444 | return 0; | |
7445 | } | |
7446 | ||
cca44b1b JB |
7447 | /* Copy unpredictable instructions. */ |
7448 | ||
7449 | static int | |
7ff120b4 YQ |
7450 | arm_copy_unpred (struct gdbarch *gdbarch, uint32_t insn, |
7451 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
7452 | { |
7453 | if (debug_displaced) | |
7454 | fprintf_unfiltered (gdb_stdlog, "displaced: copying unpredictable insn " | |
7455 | "%.8lx\n", (unsigned long) insn); | |
7456 | ||
7457 | dsc->modinsn[0] = insn; | |
7458 | ||
7459 | return 0; | |
7460 | } | |
7461 | ||
7462 | /* The decode_* functions are instruction decoding helpers. They mostly follow | |
7463 | the presentation in the ARM ARM. */ | |
7464 | ||
7465 | static int | |
7ff120b4 YQ |
7466 | arm_decode_misc_memhint_neon (struct gdbarch *gdbarch, uint32_t insn, |
7467 | struct regcache *regs, | |
7468 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
7469 | { |
7470 | unsigned int op1 = bits (insn, 20, 26), op2 = bits (insn, 4, 7); | |
7471 | unsigned int rn = bits (insn, 16, 19); | |
7472 | ||
7473 | if (op1 == 0x10 && (op2 & 0x2) == 0x0 && (rn & 0xe) == 0x0) | |
7ff120b4 | 7474 | return arm_copy_unmodified (gdbarch, insn, "cps", dsc); |
cca44b1b | 7475 | else if (op1 == 0x10 && op2 == 0x0 && (rn & 0xe) == 0x1) |
7ff120b4 | 7476 | return arm_copy_unmodified (gdbarch, insn, "setend", dsc); |
cca44b1b | 7477 | else if ((op1 & 0x60) == 0x20) |
7ff120b4 | 7478 | return arm_copy_unmodified (gdbarch, insn, "neon dataproc", dsc); |
cca44b1b | 7479 | else if ((op1 & 0x71) == 0x40) |
7ff120b4 YQ |
7480 | return arm_copy_unmodified (gdbarch, insn, "neon elt/struct load/store", |
7481 | dsc); | |
cca44b1b | 7482 | else if ((op1 & 0x77) == 0x41) |
7ff120b4 | 7483 | return arm_copy_unmodified (gdbarch, insn, "unallocated mem hint", dsc); |
cca44b1b | 7484 | else if ((op1 & 0x77) == 0x45) |
7ff120b4 | 7485 | return arm_copy_preload (gdbarch, insn, regs, dsc); /* pli. */ |
cca44b1b JB |
7486 | else if ((op1 & 0x77) == 0x51) |
7487 | { | |
7488 | if (rn != 0xf) | |
7ff120b4 | 7489 | return arm_copy_preload (gdbarch, insn, regs, dsc); /* pld/pldw. */ |
cca44b1b | 7490 | else |
7ff120b4 | 7491 | return arm_copy_unpred (gdbarch, insn, dsc); |
cca44b1b JB |
7492 | } |
7493 | else if ((op1 & 0x77) == 0x55) | |
7ff120b4 | 7494 | return arm_copy_preload (gdbarch, insn, regs, dsc); /* pld/pldw. */ |
cca44b1b JB |
7495 | else if (op1 == 0x57) |
7496 | switch (op2) | |
7497 | { | |
7ff120b4 YQ |
7498 | case 0x1: return arm_copy_unmodified (gdbarch, insn, "clrex", dsc); |
7499 | case 0x4: return arm_copy_unmodified (gdbarch, insn, "dsb", dsc); | |
7500 | case 0x5: return arm_copy_unmodified (gdbarch, insn, "dmb", dsc); | |
7501 | case 0x6: return arm_copy_unmodified (gdbarch, insn, "isb", dsc); | |
7502 | default: return arm_copy_unpred (gdbarch, insn, dsc); | |
cca44b1b JB |
7503 | } |
7504 | else if ((op1 & 0x63) == 0x43) | |
7ff120b4 | 7505 | return arm_copy_unpred (gdbarch, insn, dsc); |
cca44b1b JB |
7506 | else if ((op2 & 0x1) == 0x0) |
7507 | switch (op1 & ~0x80) | |
7508 | { | |
7509 | case 0x61: | |
7ff120b4 | 7510 | return arm_copy_unmodified (gdbarch, insn, "unallocated mem hint", dsc); |
cca44b1b | 7511 | case 0x65: |
7ff120b4 | 7512 | return arm_copy_preload_reg (gdbarch, insn, regs, dsc); /* pli reg. */ |
cca44b1b JB |
7513 | case 0x71: case 0x75: |
7514 | /* pld/pldw reg. */ | |
7ff120b4 | 7515 | return arm_copy_preload_reg (gdbarch, insn, regs, dsc); |
cca44b1b | 7516 | case 0x63: case 0x67: case 0x73: case 0x77: |
7ff120b4 | 7517 | return arm_copy_unpred (gdbarch, insn, dsc); |
cca44b1b | 7518 | default: |
7ff120b4 | 7519 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7520 | } |
7521 | else | |
7ff120b4 | 7522 | return arm_copy_undef (gdbarch, insn, dsc); /* Probably unreachable. */ |
cca44b1b JB |
7523 | } |
7524 | ||
7525 | static int | |
7ff120b4 YQ |
7526 | arm_decode_unconditional (struct gdbarch *gdbarch, uint32_t insn, |
7527 | struct regcache *regs, | |
7528 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
7529 | { |
7530 | if (bit (insn, 27) == 0) | |
7ff120b4 | 7531 | return arm_decode_misc_memhint_neon (gdbarch, insn, regs, dsc); |
cca44b1b JB |
7532 | /* Switch on bits: 0bxxxxx321xxx0xxxxxxxxxxxxxxxxxxxx. */ |
7533 | else switch (((insn & 0x7000000) >> 23) | ((insn & 0x100000) >> 20)) | |
7534 | { | |
7535 | case 0x0: case 0x2: | |
7ff120b4 | 7536 | return arm_copy_unmodified (gdbarch, insn, "srs", dsc); |
cca44b1b JB |
7537 | |
7538 | case 0x1: case 0x3: | |
7ff120b4 | 7539 | return arm_copy_unmodified (gdbarch, insn, "rfe", dsc); |
cca44b1b JB |
7540 | |
7541 | case 0x4: case 0x5: case 0x6: case 0x7: | |
7ff120b4 | 7542 | return arm_copy_b_bl_blx (gdbarch, insn, regs, dsc); |
cca44b1b JB |
7543 | |
7544 | case 0x8: | |
7545 | switch ((insn & 0xe00000) >> 21) | |
7546 | { | |
7547 | case 0x1: case 0x3: case 0x4: case 0x5: case 0x6: case 0x7: | |
7548 | /* stc/stc2. */ | |
7ff120b4 | 7549 | return arm_copy_copro_load_store (gdbarch, insn, regs, dsc); |
cca44b1b JB |
7550 | |
7551 | case 0x2: | |
7ff120b4 | 7552 | return arm_copy_unmodified (gdbarch, insn, "mcrr/mcrr2", dsc); |
cca44b1b JB |
7553 | |
7554 | default: | |
7ff120b4 | 7555 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7556 | } |
7557 | ||
7558 | case 0x9: | |
7559 | { | |
7560 | int rn_f = (bits (insn, 16, 19) == 0xf); | |
7561 | switch ((insn & 0xe00000) >> 21) | |
7562 | { | |
7563 | case 0x1: case 0x3: | |
7564 | /* ldc/ldc2 imm (undefined for rn == pc). */ | |
7ff120b4 YQ |
7565 | return rn_f ? arm_copy_undef (gdbarch, insn, dsc) |
7566 | : arm_copy_copro_load_store (gdbarch, insn, regs, dsc); | |
cca44b1b JB |
7567 | |
7568 | case 0x2: | |
7ff120b4 | 7569 | return arm_copy_unmodified (gdbarch, insn, "mrrc/mrrc2", dsc); |
cca44b1b JB |
7570 | |
7571 | case 0x4: case 0x5: case 0x6: case 0x7: | |
7572 | /* ldc/ldc2 lit (undefined for rn != pc). */ | |
7ff120b4 YQ |
7573 | return rn_f ? arm_copy_copro_load_store (gdbarch, insn, regs, dsc) |
7574 | : arm_copy_undef (gdbarch, insn, dsc); | |
cca44b1b JB |
7575 | |
7576 | default: | |
7ff120b4 | 7577 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7578 | } |
7579 | } | |
7580 | ||
7581 | case 0xa: | |
7ff120b4 | 7582 | return arm_copy_unmodified (gdbarch, insn, "stc/stc2", dsc); |
cca44b1b JB |
7583 | |
7584 | case 0xb: | |
7585 | if (bits (insn, 16, 19) == 0xf) | |
7586 | /* ldc/ldc2 lit. */ | |
7ff120b4 | 7587 | return arm_copy_copro_load_store (gdbarch, insn, regs, dsc); |
cca44b1b | 7588 | else |
7ff120b4 | 7589 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7590 | |
7591 | case 0xc: | |
7592 | if (bit (insn, 4)) | |
7ff120b4 | 7593 | return arm_copy_unmodified (gdbarch, insn, "mcr/mcr2", dsc); |
cca44b1b | 7594 | else |
7ff120b4 | 7595 | return arm_copy_unmodified (gdbarch, insn, "cdp/cdp2", dsc); |
cca44b1b JB |
7596 | |
7597 | case 0xd: | |
7598 | if (bit (insn, 4)) | |
7ff120b4 | 7599 | return arm_copy_unmodified (gdbarch, insn, "mrc/mrc2", dsc); |
cca44b1b | 7600 | else |
7ff120b4 | 7601 | return arm_copy_unmodified (gdbarch, insn, "cdp/cdp2", dsc); |
cca44b1b JB |
7602 | |
7603 | default: | |
7ff120b4 | 7604 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7605 | } |
7606 | } | |
7607 | ||
7608 | /* Decode miscellaneous instructions in dp/misc encoding space. */ | |
7609 | ||
7610 | static int | |
7ff120b4 YQ |
7611 | arm_decode_miscellaneous (struct gdbarch *gdbarch, uint32_t insn, |
7612 | struct regcache *regs, | |
7613 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
7614 | { |
7615 | unsigned int op2 = bits (insn, 4, 6); | |
7616 | unsigned int op = bits (insn, 21, 22); | |
7617 | unsigned int op1 = bits (insn, 16, 19); | |
7618 | ||
7619 | switch (op2) | |
7620 | { | |
7621 | case 0x0: | |
7ff120b4 | 7622 | return arm_copy_unmodified (gdbarch, insn, "mrs/msr", dsc); |
cca44b1b JB |
7623 | |
7624 | case 0x1: | |
7625 | if (op == 0x1) /* bx. */ | |
7ff120b4 | 7626 | return arm_copy_bx_blx_reg (gdbarch, insn, regs, dsc); |
cca44b1b | 7627 | else if (op == 0x3) |
7ff120b4 | 7628 | return arm_copy_unmodified (gdbarch, insn, "clz", dsc); |
cca44b1b | 7629 | else |
7ff120b4 | 7630 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7631 | |
7632 | case 0x2: | |
7633 | if (op == 0x1) | |
7634 | /* Not really supported. */ | |
7ff120b4 | 7635 | return arm_copy_unmodified (gdbarch, insn, "bxj", dsc); |
cca44b1b | 7636 | else |
7ff120b4 | 7637 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7638 | |
7639 | case 0x3: | |
7640 | if (op == 0x1) | |
7ff120b4 | 7641 | return arm_copy_bx_blx_reg (gdbarch, insn, |
0963b4bd | 7642 | regs, dsc); /* blx register. */ |
cca44b1b | 7643 | else |
7ff120b4 | 7644 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7645 | |
7646 | case 0x5: | |
7ff120b4 | 7647 | return arm_copy_unmodified (gdbarch, insn, "saturating add/sub", dsc); |
cca44b1b JB |
7648 | |
7649 | case 0x7: | |
7650 | if (op == 0x1) | |
7ff120b4 | 7651 | return arm_copy_unmodified (gdbarch, insn, "bkpt", dsc); |
cca44b1b JB |
7652 | else if (op == 0x3) |
7653 | /* Not really supported. */ | |
7ff120b4 | 7654 | return arm_copy_unmodified (gdbarch, insn, "smc", dsc); |
cca44b1b JB |
7655 | |
7656 | default: | |
7ff120b4 | 7657 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7658 | } |
7659 | } | |
7660 | ||
7661 | static int | |
7ff120b4 YQ |
7662 | arm_decode_dp_misc (struct gdbarch *gdbarch, uint32_t insn, |
7663 | struct regcache *regs, | |
7664 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
7665 | { |
7666 | if (bit (insn, 25)) | |
7667 | switch (bits (insn, 20, 24)) | |
7668 | { | |
7669 | case 0x10: | |
7ff120b4 | 7670 | return arm_copy_unmodified (gdbarch, insn, "movw", dsc); |
cca44b1b JB |
7671 | |
7672 | case 0x14: | |
7ff120b4 | 7673 | return arm_copy_unmodified (gdbarch, insn, "movt", dsc); |
cca44b1b JB |
7674 | |
7675 | case 0x12: case 0x16: | |
7ff120b4 | 7676 | return arm_copy_unmodified (gdbarch, insn, "msr imm", dsc); |
cca44b1b JB |
7677 | |
7678 | default: | |
7ff120b4 | 7679 | return arm_copy_alu_imm (gdbarch, insn, regs, dsc); |
cca44b1b JB |
7680 | } |
7681 | else | |
7682 | { | |
7683 | uint32_t op1 = bits (insn, 20, 24), op2 = bits (insn, 4, 7); | |
7684 | ||
7685 | if ((op1 & 0x19) != 0x10 && (op2 & 0x1) == 0x0) | |
7ff120b4 | 7686 | return arm_copy_alu_reg (gdbarch, insn, regs, dsc); |
cca44b1b | 7687 | else if ((op1 & 0x19) != 0x10 && (op2 & 0x9) == 0x1) |
7ff120b4 | 7688 | return arm_copy_alu_shifted_reg (gdbarch, insn, regs, dsc); |
cca44b1b | 7689 | else if ((op1 & 0x19) == 0x10 && (op2 & 0x8) == 0x0) |
7ff120b4 | 7690 | return arm_decode_miscellaneous (gdbarch, insn, regs, dsc); |
cca44b1b | 7691 | else if ((op1 & 0x19) == 0x10 && (op2 & 0x9) == 0x8) |
7ff120b4 | 7692 | return arm_copy_unmodified (gdbarch, insn, "halfword mul/mla", dsc); |
cca44b1b | 7693 | else if ((op1 & 0x10) == 0x00 && op2 == 0x9) |
7ff120b4 | 7694 | return arm_copy_unmodified (gdbarch, insn, "mul/mla", dsc); |
cca44b1b | 7695 | else if ((op1 & 0x10) == 0x10 && op2 == 0x9) |
7ff120b4 | 7696 | return arm_copy_unmodified (gdbarch, insn, "synch", dsc); |
cca44b1b JB |
7697 | else if (op2 == 0xb || (op2 & 0xd) == 0xd) |
7698 | /* 2nd arg means "unpriveleged". */ | |
7ff120b4 YQ |
7699 | return arm_copy_extra_ld_st (gdbarch, insn, (op1 & 0x12) == 0x02, regs, |
7700 | dsc); | |
cca44b1b JB |
7701 | } |
7702 | ||
7703 | /* Should be unreachable. */ | |
7704 | return 1; | |
7705 | } | |
7706 | ||
7707 | static int | |
7ff120b4 YQ |
7708 | arm_decode_ld_st_word_ubyte (struct gdbarch *gdbarch, uint32_t insn, |
7709 | struct regcache *regs, | |
7710 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
7711 | { |
7712 | int a = bit (insn, 25), b = bit (insn, 4); | |
7713 | uint32_t op1 = bits (insn, 20, 24); | |
7714 | int rn_f = bits (insn, 16, 19) == 0xf; | |
7715 | ||
7716 | if ((!a && (op1 & 0x05) == 0x00 && (op1 & 0x17) != 0x02) | |
7717 | || (a && (op1 & 0x05) == 0x00 && (op1 & 0x17) != 0x02 && !b)) | |
0f6f04ba | 7718 | return arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 0, 4, 0); |
cca44b1b JB |
7719 | else if ((!a && (op1 & 0x17) == 0x02) |
7720 | || (a && (op1 & 0x17) == 0x02 && !b)) | |
0f6f04ba | 7721 | return arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 0, 4, 1); |
cca44b1b JB |
7722 | else if ((!a && (op1 & 0x05) == 0x01 && (op1 & 0x17) != 0x03) |
7723 | || (a && (op1 & 0x05) == 0x01 && (op1 & 0x17) != 0x03 && !b)) | |
0f6f04ba | 7724 | return arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 1, 4, 0); |
cca44b1b JB |
7725 | else if ((!a && (op1 & 0x17) == 0x03) |
7726 | || (a && (op1 & 0x17) == 0x03 && !b)) | |
0f6f04ba | 7727 | return arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 1, 4, 1); |
cca44b1b JB |
7728 | else if ((!a && (op1 & 0x05) == 0x04 && (op1 & 0x17) != 0x06) |
7729 | || (a && (op1 & 0x05) == 0x04 && (op1 & 0x17) != 0x06 && !b)) | |
7ff120b4 | 7730 | return arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 0, 1, 0); |
cca44b1b JB |
7731 | else if ((!a && (op1 & 0x17) == 0x06) |
7732 | || (a && (op1 & 0x17) == 0x06 && !b)) | |
7ff120b4 | 7733 | return arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 0, 1, 1); |
cca44b1b JB |
7734 | else if ((!a && (op1 & 0x05) == 0x05 && (op1 & 0x17) != 0x07) |
7735 | || (a && (op1 & 0x05) == 0x05 && (op1 & 0x17) != 0x07 && !b)) | |
7ff120b4 | 7736 | return arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 1, 1, 0); |
cca44b1b JB |
7737 | else if ((!a && (op1 & 0x17) == 0x07) |
7738 | || (a && (op1 & 0x17) == 0x07 && !b)) | |
7ff120b4 | 7739 | return arm_copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 1, 1, 1); |
cca44b1b JB |
7740 | |
7741 | /* Should be unreachable. */ | |
7742 | return 1; | |
7743 | } | |
7744 | ||
7745 | static int | |
7ff120b4 YQ |
7746 | arm_decode_media (struct gdbarch *gdbarch, uint32_t insn, |
7747 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
7748 | { |
7749 | switch (bits (insn, 20, 24)) | |
7750 | { | |
7751 | case 0x00: case 0x01: case 0x02: case 0x03: | |
7ff120b4 | 7752 | return arm_copy_unmodified (gdbarch, insn, "parallel add/sub signed", dsc); |
cca44b1b JB |
7753 | |
7754 | case 0x04: case 0x05: case 0x06: case 0x07: | |
7ff120b4 | 7755 | return arm_copy_unmodified (gdbarch, insn, "parallel add/sub unsigned", dsc); |
cca44b1b JB |
7756 | |
7757 | case 0x08: case 0x09: case 0x0a: case 0x0b: | |
7758 | case 0x0c: case 0x0d: case 0x0e: case 0x0f: | |
7ff120b4 | 7759 | return arm_copy_unmodified (gdbarch, insn, |
cca44b1b JB |
7760 | "decode/pack/unpack/saturate/reverse", dsc); |
7761 | ||
7762 | case 0x18: | |
7763 | if (bits (insn, 5, 7) == 0) /* op2. */ | |
7764 | { | |
7765 | if (bits (insn, 12, 15) == 0xf) | |
7ff120b4 | 7766 | return arm_copy_unmodified (gdbarch, insn, "usad8", dsc); |
cca44b1b | 7767 | else |
7ff120b4 | 7768 | return arm_copy_unmodified (gdbarch, insn, "usada8", dsc); |
cca44b1b JB |
7769 | } |
7770 | else | |
7ff120b4 | 7771 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7772 | |
7773 | case 0x1a: case 0x1b: | |
7774 | if (bits (insn, 5, 6) == 0x2) /* op2[1:0]. */ | |
7ff120b4 | 7775 | return arm_copy_unmodified (gdbarch, insn, "sbfx", dsc); |
cca44b1b | 7776 | else |
7ff120b4 | 7777 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7778 | |
7779 | case 0x1c: case 0x1d: | |
7780 | if (bits (insn, 5, 6) == 0x0) /* op2[1:0]. */ | |
7781 | { | |
7782 | if (bits (insn, 0, 3) == 0xf) | |
7ff120b4 | 7783 | return arm_copy_unmodified (gdbarch, insn, "bfc", dsc); |
cca44b1b | 7784 | else |
7ff120b4 | 7785 | return arm_copy_unmodified (gdbarch, insn, "bfi", dsc); |
cca44b1b JB |
7786 | } |
7787 | else | |
7ff120b4 | 7788 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7789 | |
7790 | case 0x1e: case 0x1f: | |
7791 | if (bits (insn, 5, 6) == 0x2) /* op2[1:0]. */ | |
7ff120b4 | 7792 | return arm_copy_unmodified (gdbarch, insn, "ubfx", dsc); |
cca44b1b | 7793 | else |
7ff120b4 | 7794 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b JB |
7795 | } |
7796 | ||
7797 | /* Should be unreachable. */ | |
7798 | return 1; | |
7799 | } | |
7800 | ||
7801 | static int | |
7ff120b4 YQ |
7802 | arm_decode_b_bl_ldmstm (struct gdbarch *gdbarch, int32_t insn, |
7803 | struct regcache *regs, | |
7804 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
7805 | { |
7806 | if (bit (insn, 25)) | |
7ff120b4 | 7807 | return arm_copy_b_bl_blx (gdbarch, insn, regs, dsc); |
cca44b1b | 7808 | else |
7ff120b4 | 7809 | return arm_copy_block_xfer (gdbarch, insn, regs, dsc); |
cca44b1b JB |
7810 | } |
7811 | ||
7812 | static int | |
7ff120b4 YQ |
7813 | arm_decode_ext_reg_ld_st (struct gdbarch *gdbarch, uint32_t insn, |
7814 | struct regcache *regs, | |
7815 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
7816 | { |
7817 | unsigned int opcode = bits (insn, 20, 24); | |
7818 | ||
7819 | switch (opcode) | |
7820 | { | |
7821 | case 0x04: case 0x05: /* VFP/Neon mrrc/mcrr. */ | |
7ff120b4 | 7822 | return arm_copy_unmodified (gdbarch, insn, "vfp/neon mrrc/mcrr", dsc); |
cca44b1b JB |
7823 | |
7824 | case 0x08: case 0x0a: case 0x0c: case 0x0e: | |
7825 | case 0x12: case 0x16: | |
7ff120b4 | 7826 | return arm_copy_unmodified (gdbarch, insn, "vfp/neon vstm/vpush", dsc); |
cca44b1b JB |
7827 | |
7828 | case 0x09: case 0x0b: case 0x0d: case 0x0f: | |
7829 | case 0x13: case 0x17: | |
7ff120b4 | 7830 | return arm_copy_unmodified (gdbarch, insn, "vfp/neon vldm/vpop", dsc); |
cca44b1b JB |
7831 | |
7832 | case 0x10: case 0x14: case 0x18: case 0x1c: /* vstr. */ | |
7833 | case 0x11: case 0x15: case 0x19: case 0x1d: /* vldr. */ | |
7834 | /* Note: no writeback for these instructions. Bit 25 will always be | |
7835 | zero though (via caller), so the following works OK. */ | |
7ff120b4 | 7836 | return arm_copy_copro_load_store (gdbarch, insn, regs, dsc); |
cca44b1b JB |
7837 | } |
7838 | ||
7839 | /* Should be unreachable. */ | |
7840 | return 1; | |
7841 | } | |
7842 | ||
34518530 YQ |
7843 | /* Decode shifted register instructions. */ |
7844 | ||
7845 | static int | |
7846 | thumb2_decode_dp_shift_reg (struct gdbarch *gdbarch, uint16_t insn1, | |
7847 | uint16_t insn2, struct regcache *regs, | |
7848 | struct displaced_step_closure *dsc) | |
7849 | { | |
7850 | /* PC is only allowed to be used in instruction MOV. */ | |
7851 | ||
7852 | unsigned int op = bits (insn1, 5, 8); | |
7853 | unsigned int rn = bits (insn1, 0, 3); | |
7854 | ||
7855 | if (op == 0x2 && rn == 0xf) /* MOV */ | |
7856 | return thumb2_copy_alu_imm (gdbarch, insn1, insn2, regs, dsc); | |
7857 | else | |
7858 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
7859 | "dp (shift reg)", dsc); | |
7860 | } | |
7861 | ||
7862 | ||
7863 | /* Decode extension register load/store. Exactly the same as | |
7864 | arm_decode_ext_reg_ld_st. */ | |
7865 | ||
7866 | static int | |
7867 | thumb2_decode_ext_reg_ld_st (struct gdbarch *gdbarch, uint16_t insn1, | |
7868 | uint16_t insn2, struct regcache *regs, | |
7869 | struct displaced_step_closure *dsc) | |
7870 | { | |
7871 | unsigned int opcode = bits (insn1, 4, 8); | |
7872 | ||
7873 | switch (opcode) | |
7874 | { | |
7875 | case 0x04: case 0x05: | |
7876 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
7877 | "vfp/neon vmov", dsc); | |
7878 | ||
7879 | case 0x08: case 0x0c: /* 01x00 */ | |
7880 | case 0x0a: case 0x0e: /* 01x10 */ | |
7881 | case 0x12: case 0x16: /* 10x10 */ | |
7882 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
7883 | "vfp/neon vstm/vpush", dsc); | |
7884 | ||
7885 | case 0x09: case 0x0d: /* 01x01 */ | |
7886 | case 0x0b: case 0x0f: /* 01x11 */ | |
7887 | case 0x13: case 0x17: /* 10x11 */ | |
7888 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
7889 | "vfp/neon vldm/vpop", dsc); | |
7890 | ||
7891 | case 0x10: case 0x14: case 0x18: case 0x1c: /* vstr. */ | |
7892 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
7893 | "vstr", dsc); | |
7894 | case 0x11: case 0x15: case 0x19: case 0x1d: /* vldr. */ | |
7895 | return thumb2_copy_copro_load_store (gdbarch, insn1, insn2, regs, dsc); | |
7896 | } | |
7897 | ||
7898 | /* Should be unreachable. */ | |
7899 | return 1; | |
7900 | } | |
7901 | ||
cca44b1b | 7902 | static int |
7ff120b4 YQ |
7903 | arm_decode_svc_copro (struct gdbarch *gdbarch, uint32_t insn, CORE_ADDR to, |
7904 | struct regcache *regs, struct displaced_step_closure *dsc) | |
cca44b1b JB |
7905 | { |
7906 | unsigned int op1 = bits (insn, 20, 25); | |
7907 | int op = bit (insn, 4); | |
7908 | unsigned int coproc = bits (insn, 8, 11); | |
7909 | unsigned int rn = bits (insn, 16, 19); | |
7910 | ||
7911 | if ((op1 & 0x20) == 0x00 && (op1 & 0x3a) != 0x00 && (coproc & 0xe) == 0xa) | |
7ff120b4 | 7912 | return arm_decode_ext_reg_ld_st (gdbarch, insn, regs, dsc); |
cca44b1b JB |
7913 | else if ((op1 & 0x21) == 0x00 && (op1 & 0x3a) != 0x00 |
7914 | && (coproc & 0xe) != 0xa) | |
7915 | /* stc/stc2. */ | |
7ff120b4 | 7916 | return arm_copy_copro_load_store (gdbarch, insn, regs, dsc); |
cca44b1b JB |
7917 | else if ((op1 & 0x21) == 0x01 && (op1 & 0x3a) != 0x00 |
7918 | && (coproc & 0xe) != 0xa) | |
7919 | /* ldc/ldc2 imm/lit. */ | |
7ff120b4 | 7920 | return arm_copy_copro_load_store (gdbarch, insn, regs, dsc); |
cca44b1b | 7921 | else if ((op1 & 0x3e) == 0x00) |
7ff120b4 | 7922 | return arm_copy_undef (gdbarch, insn, dsc); |
cca44b1b | 7923 | else if ((op1 & 0x3e) == 0x04 && (coproc & 0xe) == 0xa) |
7ff120b4 | 7924 | return arm_copy_unmodified (gdbarch, insn, "neon 64bit xfer", dsc); |
cca44b1b | 7925 | else if (op1 == 0x04 && (coproc & 0xe) != 0xa) |
7ff120b4 | 7926 | return arm_copy_unmodified (gdbarch, insn, "mcrr/mcrr2", dsc); |
cca44b1b | 7927 | else if (op1 == 0x05 && (coproc & 0xe) != 0xa) |
7ff120b4 | 7928 | return arm_copy_unmodified (gdbarch, insn, "mrrc/mrrc2", dsc); |
cca44b1b JB |
7929 | else if ((op1 & 0x30) == 0x20 && !op) |
7930 | { | |
7931 | if ((coproc & 0xe) == 0xa) | |
7ff120b4 | 7932 | return arm_copy_unmodified (gdbarch, insn, "vfp dataproc", dsc); |
cca44b1b | 7933 | else |
7ff120b4 | 7934 | return arm_copy_unmodified (gdbarch, insn, "cdp/cdp2", dsc); |
cca44b1b JB |
7935 | } |
7936 | else if ((op1 & 0x30) == 0x20 && op) | |
7ff120b4 | 7937 | return arm_copy_unmodified (gdbarch, insn, "neon 8/16/32 bit xfer", dsc); |
cca44b1b | 7938 | else if ((op1 & 0x31) == 0x20 && op && (coproc & 0xe) != 0xa) |
7ff120b4 | 7939 | return arm_copy_unmodified (gdbarch, insn, "mcr/mcr2", dsc); |
cca44b1b | 7940 | else if ((op1 & 0x31) == 0x21 && op && (coproc & 0xe) != 0xa) |
7ff120b4 | 7941 | return arm_copy_unmodified (gdbarch, insn, "mrc/mrc2", dsc); |
cca44b1b | 7942 | else if ((op1 & 0x30) == 0x30) |
7ff120b4 | 7943 | return arm_copy_svc (gdbarch, insn, regs, dsc); |
cca44b1b | 7944 | else |
7ff120b4 | 7945 | return arm_copy_undef (gdbarch, insn, dsc); /* Possibly unreachable. */ |
cca44b1b JB |
7946 | } |
7947 | ||
34518530 YQ |
7948 | static int |
7949 | thumb2_decode_svc_copro (struct gdbarch *gdbarch, uint16_t insn1, | |
7950 | uint16_t insn2, struct regcache *regs, | |
7951 | struct displaced_step_closure *dsc) | |
7952 | { | |
7953 | unsigned int coproc = bits (insn2, 8, 11); | |
7954 | unsigned int op1 = bits (insn1, 4, 9); | |
7955 | unsigned int bit_5_8 = bits (insn1, 5, 8); | |
7956 | unsigned int bit_9 = bit (insn1, 9); | |
7957 | unsigned int bit_4 = bit (insn1, 4); | |
7958 | unsigned int rn = bits (insn1, 0, 3); | |
7959 | ||
7960 | if (bit_9 == 0) | |
7961 | { | |
7962 | if (bit_5_8 == 2) | |
7963 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
7964 | "neon 64bit xfer/mrrc/mrrc2/mcrr/mcrr2", | |
7965 | dsc); | |
7966 | else if (bit_5_8 == 0) /* UNDEFINED. */ | |
7967 | return thumb_32bit_copy_undef (gdbarch, insn1, insn2, dsc); | |
7968 | else | |
7969 | { | |
7970 | /*coproc is 101x. SIMD/VFP, ext registers load/store. */ | |
7971 | if ((coproc & 0xe) == 0xa) | |
7972 | return thumb2_decode_ext_reg_ld_st (gdbarch, insn1, insn2, regs, | |
7973 | dsc); | |
7974 | else /* coproc is not 101x. */ | |
7975 | { | |
7976 | if (bit_4 == 0) /* STC/STC2. */ | |
7977 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
7978 | "stc/stc2", dsc); | |
7979 | else /* LDC/LDC2 {literal, immeidate}. */ | |
7980 | return thumb2_copy_copro_load_store (gdbarch, insn1, insn2, | |
7981 | regs, dsc); | |
7982 | } | |
7983 | } | |
7984 | } | |
7985 | else | |
7986 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, "coproc", dsc); | |
7987 | ||
7988 | return 0; | |
7989 | } | |
7990 | ||
7991 | static void | |
7992 | install_pc_relative (struct gdbarch *gdbarch, struct regcache *regs, | |
7993 | struct displaced_step_closure *dsc, int rd) | |
7994 | { | |
7995 | /* ADR Rd, #imm | |
7996 | ||
7997 | Rewrite as: | |
7998 | ||
7999 | Preparation: Rd <- PC | |
8000 | Insn: ADD Rd, #imm | |
8001 | Cleanup: Null. | |
8002 | */ | |
8003 | ||
8004 | /* Rd <- PC */ | |
8005 | int val = displaced_read_reg (regs, dsc, ARM_PC_REGNUM); | |
8006 | displaced_write_reg (regs, dsc, rd, val, CANNOT_WRITE_PC); | |
8007 | } | |
8008 | ||
8009 | static int | |
8010 | thumb_copy_pc_relative_16bit (struct gdbarch *gdbarch, struct regcache *regs, | |
8011 | struct displaced_step_closure *dsc, | |
8012 | int rd, unsigned int imm) | |
8013 | { | |
8014 | ||
8015 | /* Encoding T2: ADDS Rd, #imm */ | |
8016 | dsc->modinsn[0] = (0x3000 | (rd << 8) | imm); | |
8017 | ||
8018 | install_pc_relative (gdbarch, regs, dsc, rd); | |
8019 | ||
8020 | return 0; | |
8021 | } | |
8022 | ||
8023 | static int | |
8024 | thumb_decode_pc_relative_16bit (struct gdbarch *gdbarch, uint16_t insn, | |
8025 | struct regcache *regs, | |
8026 | struct displaced_step_closure *dsc) | |
8027 | { | |
8028 | unsigned int rd = bits (insn, 8, 10); | |
8029 | unsigned int imm8 = bits (insn, 0, 7); | |
8030 | ||
8031 | if (debug_displaced) | |
8032 | fprintf_unfiltered (gdb_stdlog, | |
8033 | "displaced: copying thumb adr r%d, #%d insn %.4x\n", | |
8034 | rd, imm8, insn); | |
8035 | ||
8036 | return thumb_copy_pc_relative_16bit (gdbarch, regs, dsc, rd, imm8); | |
8037 | } | |
8038 | ||
8039 | static int | |
8040 | thumb_copy_pc_relative_32bit (struct gdbarch *gdbarch, uint16_t insn1, | |
8041 | uint16_t insn2, struct regcache *regs, | |
8042 | struct displaced_step_closure *dsc) | |
8043 | { | |
8044 | unsigned int rd = bits (insn2, 8, 11); | |
8045 | /* Since immediate has the same encoding in ADR ADD and SUB, so we simply | |
8046 | extract raw immediate encoding rather than computing immediate. When | |
8047 | generating ADD or SUB instruction, we can simply perform OR operation to | |
8048 | set immediate into ADD. */ | |
8049 | unsigned int imm_3_8 = insn2 & 0x70ff; | |
8050 | unsigned int imm_i = insn1 & 0x0400; /* Clear all bits except bit 10. */ | |
8051 | ||
8052 | if (debug_displaced) | |
8053 | fprintf_unfiltered (gdb_stdlog, | |
8054 | "displaced: copying thumb adr r%d, #%d:%d insn %.4x%.4x\n", | |
8055 | rd, imm_i, imm_3_8, insn1, insn2); | |
8056 | ||
8057 | if (bit (insn1, 7)) /* Encoding T2 */ | |
8058 | { | |
8059 | /* Encoding T3: SUB Rd, Rd, #imm */ | |
8060 | dsc->modinsn[0] = (0xf1a0 | rd | imm_i); | |
8061 | dsc->modinsn[1] = ((rd << 8) | imm_3_8); | |
8062 | } | |
8063 | else /* Encoding T3 */ | |
8064 | { | |
8065 | /* Encoding T3: ADD Rd, Rd, #imm */ | |
8066 | dsc->modinsn[0] = (0xf100 | rd | imm_i); | |
8067 | dsc->modinsn[1] = ((rd << 8) | imm_3_8); | |
8068 | } | |
8069 | dsc->numinsns = 2; | |
8070 | ||
8071 | install_pc_relative (gdbarch, regs, dsc, rd); | |
8072 | ||
8073 | return 0; | |
8074 | } | |
8075 | ||
8076 | static int | |
8077 | thumb_copy_16bit_ldr_literal (struct gdbarch *gdbarch, unsigned short insn1, | |
8078 | struct regcache *regs, | |
8079 | struct displaced_step_closure *dsc) | |
8080 | { | |
8081 | unsigned int rt = bits (insn1, 8, 10); | |
8082 | unsigned int pc; | |
8083 | int imm8 = (bits (insn1, 0, 7) << 2); | |
8084 | CORE_ADDR from = dsc->insn_addr; | |
8085 | ||
8086 | /* LDR Rd, #imm8 | |
8087 | ||
8088 | Rwrite as: | |
8089 | ||
8090 | Preparation: tmp0 <- R0, tmp2 <- R2, tmp3 <- R3, R2 <- PC, R3 <- #imm8; | |
8091 | ||
8092 | Insn: LDR R0, [R2, R3]; | |
8093 | Cleanup: R2 <- tmp2, R3 <- tmp3, Rd <- R0, R0 <- tmp0 */ | |
8094 | ||
8095 | if (debug_displaced) | |
8096 | fprintf_unfiltered (gdb_stdlog, | |
8097 | "displaced: copying thumb ldr r%d [pc #%d]\n" | |
8098 | , rt, imm8); | |
8099 | ||
8100 | dsc->tmp[0] = displaced_read_reg (regs, dsc, 0); | |
8101 | dsc->tmp[2] = displaced_read_reg (regs, dsc, 2); | |
8102 | dsc->tmp[3] = displaced_read_reg (regs, dsc, 3); | |
8103 | pc = displaced_read_reg (regs, dsc, ARM_PC_REGNUM); | |
8104 | /* The assembler calculates the required value of the offset from the | |
8105 | Align(PC,4) value of this instruction to the label. */ | |
8106 | pc = pc & 0xfffffffc; | |
8107 | ||
8108 | displaced_write_reg (regs, dsc, 2, pc, CANNOT_WRITE_PC); | |
8109 | displaced_write_reg (regs, dsc, 3, imm8, CANNOT_WRITE_PC); | |
8110 | ||
8111 | dsc->rd = rt; | |
8112 | dsc->u.ldst.xfersize = 4; | |
8113 | dsc->u.ldst.rn = 0; | |
8114 | dsc->u.ldst.immed = 0; | |
8115 | dsc->u.ldst.writeback = 0; | |
8116 | dsc->u.ldst.restore_r4 = 0; | |
8117 | ||
8118 | dsc->modinsn[0] = 0x58d0; /* ldr r0, [r2, r3]*/ | |
8119 | ||
8120 | dsc->cleanup = &cleanup_load; | |
8121 | ||
8122 | return 0; | |
8123 | } | |
8124 | ||
8125 | /* Copy Thumb cbnz/cbz insruction. */ | |
8126 | ||
8127 | static int | |
8128 | thumb_copy_cbnz_cbz (struct gdbarch *gdbarch, uint16_t insn1, | |
8129 | struct regcache *regs, | |
8130 | struct displaced_step_closure *dsc) | |
8131 | { | |
8132 | int non_zero = bit (insn1, 11); | |
8133 | unsigned int imm5 = (bit (insn1, 9) << 6) | (bits (insn1, 3, 7) << 1); | |
8134 | CORE_ADDR from = dsc->insn_addr; | |
8135 | int rn = bits (insn1, 0, 2); | |
8136 | int rn_val = displaced_read_reg (regs, dsc, rn); | |
8137 | ||
8138 | dsc->u.branch.cond = (rn_val && non_zero) || (!rn_val && !non_zero); | |
8139 | /* CBNZ and CBZ do not affect the condition flags. If condition is true, | |
8140 | set it INST_AL, so cleanup_branch will know branch is taken, otherwise, | |
8141 | condition is false, let it be, cleanup_branch will do nothing. */ | |
8142 | if (dsc->u.branch.cond) | |
8143 | { | |
8144 | dsc->u.branch.cond = INST_AL; | |
8145 | dsc->u.branch.dest = from + 4 + imm5; | |
8146 | } | |
8147 | else | |
8148 | dsc->u.branch.dest = from + 2; | |
8149 | ||
8150 | dsc->u.branch.link = 0; | |
8151 | dsc->u.branch.exchange = 0; | |
8152 | ||
8153 | if (debug_displaced) | |
8154 | fprintf_unfiltered (gdb_stdlog, "displaced: copying %s [r%d = 0x%x]" | |
8155 | " insn %.4x to %.8lx\n", non_zero ? "cbnz" : "cbz", | |
8156 | rn, rn_val, insn1, dsc->u.branch.dest); | |
8157 | ||
8158 | dsc->modinsn[0] = THUMB_NOP; | |
8159 | ||
8160 | dsc->cleanup = &cleanup_branch; | |
8161 | return 0; | |
8162 | } | |
8163 | ||
8164 | /* Copy Table Branch Byte/Halfword */ | |
8165 | static int | |
8166 | thumb2_copy_table_branch (struct gdbarch *gdbarch, uint16_t insn1, | |
8167 | uint16_t insn2, struct regcache *regs, | |
8168 | struct displaced_step_closure *dsc) | |
8169 | { | |
8170 | ULONGEST rn_val, rm_val; | |
8171 | int is_tbh = bit (insn2, 4); | |
8172 | CORE_ADDR halfwords = 0; | |
8173 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
8174 | ||
8175 | rn_val = displaced_read_reg (regs, dsc, bits (insn1, 0, 3)); | |
8176 | rm_val = displaced_read_reg (regs, dsc, bits (insn2, 0, 3)); | |
8177 | ||
8178 | if (is_tbh) | |
8179 | { | |
8180 | gdb_byte buf[2]; | |
8181 | ||
8182 | target_read_memory (rn_val + 2 * rm_val, buf, 2); | |
8183 | halfwords = extract_unsigned_integer (buf, 2, byte_order); | |
8184 | } | |
8185 | else | |
8186 | { | |
8187 | gdb_byte buf[1]; | |
8188 | ||
8189 | target_read_memory (rn_val + rm_val, buf, 1); | |
8190 | halfwords = extract_unsigned_integer (buf, 1, byte_order); | |
8191 | } | |
8192 | ||
8193 | if (debug_displaced) | |
8194 | fprintf_unfiltered (gdb_stdlog, "displaced: %s base 0x%x offset 0x%x" | |
8195 | " offset 0x%x\n", is_tbh ? "tbh" : "tbb", | |
8196 | (unsigned int) rn_val, (unsigned int) rm_val, | |
8197 | (unsigned int) halfwords); | |
8198 | ||
8199 | dsc->u.branch.cond = INST_AL; | |
8200 | dsc->u.branch.link = 0; | |
8201 | dsc->u.branch.exchange = 0; | |
8202 | dsc->u.branch.dest = dsc->insn_addr + 4 + 2 * halfwords; | |
8203 | ||
8204 | dsc->cleanup = &cleanup_branch; | |
8205 | ||
8206 | return 0; | |
8207 | } | |
8208 | ||
8209 | static void | |
8210 | cleanup_pop_pc_16bit_all (struct gdbarch *gdbarch, struct regcache *regs, | |
8211 | struct displaced_step_closure *dsc) | |
8212 | { | |
8213 | /* PC <- r7 */ | |
8214 | int val = displaced_read_reg (regs, dsc, 7); | |
8215 | displaced_write_reg (regs, dsc, ARM_PC_REGNUM, val, BX_WRITE_PC); | |
8216 | ||
8217 | /* r7 <- r8 */ | |
8218 | val = displaced_read_reg (regs, dsc, 8); | |
8219 | displaced_write_reg (regs, dsc, 7, val, CANNOT_WRITE_PC); | |
8220 | ||
8221 | /* r8 <- tmp[0] */ | |
8222 | displaced_write_reg (regs, dsc, 8, dsc->tmp[0], CANNOT_WRITE_PC); | |
8223 | ||
8224 | } | |
8225 | ||
8226 | static int | |
8227 | thumb_copy_pop_pc_16bit (struct gdbarch *gdbarch, unsigned short insn1, | |
8228 | struct regcache *regs, | |
8229 | struct displaced_step_closure *dsc) | |
8230 | { | |
8231 | dsc->u.block.regmask = insn1 & 0x00ff; | |
8232 | ||
8233 | /* Rewrite instruction: POP {rX, rY, ...,rZ, PC} | |
8234 | to : | |
8235 | ||
8236 | (1) register list is full, that is, r0-r7 are used. | |
8237 | Prepare: tmp[0] <- r8 | |
8238 | ||
8239 | POP {r0, r1, ...., r6, r7}; remove PC from reglist | |
8240 | MOV r8, r7; Move value of r7 to r8; | |
8241 | POP {r7}; Store PC value into r7. | |
8242 | ||
8243 | Cleanup: PC <- r7, r7 <- r8, r8 <-tmp[0] | |
8244 | ||
8245 | (2) register list is not full, supposing there are N registers in | |
8246 | register list (except PC, 0 <= N <= 7). | |
8247 | Prepare: for each i, 0 - N, tmp[i] <- ri. | |
8248 | ||
8249 | POP {r0, r1, ...., rN}; | |
8250 | ||
8251 | Cleanup: Set registers in original reglist from r0 - rN. Restore r0 - rN | |
8252 | from tmp[] properly. | |
8253 | */ | |
8254 | if (debug_displaced) | |
8255 | fprintf_unfiltered (gdb_stdlog, | |
8256 | "displaced: copying thumb pop {%.8x, pc} insn %.4x\n", | |
8257 | dsc->u.block.regmask, insn1); | |
8258 | ||
8259 | if (dsc->u.block.regmask == 0xff) | |
8260 | { | |
8261 | dsc->tmp[0] = displaced_read_reg (regs, dsc, 8); | |
8262 | ||
8263 | dsc->modinsn[0] = (insn1 & 0xfeff); /* POP {r0,r1,...,r6, r7} */ | |
8264 | dsc->modinsn[1] = 0x46b8; /* MOV r8, r7 */ | |
8265 | dsc->modinsn[2] = 0xbc80; /* POP {r7} */ | |
8266 | ||
8267 | dsc->numinsns = 3; | |
8268 | dsc->cleanup = &cleanup_pop_pc_16bit_all; | |
8269 | } | |
8270 | else | |
8271 | { | |
8272 | unsigned int num_in_list = bitcount (dsc->u.block.regmask); | |
8273 | unsigned int new_regmask, bit = 1; | |
8274 | unsigned int to = 0, from = 0, i, new_rn; | |
8275 | ||
8276 | for (i = 0; i < num_in_list + 1; i++) | |
8277 | dsc->tmp[i] = displaced_read_reg (regs, dsc, i); | |
8278 | ||
8279 | new_regmask = (1 << (num_in_list + 1)) - 1; | |
8280 | ||
8281 | if (debug_displaced) | |
8282 | fprintf_unfiltered (gdb_stdlog, _("displaced: POP " | |
8283 | "{..., pc}: original reg list %.4x," | |
8284 | " modified list %.4x\n"), | |
8285 | (int) dsc->u.block.regmask, new_regmask); | |
8286 | ||
8287 | dsc->u.block.regmask |= 0x8000; | |
8288 | dsc->u.block.writeback = 0; | |
8289 | dsc->u.block.cond = INST_AL; | |
8290 | ||
8291 | dsc->modinsn[0] = (insn1 & ~0x1ff) | (new_regmask & 0xff); | |
8292 | ||
8293 | dsc->cleanup = &cleanup_block_load_pc; | |
8294 | } | |
8295 | ||
8296 | return 0; | |
8297 | } | |
8298 | ||
8299 | static void | |
8300 | thumb_process_displaced_16bit_insn (struct gdbarch *gdbarch, uint16_t insn1, | |
8301 | struct regcache *regs, | |
8302 | struct displaced_step_closure *dsc) | |
8303 | { | |
8304 | unsigned short op_bit_12_15 = bits (insn1, 12, 15); | |
8305 | unsigned short op_bit_10_11 = bits (insn1, 10, 11); | |
8306 | int err = 0; | |
8307 | ||
8308 | /* 16-bit thumb instructions. */ | |
8309 | switch (op_bit_12_15) | |
8310 | { | |
8311 | /* Shift (imme), add, subtract, move and compare. */ | |
8312 | case 0: case 1: case 2: case 3: | |
8313 | err = thumb_copy_unmodified_16bit (gdbarch, insn1, | |
8314 | "shift/add/sub/mov/cmp", | |
8315 | dsc); | |
8316 | break; | |
8317 | case 4: | |
8318 | switch (op_bit_10_11) | |
8319 | { | |
8320 | case 0: /* Data-processing */ | |
8321 | err = thumb_copy_unmodified_16bit (gdbarch, insn1, | |
8322 | "data-processing", | |
8323 | dsc); | |
8324 | break; | |
8325 | case 1: /* Special data instructions and branch and exchange. */ | |
8326 | { | |
8327 | unsigned short op = bits (insn1, 7, 9); | |
8328 | if (op == 6 || op == 7) /* BX or BLX */ | |
8329 | err = thumb_copy_bx_blx_reg (gdbarch, insn1, regs, dsc); | |
8330 | else if (bits (insn1, 6, 7) != 0) /* ADD/MOV/CMP high registers. */ | |
8331 | err = thumb_copy_alu_reg (gdbarch, insn1, regs, dsc); | |
8332 | else | |
8333 | err = thumb_copy_unmodified_16bit (gdbarch, insn1, "special data", | |
8334 | dsc); | |
8335 | } | |
8336 | break; | |
8337 | default: /* LDR (literal) */ | |
8338 | err = thumb_copy_16bit_ldr_literal (gdbarch, insn1, regs, dsc); | |
8339 | } | |
8340 | break; | |
8341 | case 5: case 6: case 7: case 8: case 9: /* Load/Store single data item */ | |
8342 | err = thumb_copy_unmodified_16bit (gdbarch, insn1, "ldr/str", dsc); | |
8343 | break; | |
8344 | case 10: | |
8345 | if (op_bit_10_11 < 2) /* Generate PC-relative address */ | |
8346 | err = thumb_decode_pc_relative_16bit (gdbarch, insn1, regs, dsc); | |
8347 | else /* Generate SP-relative address */ | |
8348 | err = thumb_copy_unmodified_16bit (gdbarch, insn1, "sp-relative", dsc); | |
8349 | break; | |
8350 | case 11: /* Misc 16-bit instructions */ | |
8351 | { | |
8352 | switch (bits (insn1, 8, 11)) | |
8353 | { | |
8354 | case 1: case 3: case 9: case 11: /* CBNZ, CBZ */ | |
8355 | err = thumb_copy_cbnz_cbz (gdbarch, insn1, regs, dsc); | |
8356 | break; | |
8357 | case 12: case 13: /* POP */ | |
8358 | if (bit (insn1, 8)) /* PC is in register list. */ | |
8359 | err = thumb_copy_pop_pc_16bit (gdbarch, insn1, regs, dsc); | |
8360 | else | |
8361 | err = thumb_copy_unmodified_16bit (gdbarch, insn1, "pop", dsc); | |
8362 | break; | |
8363 | case 15: /* If-Then, and hints */ | |
8364 | if (bits (insn1, 0, 3)) | |
8365 | /* If-Then makes up to four following instructions conditional. | |
8366 | IT instruction itself is not conditional, so handle it as a | |
8367 | common unmodified instruction. */ | |
8368 | err = thumb_copy_unmodified_16bit (gdbarch, insn1, "If-Then", | |
8369 | dsc); | |
8370 | else | |
8371 | err = thumb_copy_unmodified_16bit (gdbarch, insn1, "hints", dsc); | |
8372 | break; | |
8373 | default: | |
8374 | err = thumb_copy_unmodified_16bit (gdbarch, insn1, "misc", dsc); | |
8375 | } | |
8376 | } | |
8377 | break; | |
8378 | case 12: | |
8379 | if (op_bit_10_11 < 2) /* Store multiple registers */ | |
8380 | err = thumb_copy_unmodified_16bit (gdbarch, insn1, "stm", dsc); | |
8381 | else /* Load multiple registers */ | |
8382 | err = thumb_copy_unmodified_16bit (gdbarch, insn1, "ldm", dsc); | |
8383 | break; | |
8384 | case 13: /* Conditional branch and supervisor call */ | |
8385 | if (bits (insn1, 9, 11) != 7) /* conditional branch */ | |
8386 | err = thumb_copy_b (gdbarch, insn1, dsc); | |
8387 | else | |
8388 | err = thumb_copy_svc (gdbarch, insn1, regs, dsc); | |
8389 | break; | |
8390 | case 14: /* Unconditional branch */ | |
8391 | err = thumb_copy_b (gdbarch, insn1, dsc); | |
8392 | break; | |
8393 | default: | |
8394 | err = 1; | |
8395 | } | |
8396 | ||
8397 | if (err) | |
8398 | internal_error (__FILE__, __LINE__, | |
8399 | _("thumb_process_displaced_16bit_insn: Instruction decode error")); | |
8400 | } | |
8401 | ||
8402 | static int | |
8403 | decode_thumb_32bit_ld_mem_hints (struct gdbarch *gdbarch, | |
8404 | uint16_t insn1, uint16_t insn2, | |
8405 | struct regcache *regs, | |
8406 | struct displaced_step_closure *dsc) | |
8407 | { | |
8408 | int rt = bits (insn2, 12, 15); | |
8409 | int rn = bits (insn1, 0, 3); | |
8410 | int op1 = bits (insn1, 7, 8); | |
8411 | int err = 0; | |
8412 | ||
8413 | switch (bits (insn1, 5, 6)) | |
8414 | { | |
8415 | case 0: /* Load byte and memory hints */ | |
8416 | if (rt == 0xf) /* PLD/PLI */ | |
8417 | { | |
8418 | if (rn == 0xf) | |
8419 | /* PLD literal or Encoding T3 of PLI(immediate, literal). */ | |
8420 | return thumb2_copy_preload (gdbarch, insn1, insn2, regs, dsc); | |
8421 | else | |
8422 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8423 | "pli/pld", dsc); | |
8424 | } | |
8425 | else | |
8426 | { | |
8427 | if (rn == 0xf) /* LDRB/LDRSB (literal) */ | |
8428 | return thumb2_copy_load_literal (gdbarch, insn1, insn2, regs, dsc, | |
8429 | 1); | |
8430 | else | |
8431 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8432 | "ldrb{reg, immediate}/ldrbt", | |
8433 | dsc); | |
8434 | } | |
8435 | ||
8436 | break; | |
8437 | case 1: /* Load halfword and memory hints. */ | |
8438 | if (rt == 0xf) /* PLD{W} and Unalloc memory hint. */ | |
8439 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8440 | "pld/unalloc memhint", dsc); | |
8441 | else | |
8442 | { | |
8443 | if (rn == 0xf) | |
8444 | return thumb2_copy_load_literal (gdbarch, insn1, insn2, regs, dsc, | |
8445 | 2); | |
8446 | else | |
8447 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8448 | "ldrh/ldrht", dsc); | |
8449 | } | |
8450 | break; | |
8451 | case 2: /* Load word */ | |
8452 | { | |
8453 | int insn2_bit_8_11 = bits (insn2, 8, 11); | |
8454 | ||
8455 | if (rn == 0xf) | |
8456 | return thumb2_copy_load_literal (gdbarch, insn1, insn2, regs, dsc, 4); | |
8457 | else if (op1 == 0x1) /* Encoding T3 */ | |
8458 | return thumb2_copy_load_reg_imm (gdbarch, insn1, insn2, regs, dsc, | |
8459 | 0, 1); | |
8460 | else /* op1 == 0x0 */ | |
8461 | { | |
8462 | if (insn2_bit_8_11 == 0xc || (insn2_bit_8_11 & 0x9) == 0x9) | |
8463 | /* LDR (immediate) */ | |
8464 | return thumb2_copy_load_reg_imm (gdbarch, insn1, insn2, regs, | |
8465 | dsc, bit (insn2, 8), 1); | |
8466 | else if (insn2_bit_8_11 == 0xe) /* LDRT */ | |
8467 | return thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8468 | "ldrt", dsc); | |
8469 | else | |
8470 | /* LDR (register) */ | |
8471 | return thumb2_copy_load_reg_imm (gdbarch, insn1, insn2, regs, | |
8472 | dsc, 0, 0); | |
8473 | } | |
8474 | break; | |
8475 | } | |
8476 | default: | |
8477 | return thumb_32bit_copy_undef (gdbarch, insn1, insn2, dsc); | |
8478 | break; | |
8479 | } | |
8480 | return 0; | |
8481 | } | |
8482 | ||
8483 | static void | |
8484 | thumb_process_displaced_32bit_insn (struct gdbarch *gdbarch, uint16_t insn1, | |
8485 | uint16_t insn2, struct regcache *regs, | |
8486 | struct displaced_step_closure *dsc) | |
8487 | { | |
8488 | int err = 0; | |
8489 | unsigned short op = bit (insn2, 15); | |
8490 | unsigned int op1 = bits (insn1, 11, 12); | |
8491 | ||
8492 | switch (op1) | |
8493 | { | |
8494 | case 1: | |
8495 | { | |
8496 | switch (bits (insn1, 9, 10)) | |
8497 | { | |
8498 | case 0: | |
8499 | if (bit (insn1, 6)) | |
8500 | { | |
8501 | /* Load/store {dual, execlusive}, table branch. */ | |
8502 | if (bits (insn1, 7, 8) == 1 && bits (insn1, 4, 5) == 1 | |
8503 | && bits (insn2, 5, 7) == 0) | |
8504 | err = thumb2_copy_table_branch (gdbarch, insn1, insn2, regs, | |
8505 | dsc); | |
8506 | else | |
8507 | /* PC is not allowed to use in load/store {dual, exclusive} | |
8508 | instructions. */ | |
8509 | err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8510 | "load/store dual/ex", dsc); | |
8511 | } | |
8512 | else /* load/store multiple */ | |
8513 | { | |
8514 | switch (bits (insn1, 7, 8)) | |
8515 | { | |
8516 | case 0: case 3: /* SRS, RFE */ | |
8517 | err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8518 | "srs/rfe", dsc); | |
8519 | break; | |
8520 | case 1: case 2: /* LDM/STM/PUSH/POP */ | |
8521 | err = thumb2_copy_block_xfer (gdbarch, insn1, insn2, regs, dsc); | |
8522 | break; | |
8523 | } | |
8524 | } | |
8525 | break; | |
8526 | ||
8527 | case 1: | |
8528 | /* Data-processing (shift register). */ | |
8529 | err = thumb2_decode_dp_shift_reg (gdbarch, insn1, insn2, regs, | |
8530 | dsc); | |
8531 | break; | |
8532 | default: /* Coprocessor instructions. */ | |
8533 | err = thumb2_decode_svc_copro (gdbarch, insn1, insn2, regs, dsc); | |
8534 | break; | |
8535 | } | |
8536 | break; | |
8537 | } | |
8538 | case 2: /* op1 = 2 */ | |
8539 | if (op) /* Branch and misc control. */ | |
8540 | { | |
8541 | if (bit (insn2, 14) /* BLX/BL */ | |
8542 | || bit (insn2, 12) /* Unconditional branch */ | |
8543 | || (bits (insn1, 7, 9) != 0x7)) /* Conditional branch */ | |
8544 | err = thumb2_copy_b_bl_blx (gdbarch, insn1, insn2, regs, dsc); | |
8545 | else | |
8546 | err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8547 | "misc ctrl", dsc); | |
8548 | } | |
8549 | else | |
8550 | { | |
8551 | if (bit (insn1, 9)) /* Data processing (plain binary imm). */ | |
8552 | { | |
8553 | int op = bits (insn1, 4, 8); | |
8554 | int rn = bits (insn1, 0, 3); | |
8555 | if ((op == 0 || op == 0xa) && rn == 0xf) | |
8556 | err = thumb_copy_pc_relative_32bit (gdbarch, insn1, insn2, | |
8557 | regs, dsc); | |
8558 | else | |
8559 | err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8560 | "dp/pb", dsc); | |
8561 | } | |
8562 | else /* Data processing (modified immeidate) */ | |
8563 | err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8564 | "dp/mi", dsc); | |
8565 | } | |
8566 | break; | |
8567 | case 3: /* op1 = 3 */ | |
8568 | switch (bits (insn1, 9, 10)) | |
8569 | { | |
8570 | case 0: | |
8571 | if (bit (insn1, 4)) | |
8572 | err = decode_thumb_32bit_ld_mem_hints (gdbarch, insn1, insn2, | |
8573 | regs, dsc); | |
8574 | else /* NEON Load/Store and Store single data item */ | |
8575 | err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8576 | "neon elt/struct load/store", | |
8577 | dsc); | |
8578 | break; | |
8579 | case 1: /* op1 = 3, bits (9, 10) == 1 */ | |
8580 | switch (bits (insn1, 7, 8)) | |
8581 | { | |
8582 | case 0: case 1: /* Data processing (register) */ | |
8583 | err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8584 | "dp(reg)", dsc); | |
8585 | break; | |
8586 | case 2: /* Multiply and absolute difference */ | |
8587 | err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8588 | "mul/mua/diff", dsc); | |
8589 | break; | |
8590 | case 3: /* Long multiply and divide */ | |
8591 | err = thumb_copy_unmodified_32bit (gdbarch, insn1, insn2, | |
8592 | "lmul/lmua", dsc); | |
8593 | break; | |
8594 | } | |
8595 | break; | |
8596 | default: /* Coprocessor instructions */ | |
8597 | err = thumb2_decode_svc_copro (gdbarch, insn1, insn2, regs, dsc); | |
8598 | break; | |
8599 | } | |
8600 | break; | |
8601 | default: | |
8602 | err = 1; | |
8603 | } | |
8604 | ||
8605 | if (err) | |
8606 | internal_error (__FILE__, __LINE__, | |
8607 | _("thumb_process_displaced_32bit_insn: Instruction decode error")); | |
8608 | ||
8609 | } | |
8610 | ||
b434a28f YQ |
8611 | static void |
8612 | thumb_process_displaced_insn (struct gdbarch *gdbarch, CORE_ADDR from, | |
8613 | CORE_ADDR to, struct regcache *regs, | |
8614 | struct displaced_step_closure *dsc) | |
8615 | { | |
34518530 YQ |
8616 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); |
8617 | uint16_t insn1 | |
8618 | = read_memory_unsigned_integer (from, 2, byte_order_for_code); | |
8619 | ||
8620 | if (debug_displaced) | |
8621 | fprintf_unfiltered (gdb_stdlog, "displaced: process thumb insn %.4x " | |
8622 | "at %.8lx\n", insn1, (unsigned long) from); | |
8623 | ||
8624 | dsc->is_thumb = 1; | |
8625 | dsc->insn_size = thumb_insn_size (insn1); | |
8626 | if (thumb_insn_size (insn1) == 4) | |
8627 | { | |
8628 | uint16_t insn2 | |
8629 | = read_memory_unsigned_integer (from + 2, 2, byte_order_for_code); | |
8630 | thumb_process_displaced_32bit_insn (gdbarch, insn1, insn2, regs, dsc); | |
8631 | } | |
8632 | else | |
8633 | thumb_process_displaced_16bit_insn (gdbarch, insn1, regs, dsc); | |
b434a28f YQ |
8634 | } |
8635 | ||
cca44b1b | 8636 | void |
b434a28f YQ |
8637 | arm_process_displaced_insn (struct gdbarch *gdbarch, CORE_ADDR from, |
8638 | CORE_ADDR to, struct regcache *regs, | |
cca44b1b JB |
8639 | struct displaced_step_closure *dsc) |
8640 | { | |
8641 | int err = 0; | |
b434a28f YQ |
8642 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); |
8643 | uint32_t insn; | |
cca44b1b JB |
8644 | |
8645 | /* Most displaced instructions use a 1-instruction scratch space, so set this | |
8646 | here and override below if/when necessary. */ | |
8647 | dsc->numinsns = 1; | |
8648 | dsc->insn_addr = from; | |
8649 | dsc->scratch_base = to; | |
8650 | dsc->cleanup = NULL; | |
8651 | dsc->wrote_to_pc = 0; | |
8652 | ||
b434a28f YQ |
8653 | if (!displaced_in_arm_mode (regs)) |
8654 | return thumb_process_displaced_insn (gdbarch, from, to, regs, dsc); | |
8655 | ||
4db71c0b YQ |
8656 | dsc->is_thumb = 0; |
8657 | dsc->insn_size = 4; | |
b434a28f YQ |
8658 | insn = read_memory_unsigned_integer (from, 4, byte_order_for_code); |
8659 | if (debug_displaced) | |
8660 | fprintf_unfiltered (gdb_stdlog, "displaced: stepping insn %.8lx " | |
8661 | "at %.8lx\n", (unsigned long) insn, | |
8662 | (unsigned long) from); | |
8663 | ||
cca44b1b | 8664 | if ((insn & 0xf0000000) == 0xf0000000) |
7ff120b4 | 8665 | err = arm_decode_unconditional (gdbarch, insn, regs, dsc); |
cca44b1b JB |
8666 | else switch (((insn & 0x10) >> 4) | ((insn & 0xe000000) >> 24)) |
8667 | { | |
8668 | case 0x0: case 0x1: case 0x2: case 0x3: | |
7ff120b4 | 8669 | err = arm_decode_dp_misc (gdbarch, insn, regs, dsc); |
cca44b1b JB |
8670 | break; |
8671 | ||
8672 | case 0x4: case 0x5: case 0x6: | |
7ff120b4 | 8673 | err = arm_decode_ld_st_word_ubyte (gdbarch, insn, regs, dsc); |
cca44b1b JB |
8674 | break; |
8675 | ||
8676 | case 0x7: | |
7ff120b4 | 8677 | err = arm_decode_media (gdbarch, insn, dsc); |
cca44b1b JB |
8678 | break; |
8679 | ||
8680 | case 0x8: case 0x9: case 0xa: case 0xb: | |
7ff120b4 | 8681 | err = arm_decode_b_bl_ldmstm (gdbarch, insn, regs, dsc); |
cca44b1b JB |
8682 | break; |
8683 | ||
8684 | case 0xc: case 0xd: case 0xe: case 0xf: | |
7ff120b4 | 8685 | err = arm_decode_svc_copro (gdbarch, insn, to, regs, dsc); |
cca44b1b JB |
8686 | break; |
8687 | } | |
8688 | ||
8689 | if (err) | |
8690 | internal_error (__FILE__, __LINE__, | |
8691 | _("arm_process_displaced_insn: Instruction decode error")); | |
8692 | } | |
8693 | ||
8694 | /* Actually set up the scratch space for a displaced instruction. */ | |
8695 | ||
8696 | void | |
8697 | arm_displaced_init_closure (struct gdbarch *gdbarch, CORE_ADDR from, | |
8698 | CORE_ADDR to, struct displaced_step_closure *dsc) | |
8699 | { | |
8700 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
4db71c0b | 8701 | unsigned int i, len, offset; |
cca44b1b | 8702 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); |
4db71c0b | 8703 | int size = dsc->is_thumb? 2 : 4; |
948f8e3d | 8704 | const gdb_byte *bkp_insn; |
cca44b1b | 8705 | |
4db71c0b | 8706 | offset = 0; |
cca44b1b JB |
8707 | /* Poke modified instruction(s). */ |
8708 | for (i = 0; i < dsc->numinsns; i++) | |
8709 | { | |
8710 | if (debug_displaced) | |
4db71c0b YQ |
8711 | { |
8712 | fprintf_unfiltered (gdb_stdlog, "displaced: writing insn "); | |
8713 | if (size == 4) | |
8714 | fprintf_unfiltered (gdb_stdlog, "%.8lx", | |
8715 | dsc->modinsn[i]); | |
8716 | else if (size == 2) | |
8717 | fprintf_unfiltered (gdb_stdlog, "%.4x", | |
8718 | (unsigned short)dsc->modinsn[i]); | |
8719 | ||
8720 | fprintf_unfiltered (gdb_stdlog, " at %.8lx\n", | |
8721 | (unsigned long) to + offset); | |
8722 | ||
8723 | } | |
8724 | write_memory_unsigned_integer (to + offset, size, | |
8725 | byte_order_for_code, | |
cca44b1b | 8726 | dsc->modinsn[i]); |
4db71c0b YQ |
8727 | offset += size; |
8728 | } | |
8729 | ||
8730 | /* Choose the correct breakpoint instruction. */ | |
8731 | if (dsc->is_thumb) | |
8732 | { | |
8733 | bkp_insn = tdep->thumb_breakpoint; | |
8734 | len = tdep->thumb_breakpoint_size; | |
8735 | } | |
8736 | else | |
8737 | { | |
8738 | bkp_insn = tdep->arm_breakpoint; | |
8739 | len = tdep->arm_breakpoint_size; | |
cca44b1b JB |
8740 | } |
8741 | ||
8742 | /* Put breakpoint afterwards. */ | |
4db71c0b | 8743 | write_memory (to + offset, bkp_insn, len); |
cca44b1b JB |
8744 | |
8745 | if (debug_displaced) | |
8746 | fprintf_unfiltered (gdb_stdlog, "displaced: copy %s->%s: ", | |
8747 | paddress (gdbarch, from), paddress (gdbarch, to)); | |
8748 | } | |
8749 | ||
8750 | /* Entry point for copying an instruction into scratch space for displaced | |
8751 | stepping. */ | |
8752 | ||
8753 | struct displaced_step_closure * | |
8754 | arm_displaced_step_copy_insn (struct gdbarch *gdbarch, | |
8755 | CORE_ADDR from, CORE_ADDR to, | |
8756 | struct regcache *regs) | |
8757 | { | |
8758 | struct displaced_step_closure *dsc | |
8759 | = xmalloc (sizeof (struct displaced_step_closure)); | |
b434a28f | 8760 | arm_process_displaced_insn (gdbarch, from, to, regs, dsc); |
cca44b1b JB |
8761 | arm_displaced_init_closure (gdbarch, from, to, dsc); |
8762 | ||
8763 | return dsc; | |
8764 | } | |
8765 | ||
8766 | /* Entry point for cleaning things up after a displaced instruction has been | |
8767 | single-stepped. */ | |
8768 | ||
8769 | void | |
8770 | arm_displaced_step_fixup (struct gdbarch *gdbarch, | |
8771 | struct displaced_step_closure *dsc, | |
8772 | CORE_ADDR from, CORE_ADDR to, | |
8773 | struct regcache *regs) | |
8774 | { | |
8775 | if (dsc->cleanup) | |
8776 | dsc->cleanup (gdbarch, regs, dsc); | |
8777 | ||
8778 | if (!dsc->wrote_to_pc) | |
4db71c0b YQ |
8779 | regcache_cooked_write_unsigned (regs, ARM_PC_REGNUM, |
8780 | dsc->insn_addr + dsc->insn_size); | |
8781 | ||
cca44b1b JB |
8782 | } |
8783 | ||
8784 | #include "bfd-in2.h" | |
8785 | #include "libcoff.h" | |
8786 | ||
8787 | static int | |
8788 | gdb_print_insn_arm (bfd_vma memaddr, disassemble_info *info) | |
8789 | { | |
9779414d DJ |
8790 | struct gdbarch *gdbarch = info->application_data; |
8791 | ||
8792 | if (arm_pc_is_thumb (gdbarch, memaddr)) | |
cca44b1b JB |
8793 | { |
8794 | static asymbol *asym; | |
8795 | static combined_entry_type ce; | |
8796 | static struct coff_symbol_struct csym; | |
8797 | static struct bfd fake_bfd; | |
8798 | static bfd_target fake_target; | |
8799 | ||
8800 | if (csym.native == NULL) | |
8801 | { | |
8802 | /* Create a fake symbol vector containing a Thumb symbol. | |
8803 | This is solely so that the code in print_insn_little_arm() | |
8804 | and print_insn_big_arm() in opcodes/arm-dis.c will detect | |
8805 | the presence of a Thumb symbol and switch to decoding | |
8806 | Thumb instructions. */ | |
8807 | ||
8808 | fake_target.flavour = bfd_target_coff_flavour; | |
8809 | fake_bfd.xvec = &fake_target; | |
8810 | ce.u.syment.n_sclass = C_THUMBEXTFUNC; | |
8811 | csym.native = &ce; | |
8812 | csym.symbol.the_bfd = &fake_bfd; | |
8813 | csym.symbol.name = "fake"; | |
8814 | asym = (asymbol *) & csym; | |
8815 | } | |
8816 | ||
8817 | memaddr = UNMAKE_THUMB_ADDR (memaddr); | |
8818 | info->symbols = &asym; | |
8819 | } | |
8820 | else | |
8821 | info->symbols = NULL; | |
8822 | ||
8823 | if (info->endian == BFD_ENDIAN_BIG) | |
8824 | return print_insn_big_arm (memaddr, info); | |
8825 | else | |
8826 | return print_insn_little_arm (memaddr, info); | |
8827 | } | |
8828 | ||
8829 | /* The following define instruction sequences that will cause ARM | |
8830 | cpu's to take an undefined instruction trap. These are used to | |
8831 | signal a breakpoint to GDB. | |
8832 | ||
8833 | The newer ARMv4T cpu's are capable of operating in ARM or Thumb | |
8834 | modes. A different instruction is required for each mode. The ARM | |
8835 | cpu's can also be big or little endian. Thus four different | |
8836 | instructions are needed to support all cases. | |
8837 | ||
8838 | Note: ARMv4 defines several new instructions that will take the | |
8839 | undefined instruction trap. ARM7TDMI is nominally ARMv4T, but does | |
8840 | not in fact add the new instructions. The new undefined | |
8841 | instructions in ARMv4 are all instructions that had no defined | |
8842 | behaviour in earlier chips. There is no guarantee that they will | |
8843 | raise an exception, but may be treated as NOP's. In practice, it | |
8844 | may only safe to rely on instructions matching: | |
8845 | ||
8846 | 3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 | |
8847 | 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 | |
8848 | C C C C 0 1 1 x x x x x x x x x x x x x x x x x x x x 1 x x x x | |
8849 | ||
0963b4bd | 8850 | Even this may only true if the condition predicate is true. The |
cca44b1b JB |
8851 | following use a condition predicate of ALWAYS so it is always TRUE. |
8852 | ||
8853 | There are other ways of forcing a breakpoint. GNU/Linux, RISC iX, | |
8854 | and NetBSD all use a software interrupt rather than an undefined | |
8855 | instruction to force a trap. This can be handled by by the | |
8856 | abi-specific code during establishment of the gdbarch vector. */ | |
8857 | ||
8858 | #define ARM_LE_BREAKPOINT {0xFE,0xDE,0xFF,0xE7} | |
8859 | #define ARM_BE_BREAKPOINT {0xE7,0xFF,0xDE,0xFE} | |
8860 | #define THUMB_LE_BREAKPOINT {0xbe,0xbe} | |
8861 | #define THUMB_BE_BREAKPOINT {0xbe,0xbe} | |
8862 | ||
948f8e3d PA |
8863 | static const gdb_byte arm_default_arm_le_breakpoint[] = ARM_LE_BREAKPOINT; |
8864 | static const gdb_byte arm_default_arm_be_breakpoint[] = ARM_BE_BREAKPOINT; | |
8865 | static const gdb_byte arm_default_thumb_le_breakpoint[] = THUMB_LE_BREAKPOINT; | |
8866 | static const gdb_byte arm_default_thumb_be_breakpoint[] = THUMB_BE_BREAKPOINT; | |
cca44b1b JB |
8867 | |
8868 | /* Determine the type and size of breakpoint to insert at PCPTR. Uses | |
8869 | the program counter value to determine whether a 16-bit or 32-bit | |
8870 | breakpoint should be used. It returns a pointer to a string of | |
8871 | bytes that encode a breakpoint instruction, stores the length of | |
8872 | the string to *lenptr, and adjusts the program counter (if | |
8873 | necessary) to point to the actual memory location where the | |
8874 | breakpoint should be inserted. */ | |
8875 | ||
8876 | static const unsigned char * | |
8877 | arm_breakpoint_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr, int *lenptr) | |
8878 | { | |
8879 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
177321bd | 8880 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); |
cca44b1b | 8881 | |
9779414d | 8882 | if (arm_pc_is_thumb (gdbarch, *pcptr)) |
cca44b1b JB |
8883 | { |
8884 | *pcptr = UNMAKE_THUMB_ADDR (*pcptr); | |
177321bd DJ |
8885 | |
8886 | /* If we have a separate 32-bit breakpoint instruction for Thumb-2, | |
8887 | check whether we are replacing a 32-bit instruction. */ | |
8888 | if (tdep->thumb2_breakpoint != NULL) | |
8889 | { | |
8890 | gdb_byte buf[2]; | |
8891 | if (target_read_memory (*pcptr, buf, 2) == 0) | |
8892 | { | |
8893 | unsigned short inst1; | |
8894 | inst1 = extract_unsigned_integer (buf, 2, byte_order_for_code); | |
db24da6d | 8895 | if (thumb_insn_size (inst1) == 4) |
177321bd DJ |
8896 | { |
8897 | *lenptr = tdep->thumb2_breakpoint_size; | |
8898 | return tdep->thumb2_breakpoint; | |
8899 | } | |
8900 | } | |
8901 | } | |
8902 | ||
cca44b1b JB |
8903 | *lenptr = tdep->thumb_breakpoint_size; |
8904 | return tdep->thumb_breakpoint; | |
8905 | } | |
8906 | else | |
8907 | { | |
8908 | *lenptr = tdep->arm_breakpoint_size; | |
8909 | return tdep->arm_breakpoint; | |
8910 | } | |
8911 | } | |
8912 | ||
177321bd DJ |
8913 | static void |
8914 | arm_remote_breakpoint_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr, | |
8915 | int *kindptr) | |
8916 | { | |
177321bd DJ |
8917 | arm_breakpoint_from_pc (gdbarch, pcptr, kindptr); |
8918 | ||
9779414d | 8919 | if (arm_pc_is_thumb (gdbarch, *pcptr) && *kindptr == 4) |
177321bd DJ |
8920 | /* The documented magic value for a 32-bit Thumb-2 breakpoint, so |
8921 | that this is not confused with a 32-bit ARM breakpoint. */ | |
8922 | *kindptr = 3; | |
8923 | } | |
8924 | ||
cca44b1b JB |
8925 | /* Extract from an array REGBUF containing the (raw) register state a |
8926 | function return value of type TYPE, and copy that, in virtual | |
8927 | format, into VALBUF. */ | |
8928 | ||
8929 | static void | |
8930 | arm_extract_return_value (struct type *type, struct regcache *regs, | |
8931 | gdb_byte *valbuf) | |
8932 | { | |
8933 | struct gdbarch *gdbarch = get_regcache_arch (regs); | |
8934 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
8935 | ||
8936 | if (TYPE_CODE_FLT == TYPE_CODE (type)) | |
8937 | { | |
8938 | switch (gdbarch_tdep (gdbarch)->fp_model) | |
8939 | { | |
8940 | case ARM_FLOAT_FPA: | |
8941 | { | |
8942 | /* The value is in register F0 in internal format. We need to | |
8943 | extract the raw value and then convert it to the desired | |
8944 | internal type. */ | |
8945 | bfd_byte tmpbuf[FP_REGISTER_SIZE]; | |
8946 | ||
8947 | regcache_cooked_read (regs, ARM_F0_REGNUM, tmpbuf); | |
8948 | convert_from_extended (floatformat_from_type (type), tmpbuf, | |
8949 | valbuf, gdbarch_byte_order (gdbarch)); | |
8950 | } | |
8951 | break; | |
8952 | ||
8953 | case ARM_FLOAT_SOFT_FPA: | |
8954 | case ARM_FLOAT_SOFT_VFP: | |
8955 | /* ARM_FLOAT_VFP can arise if this is a variadic function so | |
8956 | not using the VFP ABI code. */ | |
8957 | case ARM_FLOAT_VFP: | |
8958 | regcache_cooked_read (regs, ARM_A1_REGNUM, valbuf); | |
8959 | if (TYPE_LENGTH (type) > 4) | |
8960 | regcache_cooked_read (regs, ARM_A1_REGNUM + 1, | |
8961 | valbuf + INT_REGISTER_SIZE); | |
8962 | break; | |
8963 | ||
8964 | default: | |
0963b4bd MS |
8965 | internal_error (__FILE__, __LINE__, |
8966 | _("arm_extract_return_value: " | |
8967 | "Floating point model not supported")); | |
cca44b1b JB |
8968 | break; |
8969 | } | |
8970 | } | |
8971 | else if (TYPE_CODE (type) == TYPE_CODE_INT | |
8972 | || TYPE_CODE (type) == TYPE_CODE_CHAR | |
8973 | || TYPE_CODE (type) == TYPE_CODE_BOOL | |
8974 | || TYPE_CODE (type) == TYPE_CODE_PTR | |
8975 | || TYPE_CODE (type) == TYPE_CODE_REF | |
8976 | || TYPE_CODE (type) == TYPE_CODE_ENUM) | |
8977 | { | |
b021a221 MS |
8978 | /* If the type is a plain integer, then the access is |
8979 | straight-forward. Otherwise we have to play around a bit | |
8980 | more. */ | |
cca44b1b JB |
8981 | int len = TYPE_LENGTH (type); |
8982 | int regno = ARM_A1_REGNUM; | |
8983 | ULONGEST tmp; | |
8984 | ||
8985 | while (len > 0) | |
8986 | { | |
8987 | /* By using store_unsigned_integer we avoid having to do | |
8988 | anything special for small big-endian values. */ | |
8989 | regcache_cooked_read_unsigned (regs, regno++, &tmp); | |
8990 | store_unsigned_integer (valbuf, | |
8991 | (len > INT_REGISTER_SIZE | |
8992 | ? INT_REGISTER_SIZE : len), | |
8993 | byte_order, tmp); | |
8994 | len -= INT_REGISTER_SIZE; | |
8995 | valbuf += INT_REGISTER_SIZE; | |
8996 | } | |
8997 | } | |
8998 | else | |
8999 | { | |
9000 | /* For a structure or union the behaviour is as if the value had | |
9001 | been stored to word-aligned memory and then loaded into | |
9002 | registers with 32-bit load instruction(s). */ | |
9003 | int len = TYPE_LENGTH (type); | |
9004 | int regno = ARM_A1_REGNUM; | |
9005 | bfd_byte tmpbuf[INT_REGISTER_SIZE]; | |
9006 | ||
9007 | while (len > 0) | |
9008 | { | |
9009 | regcache_cooked_read (regs, regno++, tmpbuf); | |
9010 | memcpy (valbuf, tmpbuf, | |
9011 | len > INT_REGISTER_SIZE ? INT_REGISTER_SIZE : len); | |
9012 | len -= INT_REGISTER_SIZE; | |
9013 | valbuf += INT_REGISTER_SIZE; | |
9014 | } | |
9015 | } | |
9016 | } | |
9017 | ||
9018 | ||
9019 | /* Will a function return an aggregate type in memory or in a | |
9020 | register? Return 0 if an aggregate type can be returned in a | |
9021 | register, 1 if it must be returned in memory. */ | |
9022 | ||
9023 | static int | |
9024 | arm_return_in_memory (struct gdbarch *gdbarch, struct type *type) | |
9025 | { | |
9026 | int nRc; | |
9027 | enum type_code code; | |
9028 | ||
9029 | CHECK_TYPEDEF (type); | |
9030 | ||
9031 | /* In the ARM ABI, "integer" like aggregate types are returned in | |
9032 | registers. For an aggregate type to be integer like, its size | |
9033 | must be less than or equal to INT_REGISTER_SIZE and the | |
9034 | offset of each addressable subfield must be zero. Note that bit | |
9035 | fields are not addressable, and all addressable subfields of | |
9036 | unions always start at offset zero. | |
9037 | ||
9038 | This function is based on the behaviour of GCC 2.95.1. | |
9039 | See: gcc/arm.c: arm_return_in_memory() for details. | |
9040 | ||
9041 | Note: All versions of GCC before GCC 2.95.2 do not set up the | |
9042 | parameters correctly for a function returning the following | |
9043 | structure: struct { float f;}; This should be returned in memory, | |
9044 | not a register. Richard Earnshaw sent me a patch, but I do not | |
9045 | know of any way to detect if a function like the above has been | |
9046 | compiled with the correct calling convention. */ | |
9047 | ||
9048 | /* All aggregate types that won't fit in a register must be returned | |
9049 | in memory. */ | |
9050 | if (TYPE_LENGTH (type) > INT_REGISTER_SIZE) | |
9051 | { | |
9052 | return 1; | |
9053 | } | |
9054 | ||
9055 | /* The AAPCS says all aggregates not larger than a word are returned | |
9056 | in a register. */ | |
9057 | if (gdbarch_tdep (gdbarch)->arm_abi != ARM_ABI_APCS) | |
9058 | return 0; | |
9059 | ||
9060 | /* The only aggregate types that can be returned in a register are | |
9061 | structs and unions. Arrays must be returned in memory. */ | |
9062 | code = TYPE_CODE (type); | |
9063 | if ((TYPE_CODE_STRUCT != code) && (TYPE_CODE_UNION != code)) | |
9064 | { | |
9065 | return 1; | |
9066 | } | |
9067 | ||
9068 | /* Assume all other aggregate types can be returned in a register. | |
9069 | Run a check for structures, unions and arrays. */ | |
9070 | nRc = 0; | |
9071 | ||
9072 | if ((TYPE_CODE_STRUCT == code) || (TYPE_CODE_UNION == code)) | |
9073 | { | |
9074 | int i; | |
9075 | /* Need to check if this struct/union is "integer" like. For | |
9076 | this to be true, its size must be less than or equal to | |
9077 | INT_REGISTER_SIZE and the offset of each addressable | |
9078 | subfield must be zero. Note that bit fields are not | |
9079 | addressable, and unions always start at offset zero. If any | |
9080 | of the subfields is a floating point type, the struct/union | |
9081 | cannot be an integer type. */ | |
9082 | ||
9083 | /* For each field in the object, check: | |
9084 | 1) Is it FP? --> yes, nRc = 1; | |
67255d04 RE |
9085 | 2) Is it addressable (bitpos != 0) and |
9086 | not packed (bitsize == 0)? | |
9087 | --> yes, nRc = 1 | |
9088 | */ | |
9089 | ||
9090 | for (i = 0; i < TYPE_NFIELDS (type); i++) | |
9091 | { | |
9092 | enum type_code field_type_code; | |
0963b4bd MS |
9093 | field_type_code = TYPE_CODE (check_typedef (TYPE_FIELD_TYPE (type, |
9094 | i))); | |
67255d04 RE |
9095 | |
9096 | /* Is it a floating point type field? */ | |
9097 | if (field_type_code == TYPE_CODE_FLT) | |
9098 | { | |
9099 | nRc = 1; | |
9100 | break; | |
9101 | } | |
9102 | ||
9103 | /* If bitpos != 0, then we have to care about it. */ | |
9104 | if (TYPE_FIELD_BITPOS (type, i) != 0) | |
9105 | { | |
9106 | /* Bitfields are not addressable. If the field bitsize is | |
9107 | zero, then the field is not packed. Hence it cannot be | |
9108 | a bitfield or any other packed type. */ | |
9109 | if (TYPE_FIELD_BITSIZE (type, i) == 0) | |
9110 | { | |
9111 | nRc = 1; | |
9112 | break; | |
9113 | } | |
9114 | } | |
9115 | } | |
9116 | } | |
9117 | ||
9118 | return nRc; | |
9119 | } | |
9120 | ||
34e8f22d RE |
9121 | /* Write into appropriate registers a function return value of type |
9122 | TYPE, given in virtual format. */ | |
9123 | ||
9124 | static void | |
b508a996 | 9125 | arm_store_return_value (struct type *type, struct regcache *regs, |
5238cf52 | 9126 | const gdb_byte *valbuf) |
34e8f22d | 9127 | { |
be8626e0 | 9128 | struct gdbarch *gdbarch = get_regcache_arch (regs); |
e17a4113 | 9129 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
be8626e0 | 9130 | |
34e8f22d RE |
9131 | if (TYPE_CODE (type) == TYPE_CODE_FLT) |
9132 | { | |
e362b510 | 9133 | gdb_byte buf[MAX_REGISTER_SIZE]; |
34e8f22d | 9134 | |
be8626e0 | 9135 | switch (gdbarch_tdep (gdbarch)->fp_model) |
08216dd7 RE |
9136 | { |
9137 | case ARM_FLOAT_FPA: | |
9138 | ||
be8626e0 MD |
9139 | convert_to_extended (floatformat_from_type (type), buf, valbuf, |
9140 | gdbarch_byte_order (gdbarch)); | |
b508a996 | 9141 | regcache_cooked_write (regs, ARM_F0_REGNUM, buf); |
08216dd7 RE |
9142 | break; |
9143 | ||
fd50bc42 | 9144 | case ARM_FLOAT_SOFT_FPA: |
08216dd7 | 9145 | case ARM_FLOAT_SOFT_VFP: |
90445bd3 DJ |
9146 | /* ARM_FLOAT_VFP can arise if this is a variadic function so |
9147 | not using the VFP ABI code. */ | |
9148 | case ARM_FLOAT_VFP: | |
b508a996 RE |
9149 | regcache_cooked_write (regs, ARM_A1_REGNUM, valbuf); |
9150 | if (TYPE_LENGTH (type) > 4) | |
9151 | regcache_cooked_write (regs, ARM_A1_REGNUM + 1, | |
7a5ea0d4 | 9152 | valbuf + INT_REGISTER_SIZE); |
08216dd7 RE |
9153 | break; |
9154 | ||
9155 | default: | |
9b20d036 MS |
9156 | internal_error (__FILE__, __LINE__, |
9157 | _("arm_store_return_value: Floating " | |
9158 | "point model not supported")); | |
08216dd7 RE |
9159 | break; |
9160 | } | |
34e8f22d | 9161 | } |
b508a996 RE |
9162 | else if (TYPE_CODE (type) == TYPE_CODE_INT |
9163 | || TYPE_CODE (type) == TYPE_CODE_CHAR | |
9164 | || TYPE_CODE (type) == TYPE_CODE_BOOL | |
9165 | || TYPE_CODE (type) == TYPE_CODE_PTR | |
9166 | || TYPE_CODE (type) == TYPE_CODE_REF | |
9167 | || TYPE_CODE (type) == TYPE_CODE_ENUM) | |
9168 | { | |
9169 | if (TYPE_LENGTH (type) <= 4) | |
9170 | { | |
9171 | /* Values of one word or less are zero/sign-extended and | |
9172 | returned in r0. */ | |
7a5ea0d4 | 9173 | bfd_byte tmpbuf[INT_REGISTER_SIZE]; |
b508a996 RE |
9174 | LONGEST val = unpack_long (type, valbuf); |
9175 | ||
e17a4113 | 9176 | store_signed_integer (tmpbuf, INT_REGISTER_SIZE, byte_order, val); |
b508a996 RE |
9177 | regcache_cooked_write (regs, ARM_A1_REGNUM, tmpbuf); |
9178 | } | |
9179 | else | |
9180 | { | |
9181 | /* Integral values greater than one word are stored in consecutive | |
9182 | registers starting with r0. This will always be a multiple of | |
9183 | the regiser size. */ | |
9184 | int len = TYPE_LENGTH (type); | |
9185 | int regno = ARM_A1_REGNUM; | |
9186 | ||
9187 | while (len > 0) | |
9188 | { | |
9189 | regcache_cooked_write (regs, regno++, valbuf); | |
7a5ea0d4 DJ |
9190 | len -= INT_REGISTER_SIZE; |
9191 | valbuf += INT_REGISTER_SIZE; | |
b508a996 RE |
9192 | } |
9193 | } | |
9194 | } | |
34e8f22d | 9195 | else |
b508a996 RE |
9196 | { |
9197 | /* For a structure or union the behaviour is as if the value had | |
9198 | been stored to word-aligned memory and then loaded into | |
9199 | registers with 32-bit load instruction(s). */ | |
9200 | int len = TYPE_LENGTH (type); | |
9201 | int regno = ARM_A1_REGNUM; | |
7a5ea0d4 | 9202 | bfd_byte tmpbuf[INT_REGISTER_SIZE]; |
b508a996 RE |
9203 | |
9204 | while (len > 0) | |
9205 | { | |
9206 | memcpy (tmpbuf, valbuf, | |
7a5ea0d4 | 9207 | len > INT_REGISTER_SIZE ? INT_REGISTER_SIZE : len); |
b508a996 | 9208 | regcache_cooked_write (regs, regno++, tmpbuf); |
7a5ea0d4 DJ |
9209 | len -= INT_REGISTER_SIZE; |
9210 | valbuf += INT_REGISTER_SIZE; | |
b508a996 RE |
9211 | } |
9212 | } | |
34e8f22d RE |
9213 | } |
9214 | ||
2af48f68 PB |
9215 | |
9216 | /* Handle function return values. */ | |
9217 | ||
9218 | static enum return_value_convention | |
6a3a010b | 9219 | arm_return_value (struct gdbarch *gdbarch, struct value *function, |
c055b101 CV |
9220 | struct type *valtype, struct regcache *regcache, |
9221 | gdb_byte *readbuf, const gdb_byte *writebuf) | |
2af48f68 | 9222 | { |
7c00367c | 9223 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
6a3a010b | 9224 | struct type *func_type = function ? value_type (function) : NULL; |
90445bd3 DJ |
9225 | enum arm_vfp_cprc_base_type vfp_base_type; |
9226 | int vfp_base_count; | |
9227 | ||
9228 | if (arm_vfp_abi_for_function (gdbarch, func_type) | |
9229 | && arm_vfp_call_candidate (valtype, &vfp_base_type, &vfp_base_count)) | |
9230 | { | |
9231 | int reg_char = arm_vfp_cprc_reg_char (vfp_base_type); | |
9232 | int unit_length = arm_vfp_cprc_unit_length (vfp_base_type); | |
9233 | int i; | |
9234 | for (i = 0; i < vfp_base_count; i++) | |
9235 | { | |
58d6951d DJ |
9236 | if (reg_char == 'q') |
9237 | { | |
9238 | if (writebuf) | |
9239 | arm_neon_quad_write (gdbarch, regcache, i, | |
9240 | writebuf + i * unit_length); | |
9241 | ||
9242 | if (readbuf) | |
9243 | arm_neon_quad_read (gdbarch, regcache, i, | |
9244 | readbuf + i * unit_length); | |
9245 | } | |
9246 | else | |
9247 | { | |
9248 | char name_buf[4]; | |
9249 | int regnum; | |
9250 | ||
8c042590 | 9251 | xsnprintf (name_buf, sizeof (name_buf), "%c%d", reg_char, i); |
58d6951d DJ |
9252 | regnum = user_reg_map_name_to_regnum (gdbarch, name_buf, |
9253 | strlen (name_buf)); | |
9254 | if (writebuf) | |
9255 | regcache_cooked_write (regcache, regnum, | |
9256 | writebuf + i * unit_length); | |
9257 | if (readbuf) | |
9258 | regcache_cooked_read (regcache, regnum, | |
9259 | readbuf + i * unit_length); | |
9260 | } | |
90445bd3 DJ |
9261 | } |
9262 | return RETURN_VALUE_REGISTER_CONVENTION; | |
9263 | } | |
7c00367c | 9264 | |
2af48f68 PB |
9265 | if (TYPE_CODE (valtype) == TYPE_CODE_STRUCT |
9266 | || TYPE_CODE (valtype) == TYPE_CODE_UNION | |
9267 | || TYPE_CODE (valtype) == TYPE_CODE_ARRAY) | |
9268 | { | |
7c00367c MK |
9269 | if (tdep->struct_return == pcc_struct_return |
9270 | || arm_return_in_memory (gdbarch, valtype)) | |
2af48f68 PB |
9271 | return RETURN_VALUE_STRUCT_CONVENTION; |
9272 | } | |
9273 | ||
7052e42c UW |
9274 | /* AAPCS returns complex types longer than a register in memory. */ |
9275 | if (tdep->arm_abi != ARM_ABI_APCS | |
9276 | && TYPE_CODE (valtype) == TYPE_CODE_COMPLEX | |
9277 | && TYPE_LENGTH (valtype) > INT_REGISTER_SIZE) | |
9278 | return RETURN_VALUE_STRUCT_CONVENTION; | |
9279 | ||
2af48f68 PB |
9280 | if (writebuf) |
9281 | arm_store_return_value (valtype, regcache, writebuf); | |
9282 | ||
9283 | if (readbuf) | |
9284 | arm_extract_return_value (valtype, regcache, readbuf); | |
9285 | ||
9286 | return RETURN_VALUE_REGISTER_CONVENTION; | |
9287 | } | |
9288 | ||
9289 | ||
9df628e0 | 9290 | static int |
60ade65d | 9291 | arm_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc) |
9df628e0 | 9292 | { |
e17a4113 UW |
9293 | struct gdbarch *gdbarch = get_frame_arch (frame); |
9294 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
9295 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
9df628e0 | 9296 | CORE_ADDR jb_addr; |
e362b510 | 9297 | gdb_byte buf[INT_REGISTER_SIZE]; |
9df628e0 | 9298 | |
60ade65d | 9299 | jb_addr = get_frame_register_unsigned (frame, ARM_A1_REGNUM); |
9df628e0 RE |
9300 | |
9301 | if (target_read_memory (jb_addr + tdep->jb_pc * tdep->jb_elt_size, buf, | |
7a5ea0d4 | 9302 | INT_REGISTER_SIZE)) |
9df628e0 RE |
9303 | return 0; |
9304 | ||
e17a4113 | 9305 | *pc = extract_unsigned_integer (buf, INT_REGISTER_SIZE, byte_order); |
9df628e0 RE |
9306 | return 1; |
9307 | } | |
9308 | ||
faa95490 DJ |
9309 | /* Recognize GCC and GNU ld's trampolines. If we are in a trampoline, |
9310 | return the target PC. Otherwise return 0. */ | |
c906108c SS |
9311 | |
9312 | CORE_ADDR | |
52f729a7 | 9313 | arm_skip_stub (struct frame_info *frame, CORE_ADDR pc) |
c906108c | 9314 | { |
2c02bd72 | 9315 | const char *name; |
faa95490 | 9316 | int namelen; |
c906108c SS |
9317 | CORE_ADDR start_addr; |
9318 | ||
9319 | /* Find the starting address and name of the function containing the PC. */ | |
9320 | if (find_pc_partial_function (pc, &name, &start_addr, NULL) == 0) | |
80d8d390 YQ |
9321 | { |
9322 | /* Trampoline 'bx reg' doesn't belong to any functions. Do the | |
9323 | check here. */ | |
9324 | start_addr = arm_skip_bx_reg (frame, pc); | |
9325 | if (start_addr != 0) | |
9326 | return start_addr; | |
9327 | ||
9328 | return 0; | |
9329 | } | |
c906108c | 9330 | |
faa95490 DJ |
9331 | /* If PC is in a Thumb call or return stub, return the address of the |
9332 | target PC, which is in a register. The thunk functions are called | |
9333 | _call_via_xx, where x is the register name. The possible names | |
3d8d5e79 DJ |
9334 | are r0-r9, sl, fp, ip, sp, and lr. ARM RealView has similar |
9335 | functions, named __ARM_call_via_r[0-7]. */ | |
9336 | if (strncmp (name, "_call_via_", 10) == 0 | |
9337 | || strncmp (name, "__ARM_call_via_", strlen ("__ARM_call_via_")) == 0) | |
c906108c | 9338 | { |
ed9a39eb JM |
9339 | /* Use the name suffix to determine which register contains the |
9340 | target PC. */ | |
c5aa993b JM |
9341 | static char *table[15] = |
9342 | {"r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", | |
9343 | "r8", "r9", "sl", "fp", "ip", "sp", "lr" | |
9344 | }; | |
c906108c | 9345 | int regno; |
faa95490 | 9346 | int offset = strlen (name) - 2; |
c906108c SS |
9347 | |
9348 | for (regno = 0; regno <= 14; regno++) | |
faa95490 | 9349 | if (strcmp (&name[offset], table[regno]) == 0) |
52f729a7 | 9350 | return get_frame_register_unsigned (frame, regno); |
c906108c | 9351 | } |
ed9a39eb | 9352 | |
faa95490 DJ |
9353 | /* GNU ld generates __foo_from_arm or __foo_from_thumb for |
9354 | non-interworking calls to foo. We could decode the stubs | |
9355 | to find the target but it's easier to use the symbol table. */ | |
9356 | namelen = strlen (name); | |
9357 | if (name[0] == '_' && name[1] == '_' | |
9358 | && ((namelen > 2 + strlen ("_from_thumb") | |
9359 | && strncmp (name + namelen - strlen ("_from_thumb"), "_from_thumb", | |
9360 | strlen ("_from_thumb")) == 0) | |
9361 | || (namelen > 2 + strlen ("_from_arm") | |
9362 | && strncmp (name + namelen - strlen ("_from_arm"), "_from_arm", | |
9363 | strlen ("_from_arm")) == 0))) | |
9364 | { | |
9365 | char *target_name; | |
9366 | int target_len = namelen - 2; | |
3b7344d5 | 9367 | struct bound_minimal_symbol minsym; |
faa95490 DJ |
9368 | struct objfile *objfile; |
9369 | struct obj_section *sec; | |
9370 | ||
9371 | if (name[namelen - 1] == 'b') | |
9372 | target_len -= strlen ("_from_thumb"); | |
9373 | else | |
9374 | target_len -= strlen ("_from_arm"); | |
9375 | ||
9376 | target_name = alloca (target_len + 1); | |
9377 | memcpy (target_name, name + 2, target_len); | |
9378 | target_name[target_len] = '\0'; | |
9379 | ||
9380 | sec = find_pc_section (pc); | |
9381 | objfile = (sec == NULL) ? NULL : sec->objfile; | |
9382 | minsym = lookup_minimal_symbol (target_name, NULL, objfile); | |
3b7344d5 | 9383 | if (minsym.minsym != NULL) |
77e371c0 | 9384 | return BMSYMBOL_VALUE_ADDRESS (minsym); |
faa95490 DJ |
9385 | else |
9386 | return 0; | |
9387 | } | |
9388 | ||
c5aa993b | 9389 | return 0; /* not a stub */ |
c906108c SS |
9390 | } |
9391 | ||
afd7eef0 RE |
9392 | static void |
9393 | set_arm_command (char *args, int from_tty) | |
9394 | { | |
edefbb7c AC |
9395 | printf_unfiltered (_("\ |
9396 | \"set arm\" must be followed by an apporpriate subcommand.\n")); | |
afd7eef0 RE |
9397 | help_list (setarmcmdlist, "set arm ", all_commands, gdb_stdout); |
9398 | } | |
9399 | ||
9400 | static void | |
9401 | show_arm_command (char *args, int from_tty) | |
9402 | { | |
26304000 | 9403 | cmd_show_list (showarmcmdlist, from_tty, ""); |
afd7eef0 RE |
9404 | } |
9405 | ||
28e97307 DJ |
9406 | static void |
9407 | arm_update_current_architecture (void) | |
fd50bc42 | 9408 | { |
28e97307 | 9409 | struct gdbarch_info info; |
fd50bc42 | 9410 | |
28e97307 | 9411 | /* If the current architecture is not ARM, we have nothing to do. */ |
f5656ead | 9412 | if (gdbarch_bfd_arch_info (target_gdbarch ())->arch != bfd_arch_arm) |
28e97307 | 9413 | return; |
fd50bc42 | 9414 | |
28e97307 DJ |
9415 | /* Update the architecture. */ |
9416 | gdbarch_info_init (&info); | |
fd50bc42 | 9417 | |
28e97307 | 9418 | if (!gdbarch_update_p (info)) |
9b20d036 | 9419 | internal_error (__FILE__, __LINE__, _("could not update architecture")); |
fd50bc42 RE |
9420 | } |
9421 | ||
9422 | static void | |
9423 | set_fp_model_sfunc (char *args, int from_tty, | |
9424 | struct cmd_list_element *c) | |
9425 | { | |
9426 | enum arm_float_model fp_model; | |
9427 | ||
9428 | for (fp_model = ARM_FLOAT_AUTO; fp_model != ARM_FLOAT_LAST; fp_model++) | |
9429 | if (strcmp (current_fp_model, fp_model_strings[fp_model]) == 0) | |
9430 | { | |
9431 | arm_fp_model = fp_model; | |
9432 | break; | |
9433 | } | |
9434 | ||
9435 | if (fp_model == ARM_FLOAT_LAST) | |
edefbb7c | 9436 | internal_error (__FILE__, __LINE__, _("Invalid fp model accepted: %s."), |
fd50bc42 RE |
9437 | current_fp_model); |
9438 | ||
28e97307 | 9439 | arm_update_current_architecture (); |
fd50bc42 RE |
9440 | } |
9441 | ||
9442 | static void | |
08546159 AC |
9443 | show_fp_model (struct ui_file *file, int from_tty, |
9444 | struct cmd_list_element *c, const char *value) | |
fd50bc42 | 9445 | { |
f5656ead | 9446 | struct gdbarch_tdep *tdep = gdbarch_tdep (target_gdbarch ()); |
fd50bc42 | 9447 | |
28e97307 | 9448 | if (arm_fp_model == ARM_FLOAT_AUTO |
f5656ead | 9449 | && gdbarch_bfd_arch_info (target_gdbarch ())->arch == bfd_arch_arm) |
28e97307 DJ |
9450 | fprintf_filtered (file, _("\ |
9451 | The current ARM floating point model is \"auto\" (currently \"%s\").\n"), | |
9452 | fp_model_strings[tdep->fp_model]); | |
9453 | else | |
9454 | fprintf_filtered (file, _("\ | |
9455 | The current ARM floating point model is \"%s\".\n"), | |
9456 | fp_model_strings[arm_fp_model]); | |
9457 | } | |
9458 | ||
9459 | static void | |
9460 | arm_set_abi (char *args, int from_tty, | |
9461 | struct cmd_list_element *c) | |
9462 | { | |
9463 | enum arm_abi_kind arm_abi; | |
9464 | ||
9465 | for (arm_abi = ARM_ABI_AUTO; arm_abi != ARM_ABI_LAST; arm_abi++) | |
9466 | if (strcmp (arm_abi_string, arm_abi_strings[arm_abi]) == 0) | |
9467 | { | |
9468 | arm_abi_global = arm_abi; | |
9469 | break; | |
9470 | } | |
9471 | ||
9472 | if (arm_abi == ARM_ABI_LAST) | |
9473 | internal_error (__FILE__, __LINE__, _("Invalid ABI accepted: %s."), | |
9474 | arm_abi_string); | |
9475 | ||
9476 | arm_update_current_architecture (); | |
9477 | } | |
9478 | ||
9479 | static void | |
9480 | arm_show_abi (struct ui_file *file, int from_tty, | |
9481 | struct cmd_list_element *c, const char *value) | |
9482 | { | |
f5656ead | 9483 | struct gdbarch_tdep *tdep = gdbarch_tdep (target_gdbarch ()); |
28e97307 DJ |
9484 | |
9485 | if (arm_abi_global == ARM_ABI_AUTO | |
f5656ead | 9486 | && gdbarch_bfd_arch_info (target_gdbarch ())->arch == bfd_arch_arm) |
28e97307 DJ |
9487 | fprintf_filtered (file, _("\ |
9488 | The current ARM ABI is \"auto\" (currently \"%s\").\n"), | |
9489 | arm_abi_strings[tdep->arm_abi]); | |
9490 | else | |
9491 | fprintf_filtered (file, _("The current ARM ABI is \"%s\".\n"), | |
9492 | arm_abi_string); | |
fd50bc42 RE |
9493 | } |
9494 | ||
0428b8f5 DJ |
9495 | static void |
9496 | arm_show_fallback_mode (struct ui_file *file, int from_tty, | |
9497 | struct cmd_list_element *c, const char *value) | |
9498 | { | |
0963b4bd MS |
9499 | fprintf_filtered (file, |
9500 | _("The current execution mode assumed " | |
9501 | "(when symbols are unavailable) is \"%s\".\n"), | |
0428b8f5 DJ |
9502 | arm_fallback_mode_string); |
9503 | } | |
9504 | ||
9505 | static void | |
9506 | arm_show_force_mode (struct ui_file *file, int from_tty, | |
9507 | struct cmd_list_element *c, const char *value) | |
9508 | { | |
f5656ead | 9509 | struct gdbarch_tdep *tdep = gdbarch_tdep (target_gdbarch ()); |
0428b8f5 | 9510 | |
0963b4bd MS |
9511 | fprintf_filtered (file, |
9512 | _("The current execution mode assumed " | |
9513 | "(even when symbols are available) is \"%s\".\n"), | |
0428b8f5 DJ |
9514 | arm_force_mode_string); |
9515 | } | |
9516 | ||
afd7eef0 RE |
9517 | /* If the user changes the register disassembly style used for info |
9518 | register and other commands, we have to also switch the style used | |
9519 | in opcodes for disassembly output. This function is run in the "set | |
9520 | arm disassembly" command, and does that. */ | |
bc90b915 FN |
9521 | |
9522 | static void | |
afd7eef0 | 9523 | set_disassembly_style_sfunc (char *args, int from_tty, |
bc90b915 FN |
9524 | struct cmd_list_element *c) |
9525 | { | |
afd7eef0 | 9526 | set_disassembly_style (); |
bc90b915 FN |
9527 | } |
9528 | \f | |
966fbf70 | 9529 | /* Return the ARM register name corresponding to register I. */ |
a208b0cb | 9530 | static const char * |
d93859e2 | 9531 | arm_register_name (struct gdbarch *gdbarch, int i) |
966fbf70 | 9532 | { |
58d6951d DJ |
9533 | const int num_regs = gdbarch_num_regs (gdbarch); |
9534 | ||
9535 | if (gdbarch_tdep (gdbarch)->have_vfp_pseudos | |
9536 | && i >= num_regs && i < num_regs + 32) | |
9537 | { | |
9538 | static const char *const vfp_pseudo_names[] = { | |
9539 | "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7", | |
9540 | "s8", "s9", "s10", "s11", "s12", "s13", "s14", "s15", | |
9541 | "s16", "s17", "s18", "s19", "s20", "s21", "s22", "s23", | |
9542 | "s24", "s25", "s26", "s27", "s28", "s29", "s30", "s31", | |
9543 | }; | |
9544 | ||
9545 | return vfp_pseudo_names[i - num_regs]; | |
9546 | } | |
9547 | ||
9548 | if (gdbarch_tdep (gdbarch)->have_neon_pseudos | |
9549 | && i >= num_regs + 32 && i < num_regs + 32 + 16) | |
9550 | { | |
9551 | static const char *const neon_pseudo_names[] = { | |
9552 | "q0", "q1", "q2", "q3", "q4", "q5", "q6", "q7", | |
9553 | "q8", "q9", "q10", "q11", "q12", "q13", "q14", "q15", | |
9554 | }; | |
9555 | ||
9556 | return neon_pseudo_names[i - num_regs - 32]; | |
9557 | } | |
9558 | ||
ff6f572f DJ |
9559 | if (i >= ARRAY_SIZE (arm_register_names)) |
9560 | /* These registers are only supported on targets which supply | |
9561 | an XML description. */ | |
9562 | return ""; | |
9563 | ||
966fbf70 RE |
9564 | return arm_register_names[i]; |
9565 | } | |
9566 | ||
bc90b915 | 9567 | static void |
afd7eef0 | 9568 | set_disassembly_style (void) |
bc90b915 | 9569 | { |
123dc839 | 9570 | int current; |
bc90b915 | 9571 | |
123dc839 DJ |
9572 | /* Find the style that the user wants. */ |
9573 | for (current = 0; current < num_disassembly_options; current++) | |
9574 | if (disassembly_style == valid_disassembly_styles[current]) | |
9575 | break; | |
9576 | gdb_assert (current < num_disassembly_options); | |
bc90b915 | 9577 | |
94c30b78 | 9578 | /* Synchronize the disassembler. */ |
bc90b915 FN |
9579 | set_arm_regname_option (current); |
9580 | } | |
9581 | ||
082fc60d RE |
9582 | /* Test whether the coff symbol specific value corresponds to a Thumb |
9583 | function. */ | |
9584 | ||
9585 | static int | |
9586 | coff_sym_is_thumb (int val) | |
9587 | { | |
f8bf5763 PM |
9588 | return (val == C_THUMBEXT |
9589 | || val == C_THUMBSTAT | |
9590 | || val == C_THUMBEXTFUNC | |
9591 | || val == C_THUMBSTATFUNC | |
9592 | || val == C_THUMBLABEL); | |
082fc60d RE |
9593 | } |
9594 | ||
9595 | /* arm_coff_make_msymbol_special() | |
9596 | arm_elf_make_msymbol_special() | |
9597 | ||
9598 | These functions test whether the COFF or ELF symbol corresponds to | |
9599 | an address in thumb code, and set a "special" bit in a minimal | |
9600 | symbol to indicate that it does. */ | |
9601 | ||
34e8f22d | 9602 | static void |
082fc60d RE |
9603 | arm_elf_make_msymbol_special(asymbol *sym, struct minimal_symbol *msym) |
9604 | { | |
467d42c4 UW |
9605 | if (ARM_SYM_BRANCH_TYPE (&((elf_symbol_type *)sym)->internal_elf_sym) |
9606 | == ST_BRANCH_TO_THUMB) | |
082fc60d RE |
9607 | MSYMBOL_SET_SPECIAL (msym); |
9608 | } | |
9609 | ||
34e8f22d | 9610 | static void |
082fc60d RE |
9611 | arm_coff_make_msymbol_special(int val, struct minimal_symbol *msym) |
9612 | { | |
9613 | if (coff_sym_is_thumb (val)) | |
9614 | MSYMBOL_SET_SPECIAL (msym); | |
9615 | } | |
9616 | ||
60c5725c | 9617 | static void |
c1bd65d0 | 9618 | arm_objfile_data_free (struct objfile *objfile, void *arg) |
60c5725c DJ |
9619 | { |
9620 | struct arm_per_objfile *data = arg; | |
9621 | unsigned int i; | |
9622 | ||
9623 | for (i = 0; i < objfile->obfd->section_count; i++) | |
9624 | VEC_free (arm_mapping_symbol_s, data->section_maps[i]); | |
9625 | } | |
9626 | ||
9627 | static void | |
9628 | arm_record_special_symbol (struct gdbarch *gdbarch, struct objfile *objfile, | |
9629 | asymbol *sym) | |
9630 | { | |
9631 | const char *name = bfd_asymbol_name (sym); | |
9632 | struct arm_per_objfile *data; | |
9633 | VEC(arm_mapping_symbol_s) **map_p; | |
9634 | struct arm_mapping_symbol new_map_sym; | |
9635 | ||
9636 | gdb_assert (name[0] == '$'); | |
9637 | if (name[1] != 'a' && name[1] != 't' && name[1] != 'd') | |
9638 | return; | |
9639 | ||
9640 | data = objfile_data (objfile, arm_objfile_data_key); | |
9641 | if (data == NULL) | |
9642 | { | |
9643 | data = OBSTACK_ZALLOC (&objfile->objfile_obstack, | |
9644 | struct arm_per_objfile); | |
9645 | set_objfile_data (objfile, arm_objfile_data_key, data); | |
9646 | data->section_maps = OBSTACK_CALLOC (&objfile->objfile_obstack, | |
9647 | objfile->obfd->section_count, | |
9648 | VEC(arm_mapping_symbol_s) *); | |
9649 | } | |
9650 | map_p = &data->section_maps[bfd_get_section (sym)->index]; | |
9651 | ||
9652 | new_map_sym.value = sym->value; | |
9653 | new_map_sym.type = name[1]; | |
9654 | ||
9655 | /* Assume that most mapping symbols appear in order of increasing | |
9656 | value. If they were randomly distributed, it would be faster to | |
9657 | always push here and then sort at first use. */ | |
9658 | if (!VEC_empty (arm_mapping_symbol_s, *map_p)) | |
9659 | { | |
9660 | struct arm_mapping_symbol *prev_map_sym; | |
9661 | ||
9662 | prev_map_sym = VEC_last (arm_mapping_symbol_s, *map_p); | |
9663 | if (prev_map_sym->value >= sym->value) | |
9664 | { | |
9665 | unsigned int idx; | |
9666 | idx = VEC_lower_bound (arm_mapping_symbol_s, *map_p, &new_map_sym, | |
9667 | arm_compare_mapping_symbols); | |
9668 | VEC_safe_insert (arm_mapping_symbol_s, *map_p, idx, &new_map_sym); | |
9669 | return; | |
9670 | } | |
9671 | } | |
9672 | ||
9673 | VEC_safe_push (arm_mapping_symbol_s, *map_p, &new_map_sym); | |
9674 | } | |
9675 | ||
756fe439 | 9676 | static void |
61a1198a | 9677 | arm_write_pc (struct regcache *regcache, CORE_ADDR pc) |
756fe439 | 9678 | { |
9779414d | 9679 | struct gdbarch *gdbarch = get_regcache_arch (regcache); |
61a1198a | 9680 | regcache_cooked_write_unsigned (regcache, ARM_PC_REGNUM, pc); |
756fe439 DJ |
9681 | |
9682 | /* If necessary, set the T bit. */ | |
9683 | if (arm_apcs_32) | |
9684 | { | |
9779414d | 9685 | ULONGEST val, t_bit; |
61a1198a | 9686 | regcache_cooked_read_unsigned (regcache, ARM_PS_REGNUM, &val); |
9779414d DJ |
9687 | t_bit = arm_psr_thumb_bit (gdbarch); |
9688 | if (arm_pc_is_thumb (gdbarch, pc)) | |
9689 | regcache_cooked_write_unsigned (regcache, ARM_PS_REGNUM, | |
9690 | val | t_bit); | |
756fe439 | 9691 | else |
61a1198a | 9692 | regcache_cooked_write_unsigned (regcache, ARM_PS_REGNUM, |
9779414d | 9693 | val & ~t_bit); |
756fe439 DJ |
9694 | } |
9695 | } | |
123dc839 | 9696 | |
58d6951d DJ |
9697 | /* Read the contents of a NEON quad register, by reading from two |
9698 | double registers. This is used to implement the quad pseudo | |
9699 | registers, and for argument passing in case the quad registers are | |
9700 | missing; vectors are passed in quad registers when using the VFP | |
9701 | ABI, even if a NEON unit is not present. REGNUM is the index of | |
9702 | the quad register, in [0, 15]. */ | |
9703 | ||
05d1431c | 9704 | static enum register_status |
58d6951d DJ |
9705 | arm_neon_quad_read (struct gdbarch *gdbarch, struct regcache *regcache, |
9706 | int regnum, gdb_byte *buf) | |
9707 | { | |
9708 | char name_buf[4]; | |
9709 | gdb_byte reg_buf[8]; | |
9710 | int offset, double_regnum; | |
05d1431c | 9711 | enum register_status status; |
58d6951d | 9712 | |
8c042590 | 9713 | xsnprintf (name_buf, sizeof (name_buf), "d%d", regnum << 1); |
58d6951d DJ |
9714 | double_regnum = user_reg_map_name_to_regnum (gdbarch, name_buf, |
9715 | strlen (name_buf)); | |
9716 | ||
9717 | /* d0 is always the least significant half of q0. */ | |
9718 | if (gdbarch_byte_order (gdbarch) == BFD_ENDIAN_BIG) | |
9719 | offset = 8; | |
9720 | else | |
9721 | offset = 0; | |
9722 | ||
05d1431c PA |
9723 | status = regcache_raw_read (regcache, double_regnum, reg_buf); |
9724 | if (status != REG_VALID) | |
9725 | return status; | |
58d6951d DJ |
9726 | memcpy (buf + offset, reg_buf, 8); |
9727 | ||
9728 | offset = 8 - offset; | |
05d1431c PA |
9729 | status = regcache_raw_read (regcache, double_regnum + 1, reg_buf); |
9730 | if (status != REG_VALID) | |
9731 | return status; | |
58d6951d | 9732 | memcpy (buf + offset, reg_buf, 8); |
05d1431c PA |
9733 | |
9734 | return REG_VALID; | |
58d6951d DJ |
9735 | } |
9736 | ||
05d1431c | 9737 | static enum register_status |
58d6951d DJ |
9738 | arm_pseudo_read (struct gdbarch *gdbarch, struct regcache *regcache, |
9739 | int regnum, gdb_byte *buf) | |
9740 | { | |
9741 | const int num_regs = gdbarch_num_regs (gdbarch); | |
9742 | char name_buf[4]; | |
9743 | gdb_byte reg_buf[8]; | |
9744 | int offset, double_regnum; | |
9745 | ||
9746 | gdb_assert (regnum >= num_regs); | |
9747 | regnum -= num_regs; | |
9748 | ||
9749 | if (gdbarch_tdep (gdbarch)->have_neon_pseudos && regnum >= 32 && regnum < 48) | |
9750 | /* Quad-precision register. */ | |
05d1431c | 9751 | return arm_neon_quad_read (gdbarch, regcache, regnum - 32, buf); |
58d6951d DJ |
9752 | else |
9753 | { | |
05d1431c PA |
9754 | enum register_status status; |
9755 | ||
58d6951d DJ |
9756 | /* Single-precision register. */ |
9757 | gdb_assert (regnum < 32); | |
9758 | ||
9759 | /* s0 is always the least significant half of d0. */ | |
9760 | if (gdbarch_byte_order (gdbarch) == BFD_ENDIAN_BIG) | |
9761 | offset = (regnum & 1) ? 0 : 4; | |
9762 | else | |
9763 | offset = (regnum & 1) ? 4 : 0; | |
9764 | ||
8c042590 | 9765 | xsnprintf (name_buf, sizeof (name_buf), "d%d", regnum >> 1); |
58d6951d DJ |
9766 | double_regnum = user_reg_map_name_to_regnum (gdbarch, name_buf, |
9767 | strlen (name_buf)); | |
9768 | ||
05d1431c PA |
9769 | status = regcache_raw_read (regcache, double_regnum, reg_buf); |
9770 | if (status == REG_VALID) | |
9771 | memcpy (buf, reg_buf + offset, 4); | |
9772 | return status; | |
58d6951d DJ |
9773 | } |
9774 | } | |
9775 | ||
9776 | /* Store the contents of BUF to a NEON quad register, by writing to | |
9777 | two double registers. This is used to implement the quad pseudo | |
9778 | registers, and for argument passing in case the quad registers are | |
9779 | missing; vectors are passed in quad registers when using the VFP | |
9780 | ABI, even if a NEON unit is not present. REGNUM is the index | |
9781 | of the quad register, in [0, 15]. */ | |
9782 | ||
9783 | static void | |
9784 | arm_neon_quad_write (struct gdbarch *gdbarch, struct regcache *regcache, | |
9785 | int regnum, const gdb_byte *buf) | |
9786 | { | |
9787 | char name_buf[4]; | |
58d6951d DJ |
9788 | int offset, double_regnum; |
9789 | ||
8c042590 | 9790 | xsnprintf (name_buf, sizeof (name_buf), "d%d", regnum << 1); |
58d6951d DJ |
9791 | double_regnum = user_reg_map_name_to_regnum (gdbarch, name_buf, |
9792 | strlen (name_buf)); | |
9793 | ||
9794 | /* d0 is always the least significant half of q0. */ | |
9795 | if (gdbarch_byte_order (gdbarch) == BFD_ENDIAN_BIG) | |
9796 | offset = 8; | |
9797 | else | |
9798 | offset = 0; | |
9799 | ||
9800 | regcache_raw_write (regcache, double_regnum, buf + offset); | |
9801 | offset = 8 - offset; | |
9802 | regcache_raw_write (regcache, double_regnum + 1, buf + offset); | |
9803 | } | |
9804 | ||
9805 | static void | |
9806 | arm_pseudo_write (struct gdbarch *gdbarch, struct regcache *regcache, | |
9807 | int regnum, const gdb_byte *buf) | |
9808 | { | |
9809 | const int num_regs = gdbarch_num_regs (gdbarch); | |
9810 | char name_buf[4]; | |
9811 | gdb_byte reg_buf[8]; | |
9812 | int offset, double_regnum; | |
9813 | ||
9814 | gdb_assert (regnum >= num_regs); | |
9815 | regnum -= num_regs; | |
9816 | ||
9817 | if (gdbarch_tdep (gdbarch)->have_neon_pseudos && regnum >= 32 && regnum < 48) | |
9818 | /* Quad-precision register. */ | |
9819 | arm_neon_quad_write (gdbarch, regcache, regnum - 32, buf); | |
9820 | else | |
9821 | { | |
9822 | /* Single-precision register. */ | |
9823 | gdb_assert (regnum < 32); | |
9824 | ||
9825 | /* s0 is always the least significant half of d0. */ | |
9826 | if (gdbarch_byte_order (gdbarch) == BFD_ENDIAN_BIG) | |
9827 | offset = (regnum & 1) ? 0 : 4; | |
9828 | else | |
9829 | offset = (regnum & 1) ? 4 : 0; | |
9830 | ||
8c042590 | 9831 | xsnprintf (name_buf, sizeof (name_buf), "d%d", regnum >> 1); |
58d6951d DJ |
9832 | double_regnum = user_reg_map_name_to_regnum (gdbarch, name_buf, |
9833 | strlen (name_buf)); | |
9834 | ||
9835 | regcache_raw_read (regcache, double_regnum, reg_buf); | |
9836 | memcpy (reg_buf + offset, buf, 4); | |
9837 | regcache_raw_write (regcache, double_regnum, reg_buf); | |
9838 | } | |
9839 | } | |
9840 | ||
123dc839 DJ |
9841 | static struct value * |
9842 | value_of_arm_user_reg (struct frame_info *frame, const void *baton) | |
9843 | { | |
9844 | const int *reg_p = baton; | |
9845 | return value_of_register (*reg_p, frame); | |
9846 | } | |
97e03143 | 9847 | \f |
70f80edf JT |
9848 | static enum gdb_osabi |
9849 | arm_elf_osabi_sniffer (bfd *abfd) | |
97e03143 | 9850 | { |
2af48f68 | 9851 | unsigned int elfosabi; |
70f80edf | 9852 | enum gdb_osabi osabi = GDB_OSABI_UNKNOWN; |
97e03143 | 9853 | |
70f80edf | 9854 | elfosabi = elf_elfheader (abfd)->e_ident[EI_OSABI]; |
97e03143 | 9855 | |
28e97307 DJ |
9856 | if (elfosabi == ELFOSABI_ARM) |
9857 | /* GNU tools use this value. Check note sections in this case, | |
9858 | as well. */ | |
9859 | bfd_map_over_sections (abfd, | |
9860 | generic_elf_osabi_sniff_abi_tag_sections, | |
9861 | &osabi); | |
97e03143 | 9862 | |
28e97307 | 9863 | /* Anything else will be handled by the generic ELF sniffer. */ |
70f80edf | 9864 | return osabi; |
97e03143 RE |
9865 | } |
9866 | ||
54483882 YQ |
9867 | static int |
9868 | arm_register_reggroup_p (struct gdbarch *gdbarch, int regnum, | |
9869 | struct reggroup *group) | |
9870 | { | |
2c291032 YQ |
9871 | /* FPS register's type is INT, but belongs to float_reggroup. Beside |
9872 | this, FPS register belongs to save_regroup, restore_reggroup, and | |
9873 | all_reggroup, of course. */ | |
54483882 | 9874 | if (regnum == ARM_FPS_REGNUM) |
2c291032 YQ |
9875 | return (group == float_reggroup |
9876 | || group == save_reggroup | |
9877 | || group == restore_reggroup | |
9878 | || group == all_reggroup); | |
54483882 YQ |
9879 | else |
9880 | return default_register_reggroup_p (gdbarch, regnum, group); | |
9881 | } | |
9882 | ||
25f8c692 JL |
9883 | \f |
9884 | /* For backward-compatibility we allow two 'g' packet lengths with | |
9885 | the remote protocol depending on whether FPA registers are | |
9886 | supplied. M-profile targets do not have FPA registers, but some | |
9887 | stubs already exist in the wild which use a 'g' packet which | |
9888 | supplies them albeit with dummy values. The packet format which | |
9889 | includes FPA registers should be considered deprecated for | |
9890 | M-profile targets. */ | |
9891 | ||
9892 | static void | |
9893 | arm_register_g_packet_guesses (struct gdbarch *gdbarch) | |
9894 | { | |
9895 | if (gdbarch_tdep (gdbarch)->is_m) | |
9896 | { | |
9897 | /* If we know from the executable this is an M-profile target, | |
9898 | cater for remote targets whose register set layout is the | |
9899 | same as the FPA layout. */ | |
9900 | register_remote_g_packet_guess (gdbarch, | |
03145bf4 | 9901 | /* r0-r12,sp,lr,pc; f0-f7; fps,xpsr */ |
25f8c692 JL |
9902 | (16 * INT_REGISTER_SIZE) |
9903 | + (8 * FP_REGISTER_SIZE) | |
9904 | + (2 * INT_REGISTER_SIZE), | |
9905 | tdesc_arm_with_m_fpa_layout); | |
9906 | ||
9907 | /* The regular M-profile layout. */ | |
9908 | register_remote_g_packet_guess (gdbarch, | |
9909 | /* r0-r12,sp,lr,pc; xpsr */ | |
9910 | (16 * INT_REGISTER_SIZE) | |
9911 | + INT_REGISTER_SIZE, | |
9912 | tdesc_arm_with_m); | |
3184d3f9 JL |
9913 | |
9914 | /* M-profile plus M4F VFP. */ | |
9915 | register_remote_g_packet_guess (gdbarch, | |
9916 | /* r0-r12,sp,lr,pc; d0-d15; fpscr,xpsr */ | |
9917 | (16 * INT_REGISTER_SIZE) | |
9918 | + (16 * VFP_REGISTER_SIZE) | |
9919 | + (2 * INT_REGISTER_SIZE), | |
9920 | tdesc_arm_with_m_vfp_d16); | |
25f8c692 JL |
9921 | } |
9922 | ||
9923 | /* Otherwise we don't have a useful guess. */ | |
9924 | } | |
9925 | ||
70f80edf | 9926 | \f |
da3c6d4a MS |
9927 | /* Initialize the current architecture based on INFO. If possible, |
9928 | re-use an architecture from ARCHES, which is a list of | |
9929 | architectures already created during this debugging session. | |
97e03143 | 9930 | |
da3c6d4a MS |
9931 | Called e.g. at program startup, when reading a core file, and when |
9932 | reading a binary file. */ | |
97e03143 | 9933 | |
39bbf761 RE |
9934 | static struct gdbarch * |
9935 | arm_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches) | |
9936 | { | |
97e03143 | 9937 | struct gdbarch_tdep *tdep; |
39bbf761 | 9938 | struct gdbarch *gdbarch; |
28e97307 DJ |
9939 | struct gdbarch_list *best_arch; |
9940 | enum arm_abi_kind arm_abi = arm_abi_global; | |
9941 | enum arm_float_model fp_model = arm_fp_model; | |
123dc839 | 9942 | struct tdesc_arch_data *tdesc_data = NULL; |
9779414d | 9943 | int i, is_m = 0; |
58d6951d DJ |
9944 | int have_vfp_registers = 0, have_vfp_pseudos = 0, have_neon_pseudos = 0; |
9945 | int have_neon = 0; | |
ff6f572f | 9946 | int have_fpa_registers = 1; |
9779414d DJ |
9947 | const struct target_desc *tdesc = info.target_desc; |
9948 | ||
9949 | /* If we have an object to base this architecture on, try to determine | |
9950 | its ABI. */ | |
9951 | ||
9952 | if (arm_abi == ARM_ABI_AUTO && info.abfd != NULL) | |
9953 | { | |
9954 | int ei_osabi, e_flags; | |
9955 | ||
9956 | switch (bfd_get_flavour (info.abfd)) | |
9957 | { | |
9958 | case bfd_target_aout_flavour: | |
9959 | /* Assume it's an old APCS-style ABI. */ | |
9960 | arm_abi = ARM_ABI_APCS; | |
9961 | break; | |
9962 | ||
9963 | case bfd_target_coff_flavour: | |
9964 | /* Assume it's an old APCS-style ABI. */ | |
9965 | /* XXX WinCE? */ | |
9966 | arm_abi = ARM_ABI_APCS; | |
9967 | break; | |
9968 | ||
9969 | case bfd_target_elf_flavour: | |
9970 | ei_osabi = elf_elfheader (info.abfd)->e_ident[EI_OSABI]; | |
9971 | e_flags = elf_elfheader (info.abfd)->e_flags; | |
9972 | ||
9973 | if (ei_osabi == ELFOSABI_ARM) | |
9974 | { | |
9975 | /* GNU tools used to use this value, but do not for EABI | |
9976 | objects. There's nowhere to tag an EABI version | |
9977 | anyway, so assume APCS. */ | |
9978 | arm_abi = ARM_ABI_APCS; | |
9979 | } | |
9980 | else if (ei_osabi == ELFOSABI_NONE) | |
9981 | { | |
9982 | int eabi_ver = EF_ARM_EABI_VERSION (e_flags); | |
9983 | int attr_arch, attr_profile; | |
9984 | ||
9985 | switch (eabi_ver) | |
9986 | { | |
9987 | case EF_ARM_EABI_UNKNOWN: | |
9988 | /* Assume GNU tools. */ | |
9989 | arm_abi = ARM_ABI_APCS; | |
9990 | break; | |
9991 | ||
9992 | case EF_ARM_EABI_VER4: | |
9993 | case EF_ARM_EABI_VER5: | |
9994 | arm_abi = ARM_ABI_AAPCS; | |
9995 | /* EABI binaries default to VFP float ordering. | |
9996 | They may also contain build attributes that can | |
9997 | be used to identify if the VFP argument-passing | |
9998 | ABI is in use. */ | |
9999 | if (fp_model == ARM_FLOAT_AUTO) | |
10000 | { | |
10001 | #ifdef HAVE_ELF | |
10002 | switch (bfd_elf_get_obj_attr_int (info.abfd, | |
10003 | OBJ_ATTR_PROC, | |
10004 | Tag_ABI_VFP_args)) | |
10005 | { | |
10006 | case 0: | |
10007 | /* "The user intended FP parameter/result | |
10008 | passing to conform to AAPCS, base | |
10009 | variant". */ | |
10010 | fp_model = ARM_FLOAT_SOFT_VFP; | |
10011 | break; | |
10012 | case 1: | |
10013 | /* "The user intended FP parameter/result | |
10014 | passing to conform to AAPCS, VFP | |
10015 | variant". */ | |
10016 | fp_model = ARM_FLOAT_VFP; | |
10017 | break; | |
10018 | case 2: | |
10019 | /* "The user intended FP parameter/result | |
10020 | passing to conform to tool chain-specific | |
10021 | conventions" - we don't know any such | |
10022 | conventions, so leave it as "auto". */ | |
10023 | break; | |
10024 | default: | |
10025 | /* Attribute value not mentioned in the | |
10026 | October 2008 ABI, so leave it as | |
10027 | "auto". */ | |
10028 | break; | |
10029 | } | |
10030 | #else | |
10031 | fp_model = ARM_FLOAT_SOFT_VFP; | |
10032 | #endif | |
10033 | } | |
10034 | break; | |
10035 | ||
10036 | default: | |
10037 | /* Leave it as "auto". */ | |
10038 | warning (_("unknown ARM EABI version 0x%x"), eabi_ver); | |
10039 | break; | |
10040 | } | |
10041 | ||
10042 | #ifdef HAVE_ELF | |
10043 | /* Detect M-profile programs. This only works if the | |
10044 | executable file includes build attributes; GCC does | |
10045 | copy them to the executable, but e.g. RealView does | |
10046 | not. */ | |
10047 | attr_arch = bfd_elf_get_obj_attr_int (info.abfd, OBJ_ATTR_PROC, | |
10048 | Tag_CPU_arch); | |
0963b4bd MS |
10049 | attr_profile = bfd_elf_get_obj_attr_int (info.abfd, |
10050 | OBJ_ATTR_PROC, | |
9779414d DJ |
10051 | Tag_CPU_arch_profile); |
10052 | /* GCC specifies the profile for v6-M; RealView only | |
10053 | specifies the profile for architectures starting with | |
10054 | V7 (as opposed to architectures with a tag | |
10055 | numerically greater than TAG_CPU_ARCH_V7). */ | |
10056 | if (!tdesc_has_registers (tdesc) | |
10057 | && (attr_arch == TAG_CPU_ARCH_V6_M | |
10058 | || attr_arch == TAG_CPU_ARCH_V6S_M | |
10059 | || attr_profile == 'M')) | |
25f8c692 | 10060 | is_m = 1; |
9779414d DJ |
10061 | #endif |
10062 | } | |
10063 | ||
10064 | if (fp_model == ARM_FLOAT_AUTO) | |
10065 | { | |
10066 | int e_flags = elf_elfheader (info.abfd)->e_flags; | |
10067 | ||
10068 | switch (e_flags & (EF_ARM_SOFT_FLOAT | EF_ARM_VFP_FLOAT)) | |
10069 | { | |
10070 | case 0: | |
10071 | /* Leave it as "auto". Strictly speaking this case | |
10072 | means FPA, but almost nobody uses that now, and | |
10073 | many toolchains fail to set the appropriate bits | |
10074 | for the floating-point model they use. */ | |
10075 | break; | |
10076 | case EF_ARM_SOFT_FLOAT: | |
10077 | fp_model = ARM_FLOAT_SOFT_FPA; | |
10078 | break; | |
10079 | case EF_ARM_VFP_FLOAT: | |
10080 | fp_model = ARM_FLOAT_VFP; | |
10081 | break; | |
10082 | case EF_ARM_SOFT_FLOAT | EF_ARM_VFP_FLOAT: | |
10083 | fp_model = ARM_FLOAT_SOFT_VFP; | |
10084 | break; | |
10085 | } | |
10086 | } | |
10087 | ||
10088 | if (e_flags & EF_ARM_BE8) | |
10089 | info.byte_order_for_code = BFD_ENDIAN_LITTLE; | |
10090 | ||
10091 | break; | |
10092 | ||
10093 | default: | |
10094 | /* Leave it as "auto". */ | |
10095 | break; | |
10096 | } | |
10097 | } | |
123dc839 DJ |
10098 | |
10099 | /* Check any target description for validity. */ | |
9779414d | 10100 | if (tdesc_has_registers (tdesc)) |
123dc839 DJ |
10101 | { |
10102 | /* For most registers we require GDB's default names; but also allow | |
10103 | the numeric names for sp / lr / pc, as a convenience. */ | |
10104 | static const char *const arm_sp_names[] = { "r13", "sp", NULL }; | |
10105 | static const char *const arm_lr_names[] = { "r14", "lr", NULL }; | |
10106 | static const char *const arm_pc_names[] = { "r15", "pc", NULL }; | |
10107 | ||
10108 | const struct tdesc_feature *feature; | |
58d6951d | 10109 | int valid_p; |
123dc839 | 10110 | |
9779414d | 10111 | feature = tdesc_find_feature (tdesc, |
123dc839 DJ |
10112 | "org.gnu.gdb.arm.core"); |
10113 | if (feature == NULL) | |
9779414d DJ |
10114 | { |
10115 | feature = tdesc_find_feature (tdesc, | |
10116 | "org.gnu.gdb.arm.m-profile"); | |
10117 | if (feature == NULL) | |
10118 | return NULL; | |
10119 | else | |
10120 | is_m = 1; | |
10121 | } | |
123dc839 DJ |
10122 | |
10123 | tdesc_data = tdesc_data_alloc (); | |
10124 | ||
10125 | valid_p = 1; | |
10126 | for (i = 0; i < ARM_SP_REGNUM; i++) | |
10127 | valid_p &= tdesc_numbered_register (feature, tdesc_data, i, | |
10128 | arm_register_names[i]); | |
10129 | valid_p &= tdesc_numbered_register_choices (feature, tdesc_data, | |
10130 | ARM_SP_REGNUM, | |
10131 | arm_sp_names); | |
10132 | valid_p &= tdesc_numbered_register_choices (feature, tdesc_data, | |
10133 | ARM_LR_REGNUM, | |
10134 | arm_lr_names); | |
10135 | valid_p &= tdesc_numbered_register_choices (feature, tdesc_data, | |
10136 | ARM_PC_REGNUM, | |
10137 | arm_pc_names); | |
9779414d DJ |
10138 | if (is_m) |
10139 | valid_p &= tdesc_numbered_register (feature, tdesc_data, | |
10140 | ARM_PS_REGNUM, "xpsr"); | |
10141 | else | |
10142 | valid_p &= tdesc_numbered_register (feature, tdesc_data, | |
10143 | ARM_PS_REGNUM, "cpsr"); | |
123dc839 DJ |
10144 | |
10145 | if (!valid_p) | |
10146 | { | |
10147 | tdesc_data_cleanup (tdesc_data); | |
10148 | return NULL; | |
10149 | } | |
10150 | ||
9779414d | 10151 | feature = tdesc_find_feature (tdesc, |
123dc839 DJ |
10152 | "org.gnu.gdb.arm.fpa"); |
10153 | if (feature != NULL) | |
10154 | { | |
10155 | valid_p = 1; | |
10156 | for (i = ARM_F0_REGNUM; i <= ARM_FPS_REGNUM; i++) | |
10157 | valid_p &= tdesc_numbered_register (feature, tdesc_data, i, | |
10158 | arm_register_names[i]); | |
10159 | if (!valid_p) | |
10160 | { | |
10161 | tdesc_data_cleanup (tdesc_data); | |
10162 | return NULL; | |
10163 | } | |
10164 | } | |
ff6f572f DJ |
10165 | else |
10166 | have_fpa_registers = 0; | |
10167 | ||
9779414d | 10168 | feature = tdesc_find_feature (tdesc, |
ff6f572f DJ |
10169 | "org.gnu.gdb.xscale.iwmmxt"); |
10170 | if (feature != NULL) | |
10171 | { | |
10172 | static const char *const iwmmxt_names[] = { | |
10173 | "wR0", "wR1", "wR2", "wR3", "wR4", "wR5", "wR6", "wR7", | |
10174 | "wR8", "wR9", "wR10", "wR11", "wR12", "wR13", "wR14", "wR15", | |
10175 | "wCID", "wCon", "wCSSF", "wCASF", "", "", "", "", | |
10176 | "wCGR0", "wCGR1", "wCGR2", "wCGR3", "", "", "", "", | |
10177 | }; | |
10178 | ||
10179 | valid_p = 1; | |
10180 | for (i = ARM_WR0_REGNUM; i <= ARM_WR15_REGNUM; i++) | |
10181 | valid_p | |
10182 | &= tdesc_numbered_register (feature, tdesc_data, i, | |
10183 | iwmmxt_names[i - ARM_WR0_REGNUM]); | |
10184 | ||
10185 | /* Check for the control registers, but do not fail if they | |
10186 | are missing. */ | |
10187 | for (i = ARM_WC0_REGNUM; i <= ARM_WCASF_REGNUM; i++) | |
10188 | tdesc_numbered_register (feature, tdesc_data, i, | |
10189 | iwmmxt_names[i - ARM_WR0_REGNUM]); | |
10190 | ||
10191 | for (i = ARM_WCGR0_REGNUM; i <= ARM_WCGR3_REGNUM; i++) | |
10192 | valid_p | |
10193 | &= tdesc_numbered_register (feature, tdesc_data, i, | |
10194 | iwmmxt_names[i - ARM_WR0_REGNUM]); | |
10195 | ||
10196 | if (!valid_p) | |
10197 | { | |
10198 | tdesc_data_cleanup (tdesc_data); | |
10199 | return NULL; | |
10200 | } | |
10201 | } | |
58d6951d DJ |
10202 | |
10203 | /* If we have a VFP unit, check whether the single precision registers | |
10204 | are present. If not, then we will synthesize them as pseudo | |
10205 | registers. */ | |
9779414d | 10206 | feature = tdesc_find_feature (tdesc, |
58d6951d DJ |
10207 | "org.gnu.gdb.arm.vfp"); |
10208 | if (feature != NULL) | |
10209 | { | |
10210 | static const char *const vfp_double_names[] = { | |
10211 | "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", | |
10212 | "d8", "d9", "d10", "d11", "d12", "d13", "d14", "d15", | |
10213 | "d16", "d17", "d18", "d19", "d20", "d21", "d22", "d23", | |
10214 | "d24", "d25", "d26", "d27", "d28", "d29", "d30", "d31", | |
10215 | }; | |
10216 | ||
10217 | /* Require the double precision registers. There must be either | |
10218 | 16 or 32. */ | |
10219 | valid_p = 1; | |
10220 | for (i = 0; i < 32; i++) | |
10221 | { | |
10222 | valid_p &= tdesc_numbered_register (feature, tdesc_data, | |
10223 | ARM_D0_REGNUM + i, | |
10224 | vfp_double_names[i]); | |
10225 | if (!valid_p) | |
10226 | break; | |
10227 | } | |
2b9e5ea6 UW |
10228 | if (!valid_p && i == 16) |
10229 | valid_p = 1; | |
58d6951d | 10230 | |
2b9e5ea6 UW |
10231 | /* Also require FPSCR. */ |
10232 | valid_p &= tdesc_numbered_register (feature, tdesc_data, | |
10233 | ARM_FPSCR_REGNUM, "fpscr"); | |
10234 | if (!valid_p) | |
58d6951d DJ |
10235 | { |
10236 | tdesc_data_cleanup (tdesc_data); | |
10237 | return NULL; | |
10238 | } | |
10239 | ||
10240 | if (tdesc_unnumbered_register (feature, "s0") == 0) | |
10241 | have_vfp_pseudos = 1; | |
10242 | ||
10243 | have_vfp_registers = 1; | |
10244 | ||
10245 | /* If we have VFP, also check for NEON. The architecture allows | |
10246 | NEON without VFP (integer vector operations only), but GDB | |
10247 | does not support that. */ | |
9779414d | 10248 | feature = tdesc_find_feature (tdesc, |
58d6951d DJ |
10249 | "org.gnu.gdb.arm.neon"); |
10250 | if (feature != NULL) | |
10251 | { | |
10252 | /* NEON requires 32 double-precision registers. */ | |
10253 | if (i != 32) | |
10254 | { | |
10255 | tdesc_data_cleanup (tdesc_data); | |
10256 | return NULL; | |
10257 | } | |
10258 | ||
10259 | /* If there are quad registers defined by the stub, use | |
10260 | their type; otherwise (normally) provide them with | |
10261 | the default type. */ | |
10262 | if (tdesc_unnumbered_register (feature, "q0") == 0) | |
10263 | have_neon_pseudos = 1; | |
10264 | ||
10265 | have_neon = 1; | |
10266 | } | |
10267 | } | |
123dc839 | 10268 | } |
39bbf761 | 10269 | |
28e97307 DJ |
10270 | /* If there is already a candidate, use it. */ |
10271 | for (best_arch = gdbarch_list_lookup_by_info (arches, &info); | |
10272 | best_arch != NULL; | |
10273 | best_arch = gdbarch_list_lookup_by_info (best_arch->next, &info)) | |
10274 | { | |
b8926edc DJ |
10275 | if (arm_abi != ARM_ABI_AUTO |
10276 | && arm_abi != gdbarch_tdep (best_arch->gdbarch)->arm_abi) | |
28e97307 DJ |
10277 | continue; |
10278 | ||
b8926edc DJ |
10279 | if (fp_model != ARM_FLOAT_AUTO |
10280 | && fp_model != gdbarch_tdep (best_arch->gdbarch)->fp_model) | |
28e97307 DJ |
10281 | continue; |
10282 | ||
58d6951d DJ |
10283 | /* There are various other properties in tdep that we do not |
10284 | need to check here: those derived from a target description, | |
10285 | since gdbarches with a different target description are | |
10286 | automatically disqualified. */ | |
10287 | ||
9779414d DJ |
10288 | /* Do check is_m, though, since it might come from the binary. */ |
10289 | if (is_m != gdbarch_tdep (best_arch->gdbarch)->is_m) | |
10290 | continue; | |
10291 | ||
28e97307 DJ |
10292 | /* Found a match. */ |
10293 | break; | |
10294 | } | |
97e03143 | 10295 | |
28e97307 | 10296 | if (best_arch != NULL) |
123dc839 DJ |
10297 | { |
10298 | if (tdesc_data != NULL) | |
10299 | tdesc_data_cleanup (tdesc_data); | |
10300 | return best_arch->gdbarch; | |
10301 | } | |
28e97307 DJ |
10302 | |
10303 | tdep = xcalloc (1, sizeof (struct gdbarch_tdep)); | |
97e03143 RE |
10304 | gdbarch = gdbarch_alloc (&info, tdep); |
10305 | ||
28e97307 DJ |
10306 | /* Record additional information about the architecture we are defining. |
10307 | These are gdbarch discriminators, like the OSABI. */ | |
10308 | tdep->arm_abi = arm_abi; | |
10309 | tdep->fp_model = fp_model; | |
9779414d | 10310 | tdep->is_m = is_m; |
ff6f572f | 10311 | tdep->have_fpa_registers = have_fpa_registers; |
58d6951d DJ |
10312 | tdep->have_vfp_registers = have_vfp_registers; |
10313 | tdep->have_vfp_pseudos = have_vfp_pseudos; | |
10314 | tdep->have_neon_pseudos = have_neon_pseudos; | |
10315 | tdep->have_neon = have_neon; | |
08216dd7 | 10316 | |
25f8c692 JL |
10317 | arm_register_g_packet_guesses (gdbarch); |
10318 | ||
08216dd7 | 10319 | /* Breakpoints. */ |
9d4fde75 | 10320 | switch (info.byte_order_for_code) |
67255d04 RE |
10321 | { |
10322 | case BFD_ENDIAN_BIG: | |
66e810cd RE |
10323 | tdep->arm_breakpoint = arm_default_arm_be_breakpoint; |
10324 | tdep->arm_breakpoint_size = sizeof (arm_default_arm_be_breakpoint); | |
10325 | tdep->thumb_breakpoint = arm_default_thumb_be_breakpoint; | |
10326 | tdep->thumb_breakpoint_size = sizeof (arm_default_thumb_be_breakpoint); | |
10327 | ||
67255d04 RE |
10328 | break; |
10329 | ||
10330 | case BFD_ENDIAN_LITTLE: | |
66e810cd RE |
10331 | tdep->arm_breakpoint = arm_default_arm_le_breakpoint; |
10332 | tdep->arm_breakpoint_size = sizeof (arm_default_arm_le_breakpoint); | |
10333 | tdep->thumb_breakpoint = arm_default_thumb_le_breakpoint; | |
10334 | tdep->thumb_breakpoint_size = sizeof (arm_default_thumb_le_breakpoint); | |
10335 | ||
67255d04 RE |
10336 | break; |
10337 | ||
10338 | default: | |
10339 | internal_error (__FILE__, __LINE__, | |
edefbb7c | 10340 | _("arm_gdbarch_init: bad byte order for float format")); |
67255d04 RE |
10341 | } |
10342 | ||
d7b486e7 RE |
10343 | /* On ARM targets char defaults to unsigned. */ |
10344 | set_gdbarch_char_signed (gdbarch, 0); | |
10345 | ||
cca44b1b JB |
10346 | /* Note: for displaced stepping, this includes the breakpoint, and one word |
10347 | of additional scratch space. This setting isn't used for anything beside | |
10348 | displaced stepping at present. */ | |
10349 | set_gdbarch_max_insn_length (gdbarch, 4 * DISPLACED_MODIFIED_INSNS); | |
10350 | ||
9df628e0 | 10351 | /* This should be low enough for everything. */ |
97e03143 | 10352 | tdep->lowest_pc = 0x20; |
94c30b78 | 10353 | tdep->jb_pc = -1; /* Longjump support not enabled by default. */ |
97e03143 | 10354 | |
7c00367c MK |
10355 | /* The default, for both APCS and AAPCS, is to return small |
10356 | structures in registers. */ | |
10357 | tdep->struct_return = reg_struct_return; | |
10358 | ||
2dd604e7 | 10359 | set_gdbarch_push_dummy_call (gdbarch, arm_push_dummy_call); |
f53f0d0b | 10360 | set_gdbarch_frame_align (gdbarch, arm_frame_align); |
39bbf761 | 10361 | |
756fe439 DJ |
10362 | set_gdbarch_write_pc (gdbarch, arm_write_pc); |
10363 | ||
148754e5 | 10364 | /* Frame handling. */ |
a262aec2 | 10365 | set_gdbarch_dummy_id (gdbarch, arm_dummy_id); |
eb5492fa DJ |
10366 | set_gdbarch_unwind_pc (gdbarch, arm_unwind_pc); |
10367 | set_gdbarch_unwind_sp (gdbarch, arm_unwind_sp); | |
10368 | ||
eb5492fa | 10369 | frame_base_set_default (gdbarch, &arm_normal_base); |
148754e5 | 10370 | |
34e8f22d | 10371 | /* Address manipulation. */ |
34e8f22d RE |
10372 | set_gdbarch_addr_bits_remove (gdbarch, arm_addr_bits_remove); |
10373 | ||
34e8f22d RE |
10374 | /* Advance PC across function entry code. */ |
10375 | set_gdbarch_skip_prologue (gdbarch, arm_skip_prologue); | |
10376 | ||
4024ca99 UW |
10377 | /* Detect whether PC is in function epilogue. */ |
10378 | set_gdbarch_in_function_epilogue_p (gdbarch, arm_in_function_epilogue_p); | |
10379 | ||
190dce09 UW |
10380 | /* Skip trampolines. */ |
10381 | set_gdbarch_skip_trampoline_code (gdbarch, arm_skip_stub); | |
10382 | ||
34e8f22d RE |
10383 | /* The stack grows downward. */ |
10384 | set_gdbarch_inner_than (gdbarch, core_addr_lessthan); | |
10385 | ||
10386 | /* Breakpoint manipulation. */ | |
10387 | set_gdbarch_breakpoint_from_pc (gdbarch, arm_breakpoint_from_pc); | |
177321bd DJ |
10388 | set_gdbarch_remote_breakpoint_from_pc (gdbarch, |
10389 | arm_remote_breakpoint_from_pc); | |
34e8f22d RE |
10390 | |
10391 | /* Information about registers, etc. */ | |
34e8f22d RE |
10392 | set_gdbarch_sp_regnum (gdbarch, ARM_SP_REGNUM); |
10393 | set_gdbarch_pc_regnum (gdbarch, ARM_PC_REGNUM); | |
ff6f572f | 10394 | set_gdbarch_num_regs (gdbarch, ARM_NUM_REGS); |
7a5ea0d4 | 10395 | set_gdbarch_register_type (gdbarch, arm_register_type); |
54483882 | 10396 | set_gdbarch_register_reggroup_p (gdbarch, arm_register_reggroup_p); |
34e8f22d | 10397 | |
ff6f572f DJ |
10398 | /* This "info float" is FPA-specific. Use the generic version if we |
10399 | do not have FPA. */ | |
10400 | if (gdbarch_tdep (gdbarch)->have_fpa_registers) | |
10401 | set_gdbarch_print_float_info (gdbarch, arm_print_float_info); | |
10402 | ||
26216b98 | 10403 | /* Internal <-> external register number maps. */ |
ff6f572f | 10404 | set_gdbarch_dwarf2_reg_to_regnum (gdbarch, arm_dwarf_reg_to_regnum); |
26216b98 AC |
10405 | set_gdbarch_register_sim_regno (gdbarch, arm_register_sim_regno); |
10406 | ||
34e8f22d RE |
10407 | set_gdbarch_register_name (gdbarch, arm_register_name); |
10408 | ||
10409 | /* Returning results. */ | |
2af48f68 | 10410 | set_gdbarch_return_value (gdbarch, arm_return_value); |
34e8f22d | 10411 | |
03d48a7d RE |
10412 | /* Disassembly. */ |
10413 | set_gdbarch_print_insn (gdbarch, gdb_print_insn_arm); | |
10414 | ||
34e8f22d RE |
10415 | /* Minsymbol frobbing. */ |
10416 | set_gdbarch_elf_make_msymbol_special (gdbarch, arm_elf_make_msymbol_special); | |
10417 | set_gdbarch_coff_make_msymbol_special (gdbarch, | |
10418 | arm_coff_make_msymbol_special); | |
60c5725c | 10419 | set_gdbarch_record_special_symbol (gdbarch, arm_record_special_symbol); |
34e8f22d | 10420 | |
f9d67f43 DJ |
10421 | /* Thumb-2 IT block support. */ |
10422 | set_gdbarch_adjust_breakpoint_address (gdbarch, | |
10423 | arm_adjust_breakpoint_address); | |
10424 | ||
0d5de010 DJ |
10425 | /* Virtual tables. */ |
10426 | set_gdbarch_vbit_in_delta (gdbarch, 1); | |
10427 | ||
97e03143 | 10428 | /* Hook in the ABI-specific overrides, if they have been registered. */ |
4be87837 | 10429 | gdbarch_init_osabi (info, gdbarch); |
97e03143 | 10430 | |
b39cc962 DJ |
10431 | dwarf2_frame_set_init_reg (gdbarch, arm_dwarf2_frame_init_reg); |
10432 | ||
eb5492fa | 10433 | /* Add some default predicates. */ |
2ae28aa9 YQ |
10434 | if (is_m) |
10435 | frame_unwind_append_unwinder (gdbarch, &arm_m_exception_unwind); | |
a262aec2 DJ |
10436 | frame_unwind_append_unwinder (gdbarch, &arm_stub_unwind); |
10437 | dwarf2_append_unwinders (gdbarch); | |
0e9e9abd | 10438 | frame_unwind_append_unwinder (gdbarch, &arm_exidx_unwind); |
a262aec2 | 10439 | frame_unwind_append_unwinder (gdbarch, &arm_prologue_unwind); |
eb5492fa | 10440 | |
97e03143 RE |
10441 | /* Now we have tuned the configuration, set a few final things, |
10442 | based on what the OS ABI has told us. */ | |
10443 | ||
b8926edc DJ |
10444 | /* If the ABI is not otherwise marked, assume the old GNU APCS. EABI |
10445 | binaries are always marked. */ | |
10446 | if (tdep->arm_abi == ARM_ABI_AUTO) | |
10447 | tdep->arm_abi = ARM_ABI_APCS; | |
10448 | ||
e3039479 UW |
10449 | /* Watchpoints are not steppable. */ |
10450 | set_gdbarch_have_nonsteppable_watchpoint (gdbarch, 1); | |
10451 | ||
b8926edc DJ |
10452 | /* We used to default to FPA for generic ARM, but almost nobody |
10453 | uses that now, and we now provide a way for the user to force | |
10454 | the model. So default to the most useful variant. */ | |
10455 | if (tdep->fp_model == ARM_FLOAT_AUTO) | |
10456 | tdep->fp_model = ARM_FLOAT_SOFT_FPA; | |
10457 | ||
9df628e0 RE |
10458 | if (tdep->jb_pc >= 0) |
10459 | set_gdbarch_get_longjmp_target (gdbarch, arm_get_longjmp_target); | |
10460 | ||
08216dd7 | 10461 | /* Floating point sizes and format. */ |
8da61cc4 | 10462 | set_gdbarch_float_format (gdbarch, floatformats_ieee_single); |
b8926edc | 10463 | if (tdep->fp_model == ARM_FLOAT_SOFT_FPA || tdep->fp_model == ARM_FLOAT_FPA) |
08216dd7 | 10464 | { |
8da61cc4 DJ |
10465 | set_gdbarch_double_format |
10466 | (gdbarch, floatformats_ieee_double_littlebyte_bigword); | |
10467 | set_gdbarch_long_double_format | |
10468 | (gdbarch, floatformats_ieee_double_littlebyte_bigword); | |
10469 | } | |
10470 | else | |
10471 | { | |
10472 | set_gdbarch_double_format (gdbarch, floatformats_ieee_double); | |
10473 | set_gdbarch_long_double_format (gdbarch, floatformats_ieee_double); | |
08216dd7 RE |
10474 | } |
10475 | ||
58d6951d DJ |
10476 | if (have_vfp_pseudos) |
10477 | { | |
10478 | /* NOTE: These are the only pseudo registers used by | |
10479 | the ARM target at the moment. If more are added, a | |
10480 | little more care in numbering will be needed. */ | |
10481 | ||
10482 | int num_pseudos = 32; | |
10483 | if (have_neon_pseudos) | |
10484 | num_pseudos += 16; | |
10485 | set_gdbarch_num_pseudo_regs (gdbarch, num_pseudos); | |
10486 | set_gdbarch_pseudo_register_read (gdbarch, arm_pseudo_read); | |
10487 | set_gdbarch_pseudo_register_write (gdbarch, arm_pseudo_write); | |
10488 | } | |
10489 | ||
123dc839 | 10490 | if (tdesc_data) |
58d6951d DJ |
10491 | { |
10492 | set_tdesc_pseudo_register_name (gdbarch, arm_register_name); | |
10493 | ||
9779414d | 10494 | tdesc_use_registers (gdbarch, tdesc, tdesc_data); |
58d6951d DJ |
10495 | |
10496 | /* Override tdesc_register_type to adjust the types of VFP | |
10497 | registers for NEON. */ | |
10498 | set_gdbarch_register_type (gdbarch, arm_register_type); | |
10499 | } | |
123dc839 DJ |
10500 | |
10501 | /* Add standard register aliases. We add aliases even for those | |
10502 | nanes which are used by the current architecture - it's simpler, | |
10503 | and does no harm, since nothing ever lists user registers. */ | |
10504 | for (i = 0; i < ARRAY_SIZE (arm_register_aliases); i++) | |
10505 | user_reg_add (gdbarch, arm_register_aliases[i].name, | |
10506 | value_of_arm_user_reg, &arm_register_aliases[i].regnum); | |
10507 | ||
39bbf761 RE |
10508 | return gdbarch; |
10509 | } | |
10510 | ||
97e03143 | 10511 | static void |
2af46ca0 | 10512 | arm_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file) |
97e03143 | 10513 | { |
2af46ca0 | 10514 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
97e03143 RE |
10515 | |
10516 | if (tdep == NULL) | |
10517 | return; | |
10518 | ||
edefbb7c | 10519 | fprintf_unfiltered (file, _("arm_dump_tdep: Lowest pc = 0x%lx"), |
97e03143 RE |
10520 | (unsigned long) tdep->lowest_pc); |
10521 | } | |
10522 | ||
a78f21af AC |
10523 | extern initialize_file_ftype _initialize_arm_tdep; /* -Wmissing-prototypes */ |
10524 | ||
c906108c | 10525 | void |
ed9a39eb | 10526 | _initialize_arm_tdep (void) |
c906108c | 10527 | { |
bc90b915 FN |
10528 | struct ui_file *stb; |
10529 | long length; | |
26304000 | 10530 | struct cmd_list_element *new_set, *new_show; |
53904c9e AC |
10531 | const char *setname; |
10532 | const char *setdesc; | |
4bd7b427 | 10533 | const char *const *regnames; |
bc90b915 FN |
10534 | int numregs, i, j; |
10535 | static char *helptext; | |
edefbb7c AC |
10536 | char regdesc[1024], *rdptr = regdesc; |
10537 | size_t rest = sizeof (regdesc); | |
085dd6e6 | 10538 | |
42cf1509 | 10539 | gdbarch_register (bfd_arch_arm, arm_gdbarch_init, arm_dump_tdep); |
97e03143 | 10540 | |
60c5725c | 10541 | arm_objfile_data_key |
c1bd65d0 | 10542 | = register_objfile_data_with_cleanup (NULL, arm_objfile_data_free); |
60c5725c | 10543 | |
0e9e9abd UW |
10544 | /* Add ourselves to objfile event chain. */ |
10545 | observer_attach_new_objfile (arm_exidx_new_objfile); | |
10546 | arm_exidx_data_key | |
10547 | = register_objfile_data_with_cleanup (NULL, arm_exidx_data_free); | |
10548 | ||
70f80edf JT |
10549 | /* Register an ELF OS ABI sniffer for ARM binaries. */ |
10550 | gdbarch_register_osabi_sniffer (bfd_arch_arm, | |
10551 | bfd_target_elf_flavour, | |
10552 | arm_elf_osabi_sniffer); | |
10553 | ||
9779414d DJ |
10554 | /* Initialize the standard target descriptions. */ |
10555 | initialize_tdesc_arm_with_m (); | |
25f8c692 | 10556 | initialize_tdesc_arm_with_m_fpa_layout (); |
3184d3f9 | 10557 | initialize_tdesc_arm_with_m_vfp_d16 (); |
ef7e8358 UW |
10558 | initialize_tdesc_arm_with_iwmmxt (); |
10559 | initialize_tdesc_arm_with_vfpv2 (); | |
10560 | initialize_tdesc_arm_with_vfpv3 (); | |
10561 | initialize_tdesc_arm_with_neon (); | |
9779414d | 10562 | |
94c30b78 | 10563 | /* Get the number of possible sets of register names defined in opcodes. */ |
afd7eef0 RE |
10564 | num_disassembly_options = get_arm_regname_num_options (); |
10565 | ||
10566 | /* Add root prefix command for all "set arm"/"show arm" commands. */ | |
10567 | add_prefix_cmd ("arm", no_class, set_arm_command, | |
edefbb7c | 10568 | _("Various ARM-specific commands."), |
afd7eef0 RE |
10569 | &setarmcmdlist, "set arm ", 0, &setlist); |
10570 | ||
10571 | add_prefix_cmd ("arm", no_class, show_arm_command, | |
edefbb7c | 10572 | _("Various ARM-specific commands."), |
afd7eef0 | 10573 | &showarmcmdlist, "show arm ", 0, &showlist); |
bc90b915 | 10574 | |
94c30b78 | 10575 | /* Sync the opcode insn printer with our register viewer. */ |
bc90b915 | 10576 | parse_arm_disassembler_option ("reg-names-std"); |
c5aa993b | 10577 | |
eefe576e AC |
10578 | /* Initialize the array that will be passed to |
10579 | add_setshow_enum_cmd(). */ | |
afd7eef0 RE |
10580 | valid_disassembly_styles |
10581 | = xmalloc ((num_disassembly_options + 1) * sizeof (char *)); | |
10582 | for (i = 0; i < num_disassembly_options; i++) | |
bc90b915 FN |
10583 | { |
10584 | numregs = get_arm_regnames (i, &setname, &setdesc, ®names); | |
afd7eef0 | 10585 | valid_disassembly_styles[i] = setname; |
edefbb7c AC |
10586 | length = snprintf (rdptr, rest, "%s - %s\n", setname, setdesc); |
10587 | rdptr += length; | |
10588 | rest -= length; | |
123dc839 DJ |
10589 | /* When we find the default names, tell the disassembler to use |
10590 | them. */ | |
bc90b915 FN |
10591 | if (!strcmp (setname, "std")) |
10592 | { | |
afd7eef0 | 10593 | disassembly_style = setname; |
bc90b915 FN |
10594 | set_arm_regname_option (i); |
10595 | } | |
10596 | } | |
94c30b78 | 10597 | /* Mark the end of valid options. */ |
afd7eef0 | 10598 | valid_disassembly_styles[num_disassembly_options] = NULL; |
c906108c | 10599 | |
edefbb7c AC |
10600 | /* Create the help text. */ |
10601 | stb = mem_fileopen (); | |
10602 | fprintf_unfiltered (stb, "%s%s%s", | |
10603 | _("The valid values are:\n"), | |
10604 | regdesc, | |
10605 | _("The default is \"std\".")); | |
759ef836 | 10606 | helptext = ui_file_xstrdup (stb, NULL); |
bc90b915 | 10607 | ui_file_delete (stb); |
ed9a39eb | 10608 | |
edefbb7c AC |
10609 | add_setshow_enum_cmd("disassembler", no_class, |
10610 | valid_disassembly_styles, &disassembly_style, | |
10611 | _("Set the disassembly style."), | |
10612 | _("Show the disassembly style."), | |
10613 | helptext, | |
2c5b56ce | 10614 | set_disassembly_style_sfunc, |
0963b4bd MS |
10615 | NULL, /* FIXME: i18n: The disassembly style is |
10616 | \"%s\". */ | |
7376b4c2 | 10617 | &setarmcmdlist, &showarmcmdlist); |
edefbb7c AC |
10618 | |
10619 | add_setshow_boolean_cmd ("apcs32", no_class, &arm_apcs_32, | |
10620 | _("Set usage of ARM 32-bit mode."), | |
10621 | _("Show usage of ARM 32-bit mode."), | |
10622 | _("When off, a 26-bit PC will be used."), | |
2c5b56ce | 10623 | NULL, |
0963b4bd MS |
10624 | NULL, /* FIXME: i18n: Usage of ARM 32-bit |
10625 | mode is %s. */ | |
26304000 | 10626 | &setarmcmdlist, &showarmcmdlist); |
c906108c | 10627 | |
fd50bc42 | 10628 | /* Add a command to allow the user to force the FPU model. */ |
edefbb7c AC |
10629 | add_setshow_enum_cmd ("fpu", no_class, fp_model_strings, ¤t_fp_model, |
10630 | _("Set the floating point type."), | |
10631 | _("Show the floating point type."), | |
10632 | _("auto - Determine the FP typefrom the OS-ABI.\n\ | |
10633 | softfpa - Software FP, mixed-endian doubles on little-endian ARMs.\n\ | |
10634 | fpa - FPA co-processor (GCC compiled).\n\ | |
10635 | softvfp - Software FP with pure-endian doubles.\n\ | |
10636 | vfp - VFP co-processor."), | |
edefbb7c | 10637 | set_fp_model_sfunc, show_fp_model, |
7376b4c2 | 10638 | &setarmcmdlist, &showarmcmdlist); |
fd50bc42 | 10639 | |
28e97307 DJ |
10640 | /* Add a command to allow the user to force the ABI. */ |
10641 | add_setshow_enum_cmd ("abi", class_support, arm_abi_strings, &arm_abi_string, | |
10642 | _("Set the ABI."), | |
10643 | _("Show the ABI."), | |
10644 | NULL, arm_set_abi, arm_show_abi, | |
10645 | &setarmcmdlist, &showarmcmdlist); | |
10646 | ||
0428b8f5 DJ |
10647 | /* Add two commands to allow the user to force the assumed |
10648 | execution mode. */ | |
10649 | add_setshow_enum_cmd ("fallback-mode", class_support, | |
10650 | arm_mode_strings, &arm_fallback_mode_string, | |
10651 | _("Set the mode assumed when symbols are unavailable."), | |
10652 | _("Show the mode assumed when symbols are unavailable."), | |
10653 | NULL, NULL, arm_show_fallback_mode, | |
10654 | &setarmcmdlist, &showarmcmdlist); | |
10655 | add_setshow_enum_cmd ("force-mode", class_support, | |
10656 | arm_mode_strings, &arm_force_mode_string, | |
10657 | _("Set the mode assumed even when symbols are available."), | |
10658 | _("Show the mode assumed even when symbols are available."), | |
10659 | NULL, NULL, arm_show_force_mode, | |
10660 | &setarmcmdlist, &showarmcmdlist); | |
10661 | ||
6529d2dd | 10662 | /* Debugging flag. */ |
edefbb7c AC |
10663 | add_setshow_boolean_cmd ("arm", class_maintenance, &arm_debug, |
10664 | _("Set ARM debugging."), | |
10665 | _("Show ARM debugging."), | |
10666 | _("When on, arm-specific debugging is enabled."), | |
2c5b56ce | 10667 | NULL, |
7915a72c | 10668 | NULL, /* FIXME: i18n: "ARM debugging is %s. */ |
26304000 | 10669 | &setdebuglist, &showdebuglist); |
c906108c | 10670 | } |
72508ac0 PO |
10671 | |
10672 | /* ARM-reversible process record data structures. */ | |
10673 | ||
10674 | #define ARM_INSN_SIZE_BYTES 4 | |
10675 | #define THUMB_INSN_SIZE_BYTES 2 | |
10676 | #define THUMB2_INSN_SIZE_BYTES 4 | |
10677 | ||
10678 | ||
71e396f9 LM |
10679 | /* Position of the bit within a 32-bit ARM instruction |
10680 | that defines whether the instruction is a load or store. */ | |
72508ac0 PO |
10681 | #define INSN_S_L_BIT_NUM 20 |
10682 | ||
10683 | #define REG_ALLOC(REGS, LENGTH, RECORD_BUF) \ | |
10684 | do \ | |
10685 | { \ | |
10686 | unsigned int reg_len = LENGTH; \ | |
10687 | if (reg_len) \ | |
10688 | { \ | |
10689 | REGS = XNEWVEC (uint32_t, reg_len); \ | |
10690 | memcpy(®S[0], &RECORD_BUF[0], sizeof(uint32_t)*LENGTH); \ | |
10691 | } \ | |
10692 | } \ | |
10693 | while (0) | |
10694 | ||
10695 | #define MEM_ALLOC(MEMS, LENGTH, RECORD_BUF) \ | |
10696 | do \ | |
10697 | { \ | |
10698 | unsigned int mem_len = LENGTH; \ | |
10699 | if (mem_len) \ | |
10700 | { \ | |
10701 | MEMS = XNEWVEC (struct arm_mem_r, mem_len); \ | |
10702 | memcpy(&MEMS->len, &RECORD_BUF[0], \ | |
10703 | sizeof(struct arm_mem_r) * LENGTH); \ | |
10704 | } \ | |
10705 | } \ | |
10706 | while (0) | |
10707 | ||
10708 | /* Checks whether insn is already recorded or yet to be decoded. (boolean expression). */ | |
10709 | #define INSN_RECORDED(ARM_RECORD) \ | |
10710 | (0 != (ARM_RECORD)->reg_rec_count || 0 != (ARM_RECORD)->mem_rec_count) | |
10711 | ||
10712 | /* ARM memory record structure. */ | |
10713 | struct arm_mem_r | |
10714 | { | |
10715 | uint32_t len; /* Record length. */ | |
bfbbec00 | 10716 | uint32_t addr; /* Memory address. */ |
72508ac0 PO |
10717 | }; |
10718 | ||
10719 | /* ARM instruction record contains opcode of current insn | |
10720 | and execution state (before entry to decode_insn()), | |
10721 | contains list of to-be-modified registers and | |
10722 | memory blocks (on return from decode_insn()). */ | |
10723 | ||
10724 | typedef struct insn_decode_record_t | |
10725 | { | |
10726 | struct gdbarch *gdbarch; | |
10727 | struct regcache *regcache; | |
10728 | CORE_ADDR this_addr; /* Address of the insn being decoded. */ | |
10729 | uint32_t arm_insn; /* Should accommodate thumb. */ | |
10730 | uint32_t cond; /* Condition code. */ | |
10731 | uint32_t opcode; /* Insn opcode. */ | |
10732 | uint32_t decode; /* Insn decode bits. */ | |
10733 | uint32_t mem_rec_count; /* No of mem records. */ | |
10734 | uint32_t reg_rec_count; /* No of reg records. */ | |
10735 | uint32_t *arm_regs; /* Registers to be saved for this record. */ | |
10736 | struct arm_mem_r *arm_mems; /* Memory to be saved for this record. */ | |
10737 | } insn_decode_record; | |
10738 | ||
10739 | ||
10740 | /* Checks ARM SBZ and SBO mandatory fields. */ | |
10741 | ||
10742 | static int | |
10743 | sbo_sbz (uint32_t insn, uint32_t bit_num, uint32_t len, uint32_t sbo) | |
10744 | { | |
10745 | uint32_t ones = bits (insn, bit_num - 1, (bit_num -1) + (len - 1)); | |
10746 | ||
10747 | if (!len) | |
10748 | return 1; | |
10749 | ||
10750 | if (!sbo) | |
10751 | ones = ~ones; | |
10752 | ||
10753 | while (ones) | |
10754 | { | |
10755 | if (!(ones & sbo)) | |
10756 | { | |
10757 | return 0; | |
10758 | } | |
10759 | ones = ones >> 1; | |
10760 | } | |
10761 | return 1; | |
10762 | } | |
10763 | ||
c6ec2b30 OJ |
10764 | enum arm_record_result |
10765 | { | |
10766 | ARM_RECORD_SUCCESS = 0, | |
10767 | ARM_RECORD_FAILURE = 1 | |
10768 | }; | |
10769 | ||
72508ac0 PO |
10770 | typedef enum |
10771 | { | |
10772 | ARM_RECORD_STRH=1, | |
10773 | ARM_RECORD_STRD | |
10774 | } arm_record_strx_t; | |
10775 | ||
10776 | typedef enum | |
10777 | { | |
10778 | ARM_RECORD=1, | |
10779 | THUMB_RECORD, | |
10780 | THUMB2_RECORD | |
10781 | } record_type_t; | |
10782 | ||
10783 | ||
10784 | static int | |
10785 | arm_record_strx (insn_decode_record *arm_insn_r, uint32_t *record_buf, | |
10786 | uint32_t *record_buf_mem, arm_record_strx_t str_type) | |
10787 | { | |
10788 | ||
10789 | struct regcache *reg_cache = arm_insn_r->regcache; | |
10790 | ULONGEST u_regval[2]= {0}; | |
10791 | ||
10792 | uint32_t reg_src1 = 0, reg_src2 = 0; | |
10793 | uint32_t immed_high = 0, immed_low = 0,offset_8 = 0, tgt_mem_addr = 0; | |
10794 | uint32_t opcode1 = 0; | |
10795 | ||
10796 | arm_insn_r->opcode = bits (arm_insn_r->arm_insn, 21, 24); | |
10797 | arm_insn_r->decode = bits (arm_insn_r->arm_insn, 4, 7); | |
10798 | opcode1 = bits (arm_insn_r->arm_insn, 20, 24); | |
10799 | ||
10800 | ||
10801 | if (14 == arm_insn_r->opcode || 10 == arm_insn_r->opcode) | |
10802 | { | |
10803 | /* 1) Handle misc store, immediate offset. */ | |
10804 | immed_low = bits (arm_insn_r->arm_insn, 0, 3); | |
10805 | immed_high = bits (arm_insn_r->arm_insn, 8, 11); | |
10806 | reg_src1 = bits (arm_insn_r->arm_insn, 16, 19); | |
10807 | regcache_raw_read_unsigned (reg_cache, reg_src1, | |
10808 | &u_regval[0]); | |
10809 | if (ARM_PC_REGNUM == reg_src1) | |
10810 | { | |
10811 | /* If R15 was used as Rn, hence current PC+8. */ | |
10812 | u_regval[0] = u_regval[0] + 8; | |
10813 | } | |
10814 | offset_8 = (immed_high << 4) | immed_low; | |
10815 | /* Calculate target store address. */ | |
10816 | if (14 == arm_insn_r->opcode) | |
10817 | { | |
10818 | tgt_mem_addr = u_regval[0] + offset_8; | |
10819 | } | |
10820 | else | |
10821 | { | |
10822 | tgt_mem_addr = u_regval[0] - offset_8; | |
10823 | } | |
10824 | if (ARM_RECORD_STRH == str_type) | |
10825 | { | |
10826 | record_buf_mem[0] = 2; | |
10827 | record_buf_mem[1] = tgt_mem_addr; | |
10828 | arm_insn_r->mem_rec_count = 1; | |
10829 | } | |
10830 | else if (ARM_RECORD_STRD == str_type) | |
10831 | { | |
10832 | record_buf_mem[0] = 4; | |
10833 | record_buf_mem[1] = tgt_mem_addr; | |
10834 | record_buf_mem[2] = 4; | |
10835 | record_buf_mem[3] = tgt_mem_addr + 4; | |
10836 | arm_insn_r->mem_rec_count = 2; | |
10837 | } | |
10838 | } | |
10839 | else if (12 == arm_insn_r->opcode || 8 == arm_insn_r->opcode) | |
10840 | { | |
10841 | /* 2) Store, register offset. */ | |
10842 | /* Get Rm. */ | |
10843 | reg_src1 = bits (arm_insn_r->arm_insn, 0, 3); | |
10844 | /* Get Rn. */ | |
10845 | reg_src2 = bits (arm_insn_r->arm_insn, 16, 19); | |
10846 | regcache_raw_read_unsigned (reg_cache, reg_src1, &u_regval[0]); | |
10847 | regcache_raw_read_unsigned (reg_cache, reg_src2, &u_regval[1]); | |
10848 | if (15 == reg_src2) | |
10849 | { | |
10850 | /* If R15 was used as Rn, hence current PC+8. */ | |
10851 | u_regval[0] = u_regval[0] + 8; | |
10852 | } | |
10853 | /* Calculate target store address, Rn +/- Rm, register offset. */ | |
10854 | if (12 == arm_insn_r->opcode) | |
10855 | { | |
10856 | tgt_mem_addr = u_regval[0] + u_regval[1]; | |
10857 | } | |
10858 | else | |
10859 | { | |
10860 | tgt_mem_addr = u_regval[1] - u_regval[0]; | |
10861 | } | |
10862 | if (ARM_RECORD_STRH == str_type) | |
10863 | { | |
10864 | record_buf_mem[0] = 2; | |
10865 | record_buf_mem[1] = tgt_mem_addr; | |
10866 | arm_insn_r->mem_rec_count = 1; | |
10867 | } | |
10868 | else if (ARM_RECORD_STRD == str_type) | |
10869 | { | |
10870 | record_buf_mem[0] = 4; | |
10871 | record_buf_mem[1] = tgt_mem_addr; | |
10872 | record_buf_mem[2] = 4; | |
10873 | record_buf_mem[3] = tgt_mem_addr + 4; | |
10874 | arm_insn_r->mem_rec_count = 2; | |
10875 | } | |
10876 | } | |
10877 | else if (11 == arm_insn_r->opcode || 15 == arm_insn_r->opcode | |
10878 | || 2 == arm_insn_r->opcode || 6 == arm_insn_r->opcode) | |
10879 | { | |
10880 | /* 3) Store, immediate pre-indexed. */ | |
10881 | /* 5) Store, immediate post-indexed. */ | |
10882 | immed_low = bits (arm_insn_r->arm_insn, 0, 3); | |
10883 | immed_high = bits (arm_insn_r->arm_insn, 8, 11); | |
10884 | offset_8 = (immed_high << 4) | immed_low; | |
10885 | reg_src1 = bits (arm_insn_r->arm_insn, 16, 19); | |
10886 | regcache_raw_read_unsigned (reg_cache, reg_src1, &u_regval[0]); | |
10887 | /* Calculate target store address, Rn +/- Rm, register offset. */ | |
10888 | if (15 == arm_insn_r->opcode || 6 == arm_insn_r->opcode) | |
10889 | { | |
10890 | tgt_mem_addr = u_regval[0] + offset_8; | |
10891 | } | |
10892 | else | |
10893 | { | |
10894 | tgt_mem_addr = u_regval[0] - offset_8; | |
10895 | } | |
10896 | if (ARM_RECORD_STRH == str_type) | |
10897 | { | |
10898 | record_buf_mem[0] = 2; | |
10899 | record_buf_mem[1] = tgt_mem_addr; | |
10900 | arm_insn_r->mem_rec_count = 1; | |
10901 | } | |
10902 | else if (ARM_RECORD_STRD == str_type) | |
10903 | { | |
10904 | record_buf_mem[0] = 4; | |
10905 | record_buf_mem[1] = tgt_mem_addr; | |
10906 | record_buf_mem[2] = 4; | |
10907 | record_buf_mem[3] = tgt_mem_addr + 4; | |
10908 | arm_insn_r->mem_rec_count = 2; | |
10909 | } | |
10910 | /* Record Rn also as it changes. */ | |
10911 | *(record_buf) = bits (arm_insn_r->arm_insn, 16, 19); | |
10912 | arm_insn_r->reg_rec_count = 1; | |
10913 | } | |
10914 | else if (9 == arm_insn_r->opcode || 13 == arm_insn_r->opcode | |
10915 | || 0 == arm_insn_r->opcode || 4 == arm_insn_r->opcode) | |
10916 | { | |
10917 | /* 4) Store, register pre-indexed. */ | |
10918 | /* 6) Store, register post -indexed. */ | |
10919 | reg_src1 = bits (arm_insn_r->arm_insn, 0, 3); | |
10920 | reg_src2 = bits (arm_insn_r->arm_insn, 16, 19); | |
10921 | regcache_raw_read_unsigned (reg_cache, reg_src1, &u_regval[0]); | |
10922 | regcache_raw_read_unsigned (reg_cache, reg_src2, &u_regval[1]); | |
10923 | /* Calculate target store address, Rn +/- Rm, register offset. */ | |
10924 | if (13 == arm_insn_r->opcode || 4 == arm_insn_r->opcode) | |
10925 | { | |
10926 | tgt_mem_addr = u_regval[0] + u_regval[1]; | |
10927 | } | |
10928 | else | |
10929 | { | |
10930 | tgt_mem_addr = u_regval[1] - u_regval[0]; | |
10931 | } | |
10932 | if (ARM_RECORD_STRH == str_type) | |
10933 | { | |
10934 | record_buf_mem[0] = 2; | |
10935 | record_buf_mem[1] = tgt_mem_addr; | |
10936 | arm_insn_r->mem_rec_count = 1; | |
10937 | } | |
10938 | else if (ARM_RECORD_STRD == str_type) | |
10939 | { | |
10940 | record_buf_mem[0] = 4; | |
10941 | record_buf_mem[1] = tgt_mem_addr; | |
10942 | record_buf_mem[2] = 4; | |
10943 | record_buf_mem[3] = tgt_mem_addr + 4; | |
10944 | arm_insn_r->mem_rec_count = 2; | |
10945 | } | |
10946 | /* Record Rn also as it changes. */ | |
10947 | *(record_buf) = bits (arm_insn_r->arm_insn, 16, 19); | |
10948 | arm_insn_r->reg_rec_count = 1; | |
10949 | } | |
10950 | return 0; | |
10951 | } | |
10952 | ||
10953 | /* Handling ARM extension space insns. */ | |
10954 | ||
10955 | static int | |
10956 | arm_record_extension_space (insn_decode_record *arm_insn_r) | |
10957 | { | |
10958 | uint32_t ret = 0; /* Return value: -1:record failure ; 0:success */ | |
10959 | uint32_t opcode1 = 0, opcode2 = 0, insn_op1 = 0; | |
10960 | uint32_t record_buf[8], record_buf_mem[8]; | |
10961 | uint32_t reg_src1 = 0; | |
10962 | uint32_t immed_high = 0, immed_low = 0,offset_8 = 0, tgt_mem_addr = 0; | |
10963 | struct regcache *reg_cache = arm_insn_r->regcache; | |
10964 | ULONGEST u_regval = 0; | |
10965 | ||
10966 | gdb_assert (!INSN_RECORDED(arm_insn_r)); | |
10967 | /* Handle unconditional insn extension space. */ | |
10968 | ||
10969 | opcode1 = bits (arm_insn_r->arm_insn, 20, 27); | |
10970 | opcode2 = bits (arm_insn_r->arm_insn, 4, 7); | |
10971 | if (arm_insn_r->cond) | |
10972 | { | |
10973 | /* PLD has no affect on architectural state, it just affects | |
10974 | the caches. */ | |
10975 | if (5 == ((opcode1 & 0xE0) >> 5)) | |
10976 | { | |
10977 | /* BLX(1) */ | |
10978 | record_buf[0] = ARM_PS_REGNUM; | |
10979 | record_buf[1] = ARM_LR_REGNUM; | |
10980 | arm_insn_r->reg_rec_count = 2; | |
10981 | } | |
10982 | /* STC2, LDC2, MCR2, MRC2, CDP2: <TBD>, co-processor insn. */ | |
10983 | } | |
10984 | ||
10985 | ||
10986 | opcode1 = bits (arm_insn_r->arm_insn, 25, 27); | |
10987 | if (3 == opcode1 && bit (arm_insn_r->arm_insn, 4)) | |
10988 | { | |
10989 | ret = -1; | |
10990 | /* Undefined instruction on ARM V5; need to handle if later | |
10991 | versions define it. */ | |
10992 | } | |
10993 | ||
10994 | opcode1 = bits (arm_insn_r->arm_insn, 24, 27); | |
10995 | opcode2 = bits (arm_insn_r->arm_insn, 4, 7); | |
10996 | insn_op1 = bits (arm_insn_r->arm_insn, 20, 23); | |
10997 | ||
10998 | /* Handle arithmetic insn extension space. */ | |
10999 | if (!opcode1 && 9 == opcode2 && 1 != arm_insn_r->cond | |
11000 | && !INSN_RECORDED(arm_insn_r)) | |
11001 | { | |
11002 | /* Handle MLA(S) and MUL(S). */ | |
11003 | if (0 <= insn_op1 && 3 >= insn_op1) | |
11004 | { | |
11005 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11006 | record_buf[1] = ARM_PS_REGNUM; | |
11007 | arm_insn_r->reg_rec_count = 2; | |
11008 | } | |
11009 | else if (4 <= insn_op1 && 15 >= insn_op1) | |
11010 | { | |
11011 | /* Handle SMLAL(S), SMULL(S), UMLAL(S), UMULL(S). */ | |
11012 | record_buf[0] = bits (arm_insn_r->arm_insn, 16, 19); | |
11013 | record_buf[1] = bits (arm_insn_r->arm_insn, 12, 15); | |
11014 | record_buf[2] = ARM_PS_REGNUM; | |
11015 | arm_insn_r->reg_rec_count = 3; | |
11016 | } | |
11017 | } | |
11018 | ||
11019 | opcode1 = bits (arm_insn_r->arm_insn, 26, 27); | |
11020 | opcode2 = bits (arm_insn_r->arm_insn, 23, 24); | |
11021 | insn_op1 = bits (arm_insn_r->arm_insn, 21, 22); | |
11022 | ||
11023 | /* Handle control insn extension space. */ | |
11024 | ||
11025 | if (!opcode1 && 2 == opcode2 && !bit (arm_insn_r->arm_insn, 20) | |
11026 | && 1 != arm_insn_r->cond && !INSN_RECORDED(arm_insn_r)) | |
11027 | { | |
11028 | if (!bit (arm_insn_r->arm_insn,25)) | |
11029 | { | |
11030 | if (!bits (arm_insn_r->arm_insn, 4, 7)) | |
11031 | { | |
11032 | if ((0 == insn_op1) || (2 == insn_op1)) | |
11033 | { | |
11034 | /* MRS. */ | |
11035 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11036 | arm_insn_r->reg_rec_count = 1; | |
11037 | } | |
11038 | else if (1 == insn_op1) | |
11039 | { | |
11040 | /* CSPR is going to be changed. */ | |
11041 | record_buf[0] = ARM_PS_REGNUM; | |
11042 | arm_insn_r->reg_rec_count = 1; | |
11043 | } | |
11044 | else if (3 == insn_op1) | |
11045 | { | |
11046 | /* SPSR is going to be changed. */ | |
11047 | /* We need to get SPSR value, which is yet to be done. */ | |
11048 | printf_unfiltered (_("Process record does not support " | |
11049 | "instruction 0x%0x at address %s.\n"), | |
11050 | arm_insn_r->arm_insn, | |
11051 | paddress (arm_insn_r->gdbarch, | |
11052 | arm_insn_r->this_addr)); | |
11053 | return -1; | |
11054 | } | |
11055 | } | |
11056 | else if (1 == bits (arm_insn_r->arm_insn, 4, 7)) | |
11057 | { | |
11058 | if (1 == insn_op1) | |
11059 | { | |
11060 | /* BX. */ | |
11061 | record_buf[0] = ARM_PS_REGNUM; | |
11062 | arm_insn_r->reg_rec_count = 1; | |
11063 | } | |
11064 | else if (3 == insn_op1) | |
11065 | { | |
11066 | /* CLZ. */ | |
11067 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11068 | arm_insn_r->reg_rec_count = 1; | |
11069 | } | |
11070 | } | |
11071 | else if (3 == bits (arm_insn_r->arm_insn, 4, 7)) | |
11072 | { | |
11073 | /* BLX. */ | |
11074 | record_buf[0] = ARM_PS_REGNUM; | |
11075 | record_buf[1] = ARM_LR_REGNUM; | |
11076 | arm_insn_r->reg_rec_count = 2; | |
11077 | } | |
11078 | else if (5 == bits (arm_insn_r->arm_insn, 4, 7)) | |
11079 | { | |
11080 | /* QADD, QSUB, QDADD, QDSUB */ | |
11081 | record_buf[0] = ARM_PS_REGNUM; | |
11082 | record_buf[1] = bits (arm_insn_r->arm_insn, 12, 15); | |
11083 | arm_insn_r->reg_rec_count = 2; | |
11084 | } | |
11085 | else if (7 == bits (arm_insn_r->arm_insn, 4, 7)) | |
11086 | { | |
11087 | /* BKPT. */ | |
11088 | record_buf[0] = ARM_PS_REGNUM; | |
11089 | record_buf[1] = ARM_LR_REGNUM; | |
11090 | arm_insn_r->reg_rec_count = 2; | |
11091 | ||
11092 | /* Save SPSR also;how? */ | |
11093 | printf_unfiltered (_("Process record does not support " | |
11094 | "instruction 0x%0x at address %s.\n"), | |
11095 | arm_insn_r->arm_insn, | |
11096 | paddress (arm_insn_r->gdbarch, arm_insn_r->this_addr)); | |
11097 | return -1; | |
11098 | } | |
11099 | else if(8 == bits (arm_insn_r->arm_insn, 4, 7) | |
11100 | || 10 == bits (arm_insn_r->arm_insn, 4, 7) | |
11101 | || 12 == bits (arm_insn_r->arm_insn, 4, 7) | |
11102 | || 14 == bits (arm_insn_r->arm_insn, 4, 7) | |
11103 | ) | |
11104 | { | |
11105 | if (0 == insn_op1 || 1 == insn_op1) | |
11106 | { | |
11107 | /* SMLA<x><y>, SMLAW<y>, SMULW<y>. */ | |
11108 | /* We dont do optimization for SMULW<y> where we | |
11109 | need only Rd. */ | |
11110 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11111 | record_buf[1] = ARM_PS_REGNUM; | |
11112 | arm_insn_r->reg_rec_count = 2; | |
11113 | } | |
11114 | else if (2 == insn_op1) | |
11115 | { | |
11116 | /* SMLAL<x><y>. */ | |
11117 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11118 | record_buf[1] = bits (arm_insn_r->arm_insn, 16, 19); | |
11119 | arm_insn_r->reg_rec_count = 2; | |
11120 | } | |
11121 | else if (3 == insn_op1) | |
11122 | { | |
11123 | /* SMUL<x><y>. */ | |
11124 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11125 | arm_insn_r->reg_rec_count = 1; | |
11126 | } | |
11127 | } | |
11128 | } | |
11129 | else | |
11130 | { | |
11131 | /* MSR : immediate form. */ | |
11132 | if (1 == insn_op1) | |
11133 | { | |
11134 | /* CSPR is going to be changed. */ | |
11135 | record_buf[0] = ARM_PS_REGNUM; | |
11136 | arm_insn_r->reg_rec_count = 1; | |
11137 | } | |
11138 | else if (3 == insn_op1) | |
11139 | { | |
11140 | /* SPSR is going to be changed. */ | |
11141 | /* we need to get SPSR value, which is yet to be done */ | |
11142 | printf_unfiltered (_("Process record does not support " | |
11143 | "instruction 0x%0x at address %s.\n"), | |
11144 | arm_insn_r->arm_insn, | |
11145 | paddress (arm_insn_r->gdbarch, | |
11146 | arm_insn_r->this_addr)); | |
11147 | return -1; | |
11148 | } | |
11149 | } | |
11150 | } | |
11151 | ||
11152 | opcode1 = bits (arm_insn_r->arm_insn, 25, 27); | |
11153 | opcode2 = bits (arm_insn_r->arm_insn, 20, 24); | |
11154 | insn_op1 = bits (arm_insn_r->arm_insn, 5, 6); | |
11155 | ||
11156 | /* Handle load/store insn extension space. */ | |
11157 | ||
11158 | if (!opcode1 && bit (arm_insn_r->arm_insn, 7) | |
11159 | && bit (arm_insn_r->arm_insn, 4) && 1 != arm_insn_r->cond | |
11160 | && !INSN_RECORDED(arm_insn_r)) | |
11161 | { | |
11162 | /* SWP/SWPB. */ | |
11163 | if (0 == insn_op1) | |
11164 | { | |
11165 | /* These insn, changes register and memory as well. */ | |
11166 | /* SWP or SWPB insn. */ | |
11167 | /* Get memory address given by Rn. */ | |
11168 | reg_src1 = bits (arm_insn_r->arm_insn, 16, 19); | |
11169 | regcache_raw_read_unsigned (reg_cache, reg_src1, &u_regval); | |
11170 | /* SWP insn ?, swaps word. */ | |
11171 | if (8 == arm_insn_r->opcode) | |
11172 | { | |
11173 | record_buf_mem[0] = 4; | |
11174 | } | |
11175 | else | |
11176 | { | |
11177 | /* SWPB insn, swaps only byte. */ | |
11178 | record_buf_mem[0] = 1; | |
11179 | } | |
11180 | record_buf_mem[1] = u_regval; | |
11181 | arm_insn_r->mem_rec_count = 1; | |
11182 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11183 | arm_insn_r->reg_rec_count = 1; | |
11184 | } | |
11185 | else if (1 == insn_op1 && !bit (arm_insn_r->arm_insn, 20)) | |
11186 | { | |
11187 | /* STRH. */ | |
11188 | arm_record_strx(arm_insn_r, &record_buf[0], &record_buf_mem[0], | |
11189 | ARM_RECORD_STRH); | |
11190 | } | |
11191 | else if (2 == insn_op1 && !bit (arm_insn_r->arm_insn, 20)) | |
11192 | { | |
11193 | /* LDRD. */ | |
11194 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11195 | record_buf[1] = record_buf[0] + 1; | |
11196 | arm_insn_r->reg_rec_count = 2; | |
11197 | } | |
11198 | else if (3 == insn_op1 && !bit (arm_insn_r->arm_insn, 20)) | |
11199 | { | |
11200 | /* STRD. */ | |
11201 | arm_record_strx(arm_insn_r, &record_buf[0], &record_buf_mem[0], | |
11202 | ARM_RECORD_STRD); | |
11203 | } | |
11204 | else if (bit (arm_insn_r->arm_insn, 20) && insn_op1 <= 3) | |
11205 | { | |
11206 | /* LDRH, LDRSB, LDRSH. */ | |
11207 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11208 | arm_insn_r->reg_rec_count = 1; | |
11209 | } | |
11210 | ||
11211 | } | |
11212 | ||
11213 | opcode1 = bits (arm_insn_r->arm_insn, 23, 27); | |
11214 | if (24 == opcode1 && bit (arm_insn_r->arm_insn, 21) | |
11215 | && !INSN_RECORDED(arm_insn_r)) | |
11216 | { | |
11217 | ret = -1; | |
11218 | /* Handle coprocessor insn extension space. */ | |
11219 | } | |
11220 | ||
11221 | /* To be done for ARMv5 and later; as of now we return -1. */ | |
11222 | if (-1 == ret) | |
11223 | printf_unfiltered (_("Process record does not support instruction x%0x " | |
11224 | "at address %s.\n"),arm_insn_r->arm_insn, | |
11225 | paddress (arm_insn_r->gdbarch, arm_insn_r->this_addr)); | |
11226 | ||
11227 | ||
11228 | REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, record_buf); | |
11229 | MEM_ALLOC (arm_insn_r->arm_mems, arm_insn_r->mem_rec_count, record_buf_mem); | |
11230 | ||
11231 | return ret; | |
11232 | } | |
11233 | ||
11234 | /* Handling opcode 000 insns. */ | |
11235 | ||
11236 | static int | |
11237 | arm_record_data_proc_misc_ld_str (insn_decode_record *arm_insn_r) | |
11238 | { | |
11239 | struct regcache *reg_cache = arm_insn_r->regcache; | |
11240 | uint32_t record_buf[8], record_buf_mem[8]; | |
11241 | ULONGEST u_regval[2] = {0}; | |
11242 | ||
11243 | uint32_t reg_src1 = 0, reg_src2 = 0, reg_dest = 0; | |
11244 | uint32_t immed_high = 0, immed_low = 0, offset_8 = 0, tgt_mem_addr = 0; | |
11245 | uint32_t opcode1 = 0; | |
11246 | ||
11247 | arm_insn_r->opcode = bits (arm_insn_r->arm_insn, 21, 24); | |
11248 | arm_insn_r->decode = bits (arm_insn_r->arm_insn, 4, 7); | |
11249 | opcode1 = bits (arm_insn_r->arm_insn, 20, 24); | |
11250 | ||
11251 | /* Data processing insn /multiply insn. */ | |
11252 | if (9 == arm_insn_r->decode | |
11253 | && ((4 <= arm_insn_r->opcode && 7 >= arm_insn_r->opcode) | |
11254 | || (0 == arm_insn_r->opcode || 1 == arm_insn_r->opcode))) | |
11255 | { | |
11256 | /* Handle multiply instructions. */ | |
11257 | /* MLA, MUL, SMLAL, SMULL, UMLAL, UMULL. */ | |
11258 | if (0 == arm_insn_r->opcode || 1 == arm_insn_r->opcode) | |
11259 | { | |
11260 | /* Handle MLA and MUL. */ | |
11261 | record_buf[0] = bits (arm_insn_r->arm_insn, 16, 19); | |
11262 | record_buf[1] = ARM_PS_REGNUM; | |
11263 | arm_insn_r->reg_rec_count = 2; | |
11264 | } | |
11265 | else if (4 <= arm_insn_r->opcode && 7 >= arm_insn_r->opcode) | |
11266 | { | |
11267 | /* Handle SMLAL, SMULL, UMLAL, UMULL. */ | |
11268 | record_buf[0] = bits (arm_insn_r->arm_insn, 16, 19); | |
11269 | record_buf[1] = bits (arm_insn_r->arm_insn, 12, 15); | |
11270 | record_buf[2] = ARM_PS_REGNUM; | |
11271 | arm_insn_r->reg_rec_count = 3; | |
11272 | } | |
11273 | } | |
11274 | else if (bit (arm_insn_r->arm_insn, INSN_S_L_BIT_NUM) | |
11275 | && (11 == arm_insn_r->decode || 13 == arm_insn_r->decode)) | |
11276 | { | |
11277 | /* Handle misc load insns, as 20th bit (L = 1). */ | |
11278 | /* LDR insn has a capability to do branching, if | |
11279 | MOV LR, PC is precceded by LDR insn having Rn as R15 | |
11280 | in that case, it emulates branch and link insn, and hence we | |
11281 | need to save CSPR and PC as well. I am not sure this is right | |
11282 | place; as opcode = 010 LDR insn make this happen, if R15 was | |
11283 | used. */ | |
11284 | reg_dest = bits (arm_insn_r->arm_insn, 12, 15); | |
11285 | if (15 != reg_dest) | |
11286 | { | |
11287 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11288 | arm_insn_r->reg_rec_count = 1; | |
11289 | } | |
11290 | else | |
11291 | { | |
11292 | record_buf[0] = reg_dest; | |
11293 | record_buf[1] = ARM_PS_REGNUM; | |
11294 | arm_insn_r->reg_rec_count = 2; | |
11295 | } | |
11296 | } | |
11297 | else if ((9 == arm_insn_r->opcode || 11 == arm_insn_r->opcode) | |
11298 | && sbo_sbz (arm_insn_r->arm_insn, 5, 12, 0) | |
11299 | && sbo_sbz (arm_insn_r->arm_insn, 13, 4, 1) | |
11300 | && 2 == bits (arm_insn_r->arm_insn, 20, 21)) | |
11301 | { | |
11302 | /* Handle MSR insn. */ | |
11303 | if (9 == arm_insn_r->opcode) | |
11304 | { | |
11305 | /* CSPR is going to be changed. */ | |
11306 | record_buf[0] = ARM_PS_REGNUM; | |
11307 | arm_insn_r->reg_rec_count = 1; | |
11308 | } | |
11309 | else | |
11310 | { | |
11311 | /* SPSR is going to be changed. */ | |
11312 | /* How to read SPSR value? */ | |
11313 | printf_unfiltered (_("Process record does not support instruction " | |
11314 | "0x%0x at address %s.\n"), | |
11315 | arm_insn_r->arm_insn, | |
11316 | paddress (arm_insn_r->gdbarch, arm_insn_r->this_addr)); | |
11317 | return -1; | |
11318 | } | |
11319 | } | |
11320 | else if (9 == arm_insn_r->decode | |
11321 | && (8 == arm_insn_r->opcode || 10 == arm_insn_r->opcode) | |
11322 | && !bit (arm_insn_r->arm_insn, INSN_S_L_BIT_NUM)) | |
11323 | { | |
11324 | /* Handling SWP, SWPB. */ | |
11325 | /* These insn, changes register and memory as well. */ | |
11326 | /* SWP or SWPB insn. */ | |
11327 | ||
11328 | reg_src1 = bits (arm_insn_r->arm_insn, 16, 19); | |
11329 | regcache_raw_read_unsigned (reg_cache, reg_src1, &u_regval[0]); | |
11330 | /* SWP insn ?, swaps word. */ | |
11331 | if (8 == arm_insn_r->opcode) | |
11332 | { | |
11333 | record_buf_mem[0] = 4; | |
11334 | } | |
11335 | else | |
11336 | { | |
11337 | /* SWPB insn, swaps only byte. */ | |
11338 | record_buf_mem[0] = 1; | |
11339 | } | |
11340 | record_buf_mem[1] = u_regval[0]; | |
11341 | arm_insn_r->mem_rec_count = 1; | |
11342 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11343 | arm_insn_r->reg_rec_count = 1; | |
11344 | } | |
11345 | else if (3 == arm_insn_r->decode && 0x12 == opcode1 | |
11346 | && sbo_sbz (arm_insn_r->arm_insn, 9, 12, 1)) | |
11347 | { | |
11348 | /* Handle BLX, branch and link/exchange. */ | |
11349 | if (9 == arm_insn_r->opcode) | |
11350 | { | |
11351 | /* Branch is chosen by setting T bit of CSPR, bitp[0] of Rm, | |
11352 | and R14 stores the return address. */ | |
11353 | record_buf[0] = ARM_PS_REGNUM; | |
11354 | record_buf[1] = ARM_LR_REGNUM; | |
11355 | arm_insn_r->reg_rec_count = 2; | |
11356 | } | |
11357 | } | |
11358 | else if (7 == arm_insn_r->decode && 0x12 == opcode1) | |
11359 | { | |
11360 | /* Handle enhanced software breakpoint insn, BKPT. */ | |
11361 | /* CPSR is changed to be executed in ARM state, disabling normal | |
11362 | interrupts, entering abort mode. */ | |
11363 | /* According to high vector configuration PC is set. */ | |
11364 | /* user hit breakpoint and type reverse, in | |
11365 | that case, we need to go back with previous CPSR and | |
11366 | Program Counter. */ | |
11367 | record_buf[0] = ARM_PS_REGNUM; | |
11368 | record_buf[1] = ARM_LR_REGNUM; | |
11369 | arm_insn_r->reg_rec_count = 2; | |
11370 | ||
11371 | /* Save SPSR also; how? */ | |
11372 | printf_unfiltered (_("Process record does not support instruction " | |
11373 | "0x%0x at address %s.\n"),arm_insn_r->arm_insn, | |
11374 | paddress (arm_insn_r->gdbarch, | |
11375 | arm_insn_r->this_addr)); | |
11376 | return -1; | |
11377 | } | |
11378 | else if (11 == arm_insn_r->decode | |
11379 | && !bit (arm_insn_r->arm_insn, INSN_S_L_BIT_NUM)) | |
11380 | { | |
11381 | /* Handle enhanced store insns and DSP insns (e.g. LDRD). */ | |
11382 | ||
11383 | /* Handle str(x) insn */ | |
11384 | arm_record_strx(arm_insn_r, &record_buf[0], &record_buf_mem[0], | |
11385 | ARM_RECORD_STRH); | |
11386 | } | |
11387 | else if (1 == arm_insn_r->decode && 0x12 == opcode1 | |
11388 | && sbo_sbz (arm_insn_r->arm_insn, 9, 12, 1)) | |
11389 | { | |
11390 | /* Handle BX, branch and link/exchange. */ | |
11391 | /* Branch is chosen by setting T bit of CSPR, bitp[0] of Rm. */ | |
11392 | record_buf[0] = ARM_PS_REGNUM; | |
11393 | arm_insn_r->reg_rec_count = 1; | |
11394 | } | |
11395 | else if (1 == arm_insn_r->decode && 0x16 == opcode1 | |
11396 | && sbo_sbz (arm_insn_r->arm_insn, 9, 4, 1) | |
11397 | && sbo_sbz (arm_insn_r->arm_insn, 17, 4, 1)) | |
11398 | { | |
11399 | /* Count leading zeros: CLZ. */ | |
11400 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11401 | arm_insn_r->reg_rec_count = 1; | |
11402 | } | |
11403 | else if (!bit (arm_insn_r->arm_insn, INSN_S_L_BIT_NUM) | |
11404 | && (8 == arm_insn_r->opcode || 10 == arm_insn_r->opcode) | |
11405 | && sbo_sbz (arm_insn_r->arm_insn, 17, 4, 1) | |
11406 | && sbo_sbz (arm_insn_r->arm_insn, 1, 12, 0) | |
11407 | ) | |
11408 | { | |
11409 | /* Handle MRS insn. */ | |
11410 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11411 | arm_insn_r->reg_rec_count = 1; | |
11412 | } | |
11413 | else if (arm_insn_r->opcode <= 15) | |
11414 | { | |
11415 | /* Normal data processing insns. */ | |
11416 | /* Out of 11 shifter operands mode, all the insn modifies destination | |
11417 | register, which is specified by 13-16 decode. */ | |
11418 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11419 | record_buf[1] = ARM_PS_REGNUM; | |
11420 | arm_insn_r->reg_rec_count = 2; | |
11421 | } | |
11422 | else | |
11423 | { | |
11424 | return -1; | |
11425 | } | |
11426 | ||
11427 | REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, record_buf); | |
11428 | MEM_ALLOC (arm_insn_r->arm_mems, arm_insn_r->mem_rec_count, record_buf_mem); | |
11429 | return 0; | |
11430 | } | |
11431 | ||
11432 | /* Handling opcode 001 insns. */ | |
11433 | ||
11434 | static int | |
11435 | arm_record_data_proc_imm (insn_decode_record *arm_insn_r) | |
11436 | { | |
11437 | uint32_t record_buf[8], record_buf_mem[8]; | |
11438 | ||
11439 | arm_insn_r->opcode = bits (arm_insn_r->arm_insn, 21, 24); | |
11440 | arm_insn_r->decode = bits (arm_insn_r->arm_insn, 4, 7); | |
11441 | ||
11442 | if ((9 == arm_insn_r->opcode || 11 == arm_insn_r->opcode) | |
11443 | && 2 == bits (arm_insn_r->arm_insn, 20, 21) | |
11444 | && sbo_sbz (arm_insn_r->arm_insn, 13, 4, 1) | |
11445 | ) | |
11446 | { | |
11447 | /* Handle MSR insn. */ | |
11448 | if (9 == arm_insn_r->opcode) | |
11449 | { | |
11450 | /* CSPR is going to be changed. */ | |
11451 | record_buf[0] = ARM_PS_REGNUM; | |
11452 | arm_insn_r->reg_rec_count = 1; | |
11453 | } | |
11454 | else | |
11455 | { | |
11456 | /* SPSR is going to be changed. */ | |
11457 | } | |
11458 | } | |
11459 | else if (arm_insn_r->opcode <= 15) | |
11460 | { | |
11461 | /* Normal data processing insns. */ | |
11462 | /* Out of 11 shifter operands mode, all the insn modifies destination | |
11463 | register, which is specified by 13-16 decode. */ | |
11464 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11465 | record_buf[1] = ARM_PS_REGNUM; | |
11466 | arm_insn_r->reg_rec_count = 2; | |
11467 | } | |
11468 | else | |
11469 | { | |
11470 | return -1; | |
11471 | } | |
11472 | ||
11473 | REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, record_buf); | |
11474 | MEM_ALLOC (arm_insn_r->arm_mems, arm_insn_r->mem_rec_count, record_buf_mem); | |
11475 | return 0; | |
11476 | } | |
11477 | ||
71e396f9 | 11478 | /* Handle ARM mode instructions with opcode 010. */ |
72508ac0 PO |
11479 | |
11480 | static int | |
11481 | arm_record_ld_st_imm_offset (insn_decode_record *arm_insn_r) | |
11482 | { | |
11483 | struct regcache *reg_cache = arm_insn_r->regcache; | |
11484 | ||
71e396f9 LM |
11485 | uint32_t reg_base , reg_dest; |
11486 | uint32_t offset_12, tgt_mem_addr; | |
72508ac0 | 11487 | uint32_t record_buf[8], record_buf_mem[8]; |
71e396f9 LM |
11488 | unsigned char wback; |
11489 | ULONGEST u_regval; | |
72508ac0 | 11490 | |
71e396f9 LM |
11491 | /* Calculate wback. */ |
11492 | wback = (bit (arm_insn_r->arm_insn, 24) == 0) | |
11493 | || (bit (arm_insn_r->arm_insn, 21) == 1); | |
72508ac0 | 11494 | |
71e396f9 LM |
11495 | arm_insn_r->reg_rec_count = 0; |
11496 | reg_base = bits (arm_insn_r->arm_insn, 16, 19); | |
72508ac0 PO |
11497 | |
11498 | if (bit (arm_insn_r->arm_insn, INSN_S_L_BIT_NUM)) | |
11499 | { | |
71e396f9 LM |
11500 | /* LDR (immediate), LDR (literal), LDRB (immediate), LDRB (literal), LDRBT |
11501 | and LDRT. */ | |
11502 | ||
72508ac0 | 11503 | reg_dest = bits (arm_insn_r->arm_insn, 12, 15); |
71e396f9 LM |
11504 | record_buf[arm_insn_r->reg_rec_count++] = reg_dest; |
11505 | ||
11506 | /* The LDR instruction is capable of doing branching. If MOV LR, PC | |
11507 | preceeds a LDR instruction having R15 as reg_base, it | |
11508 | emulates a branch and link instruction, and hence we need to save | |
11509 | CPSR and PC as well. */ | |
11510 | if (ARM_PC_REGNUM == reg_dest) | |
11511 | record_buf[arm_insn_r->reg_rec_count++] = ARM_PS_REGNUM; | |
11512 | ||
11513 | /* If wback is true, also save the base register, which is going to be | |
11514 | written to. */ | |
11515 | if (wback) | |
11516 | record_buf[arm_insn_r->reg_rec_count++] = reg_base; | |
72508ac0 PO |
11517 | } |
11518 | else | |
11519 | { | |
71e396f9 LM |
11520 | /* STR (immediate), STRB (immediate), STRBT and STRT. */ |
11521 | ||
72508ac0 | 11522 | offset_12 = bits (arm_insn_r->arm_insn, 0, 11); |
71e396f9 LM |
11523 | regcache_raw_read_unsigned (reg_cache, reg_base, &u_regval); |
11524 | ||
11525 | /* Handle bit U. */ | |
72508ac0 | 11526 | if (bit (arm_insn_r->arm_insn, 23)) |
71e396f9 LM |
11527 | { |
11528 | /* U == 1: Add the offset. */ | |
11529 | tgt_mem_addr = (uint32_t) u_regval + offset_12; | |
11530 | } | |
72508ac0 | 11531 | else |
71e396f9 LM |
11532 | { |
11533 | /* U == 0: subtract the offset. */ | |
11534 | tgt_mem_addr = (uint32_t) u_regval - offset_12; | |
11535 | } | |
11536 | ||
11537 | /* Bit 22 tells us whether the store instruction writes 1 byte or 4 | |
11538 | bytes. */ | |
11539 | if (bit (arm_insn_r->arm_insn, 22)) | |
11540 | { | |
11541 | /* STRB and STRBT: 1 byte. */ | |
11542 | record_buf_mem[0] = 1; | |
11543 | } | |
11544 | else | |
11545 | { | |
11546 | /* STR and STRT: 4 bytes. */ | |
11547 | record_buf_mem[0] = 4; | |
11548 | } | |
11549 | ||
11550 | /* Handle bit P. */ | |
11551 | if (bit (arm_insn_r->arm_insn, 24)) | |
11552 | record_buf_mem[1] = tgt_mem_addr; | |
11553 | else | |
11554 | record_buf_mem[1] = (uint32_t) u_regval; | |
72508ac0 | 11555 | |
72508ac0 PO |
11556 | arm_insn_r->mem_rec_count = 1; |
11557 | ||
71e396f9 LM |
11558 | /* If wback is true, also save the base register, which is going to be |
11559 | written to. */ | |
11560 | if (wback) | |
11561 | record_buf[arm_insn_r->reg_rec_count++] = reg_base; | |
72508ac0 PO |
11562 | } |
11563 | ||
11564 | REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, record_buf); | |
11565 | MEM_ALLOC (arm_insn_r->arm_mems, arm_insn_r->mem_rec_count, record_buf_mem); | |
11566 | return 0; | |
11567 | } | |
11568 | ||
11569 | /* Handling opcode 011 insns. */ | |
11570 | ||
11571 | static int | |
11572 | arm_record_ld_st_reg_offset (insn_decode_record *arm_insn_r) | |
11573 | { | |
11574 | struct regcache *reg_cache = arm_insn_r->regcache; | |
11575 | ||
11576 | uint32_t shift_imm = 0; | |
11577 | uint32_t reg_src1 = 0, reg_src2 = 0, reg_dest = 0; | |
11578 | uint32_t offset_12 = 0, tgt_mem_addr = 0; | |
11579 | uint32_t record_buf[8], record_buf_mem[8]; | |
11580 | ||
11581 | LONGEST s_word; | |
11582 | ULONGEST u_regval[2]; | |
11583 | ||
11584 | arm_insn_r->opcode = bits (arm_insn_r->arm_insn, 21, 24); | |
11585 | arm_insn_r->decode = bits (arm_insn_r->arm_insn, 4, 7); | |
11586 | ||
11587 | /* Handle enhanced store insns and LDRD DSP insn, | |
11588 | order begins according to addressing modes for store insns | |
11589 | STRH insn. */ | |
11590 | ||
11591 | /* LDR or STR? */ | |
11592 | if (bit (arm_insn_r->arm_insn, INSN_S_L_BIT_NUM)) | |
11593 | { | |
11594 | reg_dest = bits (arm_insn_r->arm_insn, 12, 15); | |
11595 | /* LDR insn has a capability to do branching, if | |
11596 | MOV LR, PC is precedded by LDR insn having Rn as R15 | |
11597 | in that case, it emulates branch and link insn, and hence we | |
11598 | need to save CSPR and PC as well. */ | |
11599 | if (15 != reg_dest) | |
11600 | { | |
11601 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
11602 | arm_insn_r->reg_rec_count = 1; | |
11603 | } | |
11604 | else | |
11605 | { | |
11606 | record_buf[0] = reg_dest; | |
11607 | record_buf[1] = ARM_PS_REGNUM; | |
11608 | arm_insn_r->reg_rec_count = 2; | |
11609 | } | |
11610 | } | |
11611 | else | |
11612 | { | |
11613 | if (! bits (arm_insn_r->arm_insn, 4, 11)) | |
11614 | { | |
11615 | /* Store insn, register offset and register pre-indexed, | |
11616 | register post-indexed. */ | |
11617 | /* Get Rm. */ | |
11618 | reg_src1 = bits (arm_insn_r->arm_insn, 0, 3); | |
11619 | /* Get Rn. */ | |
11620 | reg_src2 = bits (arm_insn_r->arm_insn, 16, 19); | |
11621 | regcache_raw_read_unsigned (reg_cache, reg_src1 | |
11622 | , &u_regval[0]); | |
11623 | regcache_raw_read_unsigned (reg_cache, reg_src2 | |
11624 | , &u_regval[1]); | |
11625 | if (15 == reg_src2) | |
11626 | { | |
11627 | /* If R15 was used as Rn, hence current PC+8. */ | |
11628 | /* Pre-indexed mode doesnt reach here ; illegal insn. */ | |
11629 | u_regval[0] = u_regval[0] + 8; | |
11630 | } | |
11631 | /* Calculate target store address, Rn +/- Rm, register offset. */ | |
11632 | /* U == 1. */ | |
11633 | if (bit (arm_insn_r->arm_insn, 23)) | |
11634 | { | |
11635 | tgt_mem_addr = u_regval[0] + u_regval[1]; | |
11636 | } | |
11637 | else | |
11638 | { | |
11639 | tgt_mem_addr = u_regval[1] - u_regval[0]; | |
11640 | } | |
11641 | ||
11642 | switch (arm_insn_r->opcode) | |
11643 | { | |
11644 | /* STR. */ | |
11645 | case 8: | |
11646 | case 12: | |
11647 | /* STR. */ | |
11648 | case 9: | |
11649 | case 13: | |
11650 | /* STRT. */ | |
11651 | case 1: | |
11652 | case 5: | |
11653 | /* STR. */ | |
11654 | case 0: | |
11655 | case 4: | |
11656 | record_buf_mem[0] = 4; | |
11657 | break; | |
11658 | ||
11659 | /* STRB. */ | |
11660 | case 10: | |
11661 | case 14: | |
11662 | /* STRB. */ | |
11663 | case 11: | |
11664 | case 15: | |
11665 | /* STRBT. */ | |
11666 | case 3: | |
11667 | case 7: | |
11668 | /* STRB. */ | |
11669 | case 2: | |
11670 | case 6: | |
11671 | record_buf_mem[0] = 1; | |
11672 | break; | |
11673 | ||
11674 | default: | |
11675 | gdb_assert_not_reached ("no decoding pattern found"); | |
11676 | break; | |
11677 | } | |
11678 | record_buf_mem[1] = tgt_mem_addr; | |
11679 | arm_insn_r->mem_rec_count = 1; | |
11680 | ||
11681 | if (9 == arm_insn_r->opcode || 11 == arm_insn_r->opcode | |
11682 | || 13 == arm_insn_r->opcode || 15 == arm_insn_r->opcode | |
11683 | || 0 == arm_insn_r->opcode || 2 == arm_insn_r->opcode | |
11684 | || 4 == arm_insn_r->opcode || 6 == arm_insn_r->opcode | |
11685 | || 1 == arm_insn_r->opcode || 3 == arm_insn_r->opcode | |
11686 | || 5 == arm_insn_r->opcode || 7 == arm_insn_r->opcode | |
11687 | ) | |
11688 | { | |
11689 | /* Rn is going to be changed in pre-indexed mode and | |
11690 | post-indexed mode as well. */ | |
11691 | record_buf[0] = reg_src2; | |
11692 | arm_insn_r->reg_rec_count = 1; | |
11693 | } | |
11694 | } | |
11695 | else | |
11696 | { | |
11697 | /* Store insn, scaled register offset; scaled pre-indexed. */ | |
11698 | offset_12 = bits (arm_insn_r->arm_insn, 5, 6); | |
11699 | /* Get Rm. */ | |
11700 | reg_src1 = bits (arm_insn_r->arm_insn, 0, 3); | |
11701 | /* Get Rn. */ | |
11702 | reg_src2 = bits (arm_insn_r->arm_insn, 16, 19); | |
11703 | /* Get shift_imm. */ | |
11704 | shift_imm = bits (arm_insn_r->arm_insn, 7, 11); | |
11705 | regcache_raw_read_unsigned (reg_cache, reg_src1, &u_regval[0]); | |
11706 | regcache_raw_read_signed (reg_cache, reg_src1, &s_word); | |
11707 | regcache_raw_read_unsigned (reg_cache, reg_src2, &u_regval[1]); | |
11708 | /* Offset_12 used as shift. */ | |
11709 | switch (offset_12) | |
11710 | { | |
11711 | case 0: | |
11712 | /* Offset_12 used as index. */ | |
11713 | offset_12 = u_regval[0] << shift_imm; | |
11714 | break; | |
11715 | ||
11716 | case 1: | |
11717 | offset_12 = (!shift_imm)?0:u_regval[0] >> shift_imm; | |
11718 | break; | |
11719 | ||
11720 | case 2: | |
11721 | if (!shift_imm) | |
11722 | { | |
11723 | if (bit (u_regval[0], 31)) | |
11724 | { | |
11725 | offset_12 = 0xFFFFFFFF; | |
11726 | } | |
11727 | else | |
11728 | { | |
11729 | offset_12 = 0; | |
11730 | } | |
11731 | } | |
11732 | else | |
11733 | { | |
11734 | /* This is arithmetic shift. */ | |
11735 | offset_12 = s_word >> shift_imm; | |
11736 | } | |
11737 | break; | |
11738 | ||
11739 | case 3: | |
11740 | if (!shift_imm) | |
11741 | { | |
11742 | regcache_raw_read_unsigned (reg_cache, ARM_PS_REGNUM, | |
11743 | &u_regval[1]); | |
11744 | /* Get C flag value and shift it by 31. */ | |
11745 | offset_12 = (((bit (u_regval[1], 29)) << 31) \ | |
11746 | | (u_regval[0]) >> 1); | |
11747 | } | |
11748 | else | |
11749 | { | |
11750 | offset_12 = (u_regval[0] >> shift_imm) \ | |
11751 | | (u_regval[0] << | |
11752 | (sizeof(uint32_t) - shift_imm)); | |
11753 | } | |
11754 | break; | |
11755 | ||
11756 | default: | |
11757 | gdb_assert_not_reached ("no decoding pattern found"); | |
11758 | break; | |
11759 | } | |
11760 | ||
11761 | regcache_raw_read_unsigned (reg_cache, reg_src2, &u_regval[1]); | |
11762 | /* bit U set. */ | |
11763 | if (bit (arm_insn_r->arm_insn, 23)) | |
11764 | { | |
11765 | tgt_mem_addr = u_regval[1] + offset_12; | |
11766 | } | |
11767 | else | |
11768 | { | |
11769 | tgt_mem_addr = u_regval[1] - offset_12; | |
11770 | } | |
11771 | ||
11772 | switch (arm_insn_r->opcode) | |
11773 | { | |
11774 | /* STR. */ | |
11775 | case 8: | |
11776 | case 12: | |
11777 | /* STR. */ | |
11778 | case 9: | |
11779 | case 13: | |
11780 | /* STRT. */ | |
11781 | case 1: | |
11782 | case 5: | |
11783 | /* STR. */ | |
11784 | case 0: | |
11785 | case 4: | |
11786 | record_buf_mem[0] = 4; | |
11787 | break; | |
11788 | ||
11789 | /* STRB. */ | |
11790 | case 10: | |
11791 | case 14: | |
11792 | /* STRB. */ | |
11793 | case 11: | |
11794 | case 15: | |
11795 | /* STRBT. */ | |
11796 | case 3: | |
11797 | case 7: | |
11798 | /* STRB. */ | |
11799 | case 2: | |
11800 | case 6: | |
11801 | record_buf_mem[0] = 1; | |
11802 | break; | |
11803 | ||
11804 | default: | |
11805 | gdb_assert_not_reached ("no decoding pattern found"); | |
11806 | break; | |
11807 | } | |
11808 | record_buf_mem[1] = tgt_mem_addr; | |
11809 | arm_insn_r->mem_rec_count = 1; | |
11810 | ||
11811 | if (9 == arm_insn_r->opcode || 11 == arm_insn_r->opcode | |
11812 | || 13 == arm_insn_r->opcode || 15 == arm_insn_r->opcode | |
11813 | || 0 == arm_insn_r->opcode || 2 == arm_insn_r->opcode | |
11814 | || 4 == arm_insn_r->opcode || 6 == arm_insn_r->opcode | |
11815 | || 1 == arm_insn_r->opcode || 3 == arm_insn_r->opcode | |
11816 | || 5 == arm_insn_r->opcode || 7 == arm_insn_r->opcode | |
11817 | ) | |
11818 | { | |
11819 | /* Rn is going to be changed in register scaled pre-indexed | |
11820 | mode,and scaled post indexed mode. */ | |
11821 | record_buf[0] = reg_src2; | |
11822 | arm_insn_r->reg_rec_count = 1; | |
11823 | } | |
11824 | } | |
11825 | } | |
11826 | ||
11827 | REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, record_buf); | |
11828 | MEM_ALLOC (arm_insn_r->arm_mems, arm_insn_r->mem_rec_count, record_buf_mem); | |
11829 | return 0; | |
11830 | } | |
11831 | ||
71e396f9 | 11832 | /* Handle ARM mode instructions with opcode 100. */ |
72508ac0 PO |
11833 | |
11834 | static int | |
11835 | arm_record_ld_st_multiple (insn_decode_record *arm_insn_r) | |
11836 | { | |
11837 | struct regcache *reg_cache = arm_insn_r->regcache; | |
71e396f9 LM |
11838 | uint32_t register_count = 0, register_bits; |
11839 | uint32_t reg_base, addr_mode; | |
72508ac0 | 11840 | uint32_t record_buf[24], record_buf_mem[48]; |
71e396f9 LM |
11841 | uint32_t wback; |
11842 | ULONGEST u_regval; | |
72508ac0 | 11843 | |
71e396f9 LM |
11844 | /* Fetch the list of registers. */ |
11845 | register_bits = bits (arm_insn_r->arm_insn, 0, 15); | |
11846 | arm_insn_r->reg_rec_count = 0; | |
11847 | ||
11848 | /* Fetch the base register that contains the address we are loading data | |
11849 | to. */ | |
11850 | reg_base = bits (arm_insn_r->arm_insn, 16, 19); | |
72508ac0 | 11851 | |
71e396f9 LM |
11852 | /* Calculate wback. */ |
11853 | wback = (bit (arm_insn_r->arm_insn, 21) == 1); | |
72508ac0 PO |
11854 | |
11855 | if (bit (arm_insn_r->arm_insn, INSN_S_L_BIT_NUM)) | |
11856 | { | |
71e396f9 | 11857 | /* LDM/LDMIA/LDMFD, LDMDA/LDMFA, LDMDB and LDMIB. */ |
72508ac0 | 11858 | |
71e396f9 | 11859 | /* Find out which registers are going to be loaded from memory. */ |
72508ac0 | 11860 | while (register_bits) |
71e396f9 LM |
11861 | { |
11862 | if (register_bits & 0x00000001) | |
11863 | record_buf[arm_insn_r->reg_rec_count++] = register_count; | |
11864 | register_bits = register_bits >> 1; | |
11865 | register_count++; | |
11866 | } | |
72508ac0 | 11867 | |
71e396f9 LM |
11868 | |
11869 | /* If wback is true, also save the base register, which is going to be | |
11870 | written to. */ | |
11871 | if (wback) | |
11872 | record_buf[arm_insn_r->reg_rec_count++] = reg_base; | |
11873 | ||
11874 | /* Save the CPSR register. */ | |
11875 | record_buf[arm_insn_r->reg_rec_count++] = ARM_PS_REGNUM; | |
72508ac0 PO |
11876 | } |
11877 | else | |
11878 | { | |
71e396f9 | 11879 | /* STM (STMIA, STMEA), STMDA (STMED), STMDB (STMFD) and STMIB (STMFA). */ |
72508ac0 | 11880 | |
71e396f9 LM |
11881 | addr_mode = bits (arm_insn_r->arm_insn, 23, 24); |
11882 | ||
11883 | regcache_raw_read_unsigned (reg_cache, reg_base, &u_regval); | |
11884 | ||
11885 | /* Find out how many registers are going to be stored to memory. */ | |
72508ac0 | 11886 | while (register_bits) |
71e396f9 LM |
11887 | { |
11888 | if (register_bits & 0x00000001) | |
11889 | register_count++; | |
11890 | register_bits = register_bits >> 1; | |
11891 | } | |
72508ac0 PO |
11892 | |
11893 | switch (addr_mode) | |
71e396f9 LM |
11894 | { |
11895 | /* STMDA (STMED): Decrement after. */ | |
11896 | case 0: | |
11897 | record_buf_mem[1] = (uint32_t) u_regval | |
11898 | - register_count * INT_REGISTER_SIZE + 4; | |
11899 | break; | |
11900 | /* STM (STMIA, STMEA): Increment after. */ | |
11901 | case 1: | |
11902 | record_buf_mem[1] = (uint32_t) u_regval; | |
11903 | break; | |
11904 | /* STMDB (STMFD): Decrement before. */ | |
11905 | case 2: | |
11906 | record_buf_mem[1] = (uint32_t) u_regval | |
11907 | - register_count * INT_REGISTER_SIZE; | |
11908 | break; | |
11909 | /* STMIB (STMFA): Increment before. */ | |
11910 | case 3: | |
11911 | record_buf_mem[1] = (uint32_t) u_regval + INT_REGISTER_SIZE; | |
11912 | break; | |
11913 | default: | |
11914 | gdb_assert_not_reached ("no decoding pattern found"); | |
11915 | break; | |
11916 | } | |
72508ac0 | 11917 | |
71e396f9 LM |
11918 | record_buf_mem[0] = register_count * INT_REGISTER_SIZE; |
11919 | arm_insn_r->mem_rec_count = 1; | |
11920 | ||
11921 | /* If wback is true, also save the base register, which is going to be | |
11922 | written to. */ | |
11923 | if (wback) | |
11924 | record_buf[arm_insn_r->reg_rec_count++] = reg_base; | |
72508ac0 PO |
11925 | } |
11926 | ||
11927 | REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, record_buf); | |
11928 | MEM_ALLOC (arm_insn_r->arm_mems, arm_insn_r->mem_rec_count, record_buf_mem); | |
11929 | return 0; | |
11930 | } | |
11931 | ||
11932 | /* Handling opcode 101 insns. */ | |
11933 | ||
11934 | static int | |
11935 | arm_record_b_bl (insn_decode_record *arm_insn_r) | |
11936 | { | |
11937 | uint32_t record_buf[8]; | |
11938 | ||
11939 | /* Handle B, BL, BLX(1) insns. */ | |
11940 | /* B simply branches so we do nothing here. */ | |
11941 | /* Note: BLX(1) doesnt fall here but instead it falls into | |
11942 | extension space. */ | |
11943 | if (bit (arm_insn_r->arm_insn, 24)) | |
11944 | { | |
11945 | record_buf[0] = ARM_LR_REGNUM; | |
11946 | arm_insn_r->reg_rec_count = 1; | |
11947 | } | |
11948 | ||
11949 | REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, record_buf); | |
11950 | ||
11951 | return 0; | |
11952 | } | |
11953 | ||
11954 | /* Handling opcode 110 insns. */ | |
11955 | ||
11956 | static int | |
c6ec2b30 | 11957 | arm_record_unsupported_insn (insn_decode_record *arm_insn_r) |
72508ac0 PO |
11958 | { |
11959 | printf_unfiltered (_("Process record does not support instruction " | |
11960 | "0x%0x at address %s.\n"),arm_insn_r->arm_insn, | |
11961 | paddress (arm_insn_r->gdbarch, arm_insn_r->this_addr)); | |
11962 | ||
11963 | return -1; | |
11964 | } | |
11965 | ||
5a578da5 OJ |
11966 | /* Record handler for vector data transfer instructions. */ |
11967 | ||
11968 | static int | |
11969 | arm_record_vdata_transfer_insn (insn_decode_record *arm_insn_r) | |
11970 | { | |
11971 | uint32_t bits_a, bit_c, bit_l, reg_t, reg_v; | |
11972 | uint32_t record_buf[4]; | |
11973 | ||
11974 | const int num_regs = gdbarch_num_regs (arm_insn_r->gdbarch); | |
11975 | reg_t = bits (arm_insn_r->arm_insn, 12, 15); | |
11976 | reg_v = bits (arm_insn_r->arm_insn, 21, 23); | |
11977 | bits_a = bits (arm_insn_r->arm_insn, 21, 23); | |
11978 | bit_l = bit (arm_insn_r->arm_insn, 20); | |
11979 | bit_c = bit (arm_insn_r->arm_insn, 8); | |
11980 | ||
11981 | /* Handle VMOV instruction. */ | |
11982 | if (bit_l && bit_c) | |
11983 | { | |
11984 | record_buf[0] = reg_t; | |
11985 | arm_insn_r->reg_rec_count = 1; | |
11986 | } | |
11987 | else if (bit_l && !bit_c) | |
11988 | { | |
11989 | /* Handle VMOV instruction. */ | |
11990 | if (bits_a == 0x00) | |
11991 | { | |
11992 | if (bit (arm_insn_r->arm_insn, 20)) | |
11993 | record_buf[0] = reg_t; | |
11994 | else | |
11995 | record_buf[0] = num_regs + (bit (arm_insn_r->arm_insn, 7) | | |
11996 | (reg_v << 1)); | |
11997 | ||
11998 | arm_insn_r->reg_rec_count = 1; | |
11999 | } | |
12000 | /* Handle VMRS instruction. */ | |
12001 | else if (bits_a == 0x07) | |
12002 | { | |
12003 | if (reg_t == 15) | |
12004 | reg_t = ARM_PS_REGNUM; | |
12005 | ||
12006 | record_buf[0] = reg_t; | |
12007 | arm_insn_r->reg_rec_count = 1; | |
12008 | } | |
12009 | } | |
12010 | else if (!bit_l && !bit_c) | |
12011 | { | |
12012 | /* Handle VMOV instruction. */ | |
12013 | if (bits_a == 0x00) | |
12014 | { | |
12015 | if (bit (arm_insn_r->arm_insn, 20)) | |
12016 | record_buf[0] = reg_t; | |
12017 | else | |
12018 | record_buf[0] = num_regs + (bit (arm_insn_r->arm_insn, 7) | | |
12019 | (reg_v << 1)); | |
12020 | ||
12021 | arm_insn_r->reg_rec_count = 1; | |
12022 | } | |
12023 | /* Handle VMSR instruction. */ | |
12024 | else if (bits_a == 0x07) | |
12025 | { | |
12026 | record_buf[0] = ARM_FPSCR_REGNUM; | |
12027 | arm_insn_r->reg_rec_count = 1; | |
12028 | } | |
12029 | } | |
12030 | else if (!bit_l && bit_c) | |
12031 | { | |
12032 | /* Handle VMOV instruction. */ | |
12033 | if (!(bits_a & 0x04)) | |
12034 | { | |
12035 | record_buf[0] = (reg_v | (bit (arm_insn_r->arm_insn, 7) << 4)) | |
12036 | + ARM_D0_REGNUM; | |
12037 | arm_insn_r->reg_rec_count = 1; | |
12038 | } | |
12039 | /* Handle VDUP instruction. */ | |
12040 | else | |
12041 | { | |
12042 | if (bit (arm_insn_r->arm_insn, 21)) | |
12043 | { | |
12044 | reg_v = reg_v | (bit (arm_insn_r->arm_insn, 7) << 4); | |
12045 | record_buf[0] = reg_v + ARM_D0_REGNUM; | |
12046 | record_buf[1] = reg_v + ARM_D0_REGNUM + 1; | |
12047 | arm_insn_r->reg_rec_count = 2; | |
12048 | } | |
12049 | else | |
12050 | { | |
12051 | reg_v = reg_v | (bit (arm_insn_r->arm_insn, 7) << 4); | |
12052 | record_buf[0] = reg_v + ARM_D0_REGNUM; | |
12053 | arm_insn_r->reg_rec_count = 1; | |
12054 | } | |
12055 | } | |
12056 | } | |
12057 | ||
12058 | REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, record_buf); | |
12059 | return 0; | |
12060 | } | |
12061 | ||
f20f80dd OJ |
12062 | /* Record handler for extension register load/store instructions. */ |
12063 | ||
12064 | static int | |
12065 | arm_record_exreg_ld_st_insn (insn_decode_record *arm_insn_r) | |
12066 | { | |
12067 | uint32_t opcode, single_reg; | |
12068 | uint8_t op_vldm_vstm; | |
12069 | uint32_t record_buf[8], record_buf_mem[128]; | |
12070 | ULONGEST u_regval = 0; | |
12071 | ||
12072 | struct regcache *reg_cache = arm_insn_r->regcache; | |
12073 | const int num_regs = gdbarch_num_regs (arm_insn_r->gdbarch); | |
12074 | ||
12075 | opcode = bits (arm_insn_r->arm_insn, 20, 24); | |
12076 | single_reg = bit (arm_insn_r->arm_insn, 8); | |
12077 | op_vldm_vstm = opcode & 0x1b; | |
12078 | ||
12079 | /* Handle VMOV instructions. */ | |
12080 | if ((opcode & 0x1e) == 0x04) | |
12081 | { | |
12082 | if (bit (arm_insn_r->arm_insn, 4)) | |
12083 | { | |
12084 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
12085 | record_buf[1] = bits (arm_insn_r->arm_insn, 16, 19); | |
12086 | arm_insn_r->reg_rec_count = 2; | |
12087 | } | |
12088 | else | |
12089 | { | |
12090 | uint8_t reg_m = (bits (arm_insn_r->arm_insn, 0, 3) << 1) | |
12091 | | bit (arm_insn_r->arm_insn, 5); | |
12092 | ||
12093 | if (!single_reg) | |
12094 | { | |
12095 | record_buf[0] = num_regs + reg_m; | |
12096 | record_buf[1] = num_regs + reg_m + 1; | |
12097 | arm_insn_r->reg_rec_count = 2; | |
12098 | } | |
12099 | else | |
12100 | { | |
12101 | record_buf[0] = reg_m + ARM_D0_REGNUM; | |
12102 | arm_insn_r->reg_rec_count = 1; | |
12103 | } | |
12104 | } | |
12105 | } | |
12106 | /* Handle VSTM and VPUSH instructions. */ | |
12107 | else if (op_vldm_vstm == 0x08 || op_vldm_vstm == 0x0a | |
12108 | || op_vldm_vstm == 0x12) | |
12109 | { | |
12110 | uint32_t start_address, reg_rn, imm_off32, imm_off8, memory_count; | |
12111 | uint32_t memory_index = 0; | |
12112 | ||
12113 | reg_rn = bits (arm_insn_r->arm_insn, 16, 19); | |
12114 | regcache_raw_read_unsigned (reg_cache, reg_rn, &u_regval); | |
12115 | imm_off8 = bits (arm_insn_r->arm_insn, 0, 7); | |
12116 | imm_off32 = imm_off8 << 24; | |
12117 | memory_count = imm_off8; | |
12118 | ||
12119 | if (bit (arm_insn_r->arm_insn, 23)) | |
12120 | start_address = u_regval; | |
12121 | else | |
12122 | start_address = u_regval - imm_off32; | |
12123 | ||
12124 | if (bit (arm_insn_r->arm_insn, 21)) | |
12125 | { | |
12126 | record_buf[0] = reg_rn; | |
12127 | arm_insn_r->reg_rec_count = 1; | |
12128 | } | |
12129 | ||
12130 | while (memory_count > 0) | |
12131 | { | |
12132 | if (!single_reg) | |
12133 | { | |
12134 | record_buf_mem[memory_index] = start_address; | |
12135 | record_buf_mem[memory_index + 1] = 4; | |
12136 | start_address = start_address + 4; | |
12137 | memory_index = memory_index + 2; | |
12138 | } | |
12139 | else | |
12140 | { | |
12141 | record_buf_mem[memory_index] = start_address; | |
12142 | record_buf_mem[memory_index + 1] = 4; | |
12143 | record_buf_mem[memory_index + 2] = start_address + 4; | |
12144 | record_buf_mem[memory_index + 3] = 4; | |
12145 | start_address = start_address + 8; | |
12146 | memory_index = memory_index + 4; | |
12147 | } | |
12148 | memory_count--; | |
12149 | } | |
12150 | arm_insn_r->mem_rec_count = (memory_index >> 1); | |
12151 | } | |
12152 | /* Handle VLDM instructions. */ | |
12153 | else if (op_vldm_vstm == 0x09 || op_vldm_vstm == 0x0b | |
12154 | || op_vldm_vstm == 0x13) | |
12155 | { | |
12156 | uint32_t reg_count, reg_vd; | |
12157 | uint32_t reg_index = 0; | |
12158 | ||
12159 | reg_vd = bits (arm_insn_r->arm_insn, 12, 15); | |
12160 | reg_count = bits (arm_insn_r->arm_insn, 0, 7); | |
12161 | ||
12162 | if (single_reg) | |
12163 | reg_vd = reg_vd | (bit (arm_insn_r->arm_insn, 22) << 4); | |
12164 | else | |
12165 | reg_vd = (reg_vd << 1) | bit (arm_insn_r->arm_insn, 22); | |
12166 | ||
12167 | if (bit (arm_insn_r->arm_insn, 21)) | |
12168 | record_buf[reg_index++] = bits (arm_insn_r->arm_insn, 16, 19); | |
12169 | ||
12170 | while (reg_count > 0) | |
12171 | { | |
12172 | if (single_reg) | |
12173 | record_buf[reg_index++] = num_regs + reg_vd + reg_count - 1; | |
12174 | else | |
12175 | record_buf[reg_index++] = ARM_D0_REGNUM + reg_vd + reg_count - 1; | |
12176 | ||
12177 | reg_count--; | |
12178 | } | |
12179 | arm_insn_r->reg_rec_count = reg_index; | |
12180 | } | |
12181 | /* VSTR Vector store register. */ | |
12182 | else if ((opcode & 0x13) == 0x10) | |
12183 | { | |
12184 | uint32_t start_address, reg_rn, imm_off32, imm_off8, memory_count; | |
12185 | uint32_t memory_index = 0; | |
12186 | ||
12187 | reg_rn = bits (arm_insn_r->arm_insn, 16, 19); | |
12188 | regcache_raw_read_unsigned (reg_cache, reg_rn, &u_regval); | |
12189 | imm_off8 = bits (arm_insn_r->arm_insn, 0, 7); | |
12190 | imm_off32 = imm_off8 << 24; | |
12191 | memory_count = imm_off8; | |
12192 | ||
12193 | if (bit (arm_insn_r->arm_insn, 23)) | |
12194 | start_address = u_regval + imm_off32; | |
12195 | else | |
12196 | start_address = u_regval - imm_off32; | |
12197 | ||
12198 | if (single_reg) | |
12199 | { | |
12200 | record_buf_mem[memory_index] = start_address; | |
12201 | record_buf_mem[memory_index + 1] = 4; | |
12202 | arm_insn_r->mem_rec_count = 1; | |
12203 | } | |
12204 | else | |
12205 | { | |
12206 | record_buf_mem[memory_index] = start_address; | |
12207 | record_buf_mem[memory_index + 1] = 4; | |
12208 | record_buf_mem[memory_index + 2] = start_address + 4; | |
12209 | record_buf_mem[memory_index + 3] = 4; | |
12210 | arm_insn_r->mem_rec_count = 2; | |
12211 | } | |
12212 | } | |
12213 | /* VLDR Vector load register. */ | |
12214 | else if ((opcode & 0x13) == 0x11) | |
12215 | { | |
12216 | uint32_t reg_vd = bits (arm_insn_r->arm_insn, 12, 15); | |
12217 | ||
12218 | if (!single_reg) | |
12219 | { | |
12220 | reg_vd = reg_vd | (bit (arm_insn_r->arm_insn, 22) << 4); | |
12221 | record_buf[0] = ARM_D0_REGNUM + reg_vd; | |
12222 | } | |
12223 | else | |
12224 | { | |
12225 | reg_vd = (reg_vd << 1) | bit (arm_insn_r->arm_insn, 22); | |
12226 | record_buf[0] = num_regs + reg_vd; | |
12227 | } | |
12228 | arm_insn_r->reg_rec_count = 1; | |
12229 | } | |
12230 | ||
12231 | REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, record_buf); | |
12232 | MEM_ALLOC (arm_insn_r->arm_mems, arm_insn_r->mem_rec_count, record_buf_mem); | |
12233 | return 0; | |
12234 | } | |
12235 | ||
851f26ae OJ |
12236 | /* Record handler for arm/thumb mode VFP data processing instructions. */ |
12237 | ||
12238 | static int | |
12239 | arm_record_vfp_data_proc_insn (insn_decode_record *arm_insn_r) | |
12240 | { | |
12241 | uint32_t opc1, opc2, opc3, dp_op_sz, bit_d, reg_vd; | |
12242 | uint32_t record_buf[4]; | |
12243 | enum insn_types {INSN_T0, INSN_T1, INSN_T2, INSN_T3, INSN_INV}; | |
12244 | enum insn_types curr_insn_type = INSN_INV; | |
12245 | ||
12246 | reg_vd = bits (arm_insn_r->arm_insn, 12, 15); | |
12247 | opc1 = bits (arm_insn_r->arm_insn, 20, 23); | |
12248 | opc2 = bits (arm_insn_r->arm_insn, 16, 19); | |
12249 | opc3 = bits (arm_insn_r->arm_insn, 6, 7); | |
12250 | dp_op_sz = bit (arm_insn_r->arm_insn, 8); | |
12251 | bit_d = bit (arm_insn_r->arm_insn, 22); | |
12252 | opc1 = opc1 & 0x04; | |
12253 | ||
12254 | /* Handle VMLA, VMLS. */ | |
12255 | if (opc1 == 0x00) | |
12256 | { | |
12257 | if (bit (arm_insn_r->arm_insn, 10)) | |
12258 | { | |
12259 | if (bit (arm_insn_r->arm_insn, 6)) | |
12260 | curr_insn_type = INSN_T0; | |
12261 | else | |
12262 | curr_insn_type = INSN_T1; | |
12263 | } | |
12264 | else | |
12265 | { | |
12266 | if (dp_op_sz) | |
12267 | curr_insn_type = INSN_T1; | |
12268 | else | |
12269 | curr_insn_type = INSN_T2; | |
12270 | } | |
12271 | } | |
12272 | /* Handle VNMLA, VNMLS, VNMUL. */ | |
12273 | else if (opc1 == 0x01) | |
12274 | { | |
12275 | if (dp_op_sz) | |
12276 | curr_insn_type = INSN_T1; | |
12277 | else | |
12278 | curr_insn_type = INSN_T2; | |
12279 | } | |
12280 | /* Handle VMUL. */ | |
12281 | else if (opc1 == 0x02 && !(opc3 & 0x01)) | |
12282 | { | |
12283 | if (bit (arm_insn_r->arm_insn, 10)) | |
12284 | { | |
12285 | if (bit (arm_insn_r->arm_insn, 6)) | |
12286 | curr_insn_type = INSN_T0; | |
12287 | else | |
12288 | curr_insn_type = INSN_T1; | |
12289 | } | |
12290 | else | |
12291 | { | |
12292 | if (dp_op_sz) | |
12293 | curr_insn_type = INSN_T1; | |
12294 | else | |
12295 | curr_insn_type = INSN_T2; | |
12296 | } | |
12297 | } | |
12298 | /* Handle VADD, VSUB. */ | |
12299 | else if (opc1 == 0x03) | |
12300 | { | |
12301 | if (!bit (arm_insn_r->arm_insn, 9)) | |
12302 | { | |
12303 | if (bit (arm_insn_r->arm_insn, 6)) | |
12304 | curr_insn_type = INSN_T0; | |
12305 | else | |
12306 | curr_insn_type = INSN_T1; | |
12307 | } | |
12308 | else | |
12309 | { | |
12310 | if (dp_op_sz) | |
12311 | curr_insn_type = INSN_T1; | |
12312 | else | |
12313 | curr_insn_type = INSN_T2; | |
12314 | } | |
12315 | } | |
12316 | /* Handle VDIV. */ | |
12317 | else if (opc1 == 0x0b) | |
12318 | { | |
12319 | if (dp_op_sz) | |
12320 | curr_insn_type = INSN_T1; | |
12321 | else | |
12322 | curr_insn_type = INSN_T2; | |
12323 | } | |
12324 | /* Handle all other vfp data processing instructions. */ | |
12325 | else if (opc1 == 0x0b) | |
12326 | { | |
12327 | /* Handle VMOV. */ | |
12328 | if (!(opc3 & 0x01) || (opc2 == 0x00 && opc3 == 0x01)) | |
12329 | { | |
12330 | if (bit (arm_insn_r->arm_insn, 4)) | |
12331 | { | |
12332 | if (bit (arm_insn_r->arm_insn, 6)) | |
12333 | curr_insn_type = INSN_T0; | |
12334 | else | |
12335 | curr_insn_type = INSN_T1; | |
12336 | } | |
12337 | else | |
12338 | { | |
12339 | if (dp_op_sz) | |
12340 | curr_insn_type = INSN_T1; | |
12341 | else | |
12342 | curr_insn_type = INSN_T2; | |
12343 | } | |
12344 | } | |
12345 | /* Handle VNEG and VABS. */ | |
12346 | else if ((opc2 == 0x01 && opc3 == 0x01) | |
12347 | || (opc2 == 0x00 && opc3 == 0x03)) | |
12348 | { | |
12349 | if (!bit (arm_insn_r->arm_insn, 11)) | |
12350 | { | |
12351 | if (bit (arm_insn_r->arm_insn, 6)) | |
12352 | curr_insn_type = INSN_T0; | |
12353 | else | |
12354 | curr_insn_type = INSN_T1; | |
12355 | } | |
12356 | else | |
12357 | { | |
12358 | if (dp_op_sz) | |
12359 | curr_insn_type = INSN_T1; | |
12360 | else | |
12361 | curr_insn_type = INSN_T2; | |
12362 | } | |
12363 | } | |
12364 | /* Handle VSQRT. */ | |
12365 | else if (opc2 == 0x01 && opc3 == 0x03) | |
12366 | { | |
12367 | if (dp_op_sz) | |
12368 | curr_insn_type = INSN_T1; | |
12369 | else | |
12370 | curr_insn_type = INSN_T2; | |
12371 | } | |
12372 | /* Handle VCVT. */ | |
12373 | else if (opc2 == 0x07 && opc3 == 0x03) | |
12374 | { | |
12375 | if (!dp_op_sz) | |
12376 | curr_insn_type = INSN_T1; | |
12377 | else | |
12378 | curr_insn_type = INSN_T2; | |
12379 | } | |
12380 | else if (opc3 & 0x01) | |
12381 | { | |
12382 | /* Handle VCVT. */ | |
12383 | if ((opc2 == 0x08) || (opc2 & 0x0e) == 0x0c) | |
12384 | { | |
12385 | if (!bit (arm_insn_r->arm_insn, 18)) | |
12386 | curr_insn_type = INSN_T2; | |
12387 | else | |
12388 | { | |
12389 | if (dp_op_sz) | |
12390 | curr_insn_type = INSN_T1; | |
12391 | else | |
12392 | curr_insn_type = INSN_T2; | |
12393 | } | |
12394 | } | |
12395 | /* Handle VCVT. */ | |
12396 | else if ((opc2 & 0x0e) == 0x0a || (opc2 & 0x0e) == 0x0e) | |
12397 | { | |
12398 | if (dp_op_sz) | |
12399 | curr_insn_type = INSN_T1; | |
12400 | else | |
12401 | curr_insn_type = INSN_T2; | |
12402 | } | |
12403 | /* Handle VCVTB, VCVTT. */ | |
12404 | else if ((opc2 & 0x0e) == 0x02) | |
12405 | curr_insn_type = INSN_T2; | |
12406 | /* Handle VCMP, VCMPE. */ | |
12407 | else if ((opc2 & 0x0e) == 0x04) | |
12408 | curr_insn_type = INSN_T3; | |
12409 | } | |
12410 | } | |
12411 | ||
12412 | switch (curr_insn_type) | |
12413 | { | |
12414 | case INSN_T0: | |
12415 | reg_vd = reg_vd | (bit_d << 4); | |
12416 | record_buf[0] = reg_vd + ARM_D0_REGNUM; | |
12417 | record_buf[1] = reg_vd + ARM_D0_REGNUM + 1; | |
12418 | arm_insn_r->reg_rec_count = 2; | |
12419 | break; | |
12420 | ||
12421 | case INSN_T1: | |
12422 | reg_vd = reg_vd | (bit_d << 4); | |
12423 | record_buf[0] = reg_vd + ARM_D0_REGNUM; | |
12424 | arm_insn_r->reg_rec_count = 1; | |
12425 | break; | |
12426 | ||
12427 | case INSN_T2: | |
12428 | reg_vd = (reg_vd << 1) | bit_d; | |
12429 | record_buf[0] = reg_vd + ARM_D0_REGNUM; | |
12430 | arm_insn_r->reg_rec_count = 1; | |
12431 | break; | |
12432 | ||
12433 | case INSN_T3: | |
12434 | record_buf[0] = ARM_FPSCR_REGNUM; | |
12435 | arm_insn_r->reg_rec_count = 1; | |
12436 | break; | |
12437 | ||
12438 | default: | |
12439 | gdb_assert_not_reached ("no decoding pattern found"); | |
12440 | break; | |
12441 | } | |
12442 | ||
12443 | REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, record_buf); | |
12444 | return 0; | |
12445 | } | |
12446 | ||
60cc5e93 OJ |
12447 | /* Handling opcode 110 insns. */ |
12448 | ||
12449 | static int | |
12450 | arm_record_asimd_vfp_coproc (insn_decode_record *arm_insn_r) | |
12451 | { | |
12452 | uint32_t op, op1, op1_sbit, op1_ebit, coproc; | |
12453 | ||
12454 | coproc = bits (arm_insn_r->arm_insn, 8, 11); | |
12455 | op1 = bits (arm_insn_r->arm_insn, 20, 25); | |
12456 | op1_ebit = bit (arm_insn_r->arm_insn, 20); | |
12457 | ||
12458 | if ((coproc & 0x0e) == 0x0a) | |
12459 | { | |
12460 | /* Handle extension register ld/st instructions. */ | |
12461 | if (!(op1 & 0x20)) | |
f20f80dd | 12462 | return arm_record_exreg_ld_st_insn (arm_insn_r); |
60cc5e93 OJ |
12463 | |
12464 | /* 64-bit transfers between arm core and extension registers. */ | |
12465 | if ((op1 & 0x3e) == 0x04) | |
f20f80dd | 12466 | return arm_record_exreg_ld_st_insn (arm_insn_r); |
60cc5e93 OJ |
12467 | } |
12468 | else | |
12469 | { | |
12470 | /* Handle coprocessor ld/st instructions. */ | |
12471 | if (!(op1 & 0x3a)) | |
12472 | { | |
12473 | /* Store. */ | |
12474 | if (!op1_ebit) | |
12475 | return arm_record_unsupported_insn (arm_insn_r); | |
12476 | else | |
12477 | /* Load. */ | |
12478 | return arm_record_unsupported_insn (arm_insn_r); | |
12479 | } | |
12480 | ||
12481 | /* Move to coprocessor from two arm core registers. */ | |
12482 | if (op1 == 0x4) | |
12483 | return arm_record_unsupported_insn (arm_insn_r); | |
12484 | ||
12485 | /* Move to two arm core registers from coprocessor. */ | |
12486 | if (op1 == 0x5) | |
12487 | { | |
12488 | uint32_t reg_t[2]; | |
12489 | ||
12490 | reg_t[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
12491 | reg_t[1] = bits (arm_insn_r->arm_insn, 16, 19); | |
12492 | arm_insn_r->reg_rec_count = 2; | |
12493 | ||
12494 | REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, reg_t); | |
12495 | return 0; | |
12496 | } | |
12497 | } | |
12498 | return arm_record_unsupported_insn (arm_insn_r); | |
12499 | } | |
12500 | ||
72508ac0 PO |
12501 | /* Handling opcode 111 insns. */ |
12502 | ||
12503 | static int | |
12504 | arm_record_coproc_data_proc (insn_decode_record *arm_insn_r) | |
12505 | { | |
60cc5e93 | 12506 | uint32_t op, op1_sbit, op1_ebit, coproc; |
72508ac0 PO |
12507 | struct gdbarch_tdep *tdep = gdbarch_tdep (arm_insn_r->gdbarch); |
12508 | struct regcache *reg_cache = arm_insn_r->regcache; | |
97dfe206 | 12509 | ULONGEST u_regval = 0; |
72508ac0 PO |
12510 | |
12511 | arm_insn_r->opcode = bits (arm_insn_r->arm_insn, 24, 27); | |
60cc5e93 OJ |
12512 | coproc = bits (arm_insn_r->arm_insn, 8, 11); |
12513 | op1_sbit = bit (arm_insn_r->arm_insn, 24); | |
12514 | op1_ebit = bit (arm_insn_r->arm_insn, 20); | |
12515 | op = bit (arm_insn_r->arm_insn, 4); | |
97dfe206 OJ |
12516 | |
12517 | /* Handle arm SWI/SVC system call instructions. */ | |
60cc5e93 | 12518 | if (op1_sbit) |
97dfe206 OJ |
12519 | { |
12520 | if (tdep->arm_syscall_record != NULL) | |
12521 | { | |
12522 | ULONGEST svc_operand, svc_number; | |
12523 | ||
12524 | svc_operand = (0x00ffffff & arm_insn_r->arm_insn); | |
12525 | ||
12526 | if (svc_operand) /* OABI. */ | |
12527 | svc_number = svc_operand - 0x900000; | |
12528 | else /* EABI. */ | |
12529 | regcache_raw_read_unsigned (reg_cache, 7, &svc_number); | |
12530 | ||
60cc5e93 | 12531 | return tdep->arm_syscall_record (reg_cache, svc_number); |
97dfe206 OJ |
12532 | } |
12533 | else | |
12534 | { | |
12535 | printf_unfiltered (_("no syscall record support\n")); | |
60cc5e93 | 12536 | return -1; |
97dfe206 OJ |
12537 | } |
12538 | } | |
60cc5e93 OJ |
12539 | |
12540 | if ((coproc & 0x0e) == 0x0a) | |
12541 | { | |
12542 | /* VFP data-processing instructions. */ | |
12543 | if (!op1_sbit && !op) | |
851f26ae | 12544 | return arm_record_vfp_data_proc_insn (arm_insn_r); |
60cc5e93 OJ |
12545 | |
12546 | /* Advanced SIMD, VFP instructions. */ | |
12547 | if (!op1_sbit && op) | |
5a578da5 | 12548 | return arm_record_vdata_transfer_insn (arm_insn_r); |
60cc5e93 | 12549 | } |
97dfe206 OJ |
12550 | else |
12551 | { | |
60cc5e93 OJ |
12552 | /* Coprocessor data operations. */ |
12553 | if (!op1_sbit && !op) | |
12554 | return arm_record_unsupported_insn (arm_insn_r); | |
12555 | ||
12556 | /* Move to Coprocessor from ARM core register. */ | |
12557 | if (!op1_sbit && !op1_ebit && op) | |
12558 | return arm_record_unsupported_insn (arm_insn_r); | |
12559 | ||
12560 | /* Move to arm core register from coprocessor. */ | |
12561 | if (!op1_sbit && op1_ebit && op) | |
12562 | { | |
12563 | uint32_t record_buf[1]; | |
12564 | ||
12565 | record_buf[0] = bits (arm_insn_r->arm_insn, 12, 15); | |
12566 | if (record_buf[0] == 15) | |
12567 | record_buf[0] = ARM_PS_REGNUM; | |
12568 | ||
12569 | arm_insn_r->reg_rec_count = 1; | |
12570 | REG_ALLOC (arm_insn_r->arm_regs, arm_insn_r->reg_rec_count, | |
12571 | record_buf); | |
12572 | return 0; | |
12573 | } | |
97dfe206 | 12574 | } |
72508ac0 | 12575 | |
60cc5e93 | 12576 | return arm_record_unsupported_insn (arm_insn_r); |
72508ac0 PO |
12577 | } |
12578 | ||
12579 | /* Handling opcode 000 insns. */ | |
12580 | ||
12581 | static int | |
12582 | thumb_record_shift_add_sub (insn_decode_record *thumb_insn_r) | |
12583 | { | |
12584 | uint32_t record_buf[8]; | |
12585 | uint32_t reg_src1 = 0; | |
12586 | ||
12587 | reg_src1 = bits (thumb_insn_r->arm_insn, 0, 2); | |
12588 | ||
12589 | record_buf[0] = ARM_PS_REGNUM; | |
12590 | record_buf[1] = reg_src1; | |
12591 | thumb_insn_r->reg_rec_count = 2; | |
12592 | ||
12593 | REG_ALLOC (thumb_insn_r->arm_regs, thumb_insn_r->reg_rec_count, record_buf); | |
12594 | ||
12595 | return 0; | |
12596 | } | |
12597 | ||
12598 | ||
12599 | /* Handling opcode 001 insns. */ | |
12600 | ||
12601 | static int | |
12602 | thumb_record_add_sub_cmp_mov (insn_decode_record *thumb_insn_r) | |
12603 | { | |
12604 | uint32_t record_buf[8]; | |
12605 | uint32_t reg_src1 = 0; | |
12606 | ||
12607 | reg_src1 = bits (thumb_insn_r->arm_insn, 8, 10); | |
12608 | ||
12609 | record_buf[0] = ARM_PS_REGNUM; | |
12610 | record_buf[1] = reg_src1; | |
12611 | thumb_insn_r->reg_rec_count = 2; | |
12612 | ||
12613 | REG_ALLOC (thumb_insn_r->arm_regs, thumb_insn_r->reg_rec_count, record_buf); | |
12614 | ||
12615 | return 0; | |
12616 | } | |
12617 | ||
12618 | /* Handling opcode 010 insns. */ | |
12619 | ||
12620 | static int | |
12621 | thumb_record_ld_st_reg_offset (insn_decode_record *thumb_insn_r) | |
12622 | { | |
12623 | struct regcache *reg_cache = thumb_insn_r->regcache; | |
12624 | uint32_t record_buf[8], record_buf_mem[8]; | |
12625 | ||
12626 | uint32_t reg_src1 = 0, reg_src2 = 0; | |
12627 | uint32_t opcode1 = 0, opcode2 = 0, opcode3 = 0; | |
12628 | ||
12629 | ULONGEST u_regval[2] = {0}; | |
12630 | ||
12631 | opcode1 = bits (thumb_insn_r->arm_insn, 10, 12); | |
12632 | ||
12633 | if (bit (thumb_insn_r->arm_insn, 12)) | |
12634 | { | |
12635 | /* Handle load/store register offset. */ | |
12636 | opcode2 = bits (thumb_insn_r->arm_insn, 9, 10); | |
12637 | if (opcode2 >= 12 && opcode2 <= 15) | |
12638 | { | |
12639 | /* LDR(2), LDRB(2) , LDRH(2), LDRSB, LDRSH. */ | |
12640 | reg_src1 = bits (thumb_insn_r->arm_insn,0, 2); | |
12641 | record_buf[0] = reg_src1; | |
12642 | thumb_insn_r->reg_rec_count = 1; | |
12643 | } | |
12644 | else if (opcode2 >= 8 && opcode2 <= 10) | |
12645 | { | |
12646 | /* STR(2), STRB(2), STRH(2) . */ | |
12647 | reg_src1 = bits (thumb_insn_r->arm_insn, 3, 5); | |
12648 | reg_src2 = bits (thumb_insn_r->arm_insn, 6, 8); | |
12649 | regcache_raw_read_unsigned (reg_cache, reg_src1, &u_regval[0]); | |
12650 | regcache_raw_read_unsigned (reg_cache, reg_src2, &u_regval[1]); | |
12651 | if (8 == opcode2) | |
12652 | record_buf_mem[0] = 4; /* STR (2). */ | |
12653 | else if (10 == opcode2) | |
12654 | record_buf_mem[0] = 1; /* STRB (2). */ | |
12655 | else if (9 == opcode2) | |
12656 | record_buf_mem[0] = 2; /* STRH (2). */ | |
12657 | record_buf_mem[1] = u_regval[0] + u_regval[1]; | |
12658 | thumb_insn_r->mem_rec_count = 1; | |
12659 | } | |
12660 | } | |
12661 | else if (bit (thumb_insn_r->arm_insn, 11)) | |
12662 | { | |
12663 | /* Handle load from literal pool. */ | |
12664 | /* LDR(3). */ | |
12665 | reg_src1 = bits (thumb_insn_r->arm_insn, 8, 10); | |
12666 | record_buf[0] = reg_src1; | |
12667 | thumb_insn_r->reg_rec_count = 1; | |
12668 | } | |
12669 | else if (opcode1) | |
12670 | { | |
12671 | opcode2 = bits (thumb_insn_r->arm_insn, 8, 9); | |
12672 | opcode3 = bits (thumb_insn_r->arm_insn, 0, 2); | |
12673 | if ((3 == opcode2) && (!opcode3)) | |
12674 | { | |
12675 | /* Branch with exchange. */ | |
12676 | record_buf[0] = ARM_PS_REGNUM; | |
12677 | thumb_insn_r->reg_rec_count = 1; | |
12678 | } | |
12679 | else | |
12680 | { | |
12681 | /* Format 8; special data processing insns. */ | |
12682 | reg_src1 = bits (thumb_insn_r->arm_insn, 0, 2); | |
12683 | record_buf[0] = ARM_PS_REGNUM; | |
12684 | record_buf[1] = reg_src1; | |
12685 | thumb_insn_r->reg_rec_count = 2; | |
12686 | } | |
12687 | } | |
12688 | else | |
12689 | { | |
12690 | /* Format 5; data processing insns. */ | |
12691 | reg_src1 = bits (thumb_insn_r->arm_insn, 0, 2); | |
12692 | if (bit (thumb_insn_r->arm_insn, 7)) | |
12693 | { | |
12694 | reg_src1 = reg_src1 + 8; | |
12695 | } | |
12696 | record_buf[0] = ARM_PS_REGNUM; | |
12697 | record_buf[1] = reg_src1; | |
12698 | thumb_insn_r->reg_rec_count = 2; | |
12699 | } | |
12700 | ||
12701 | REG_ALLOC (thumb_insn_r->arm_regs, thumb_insn_r->reg_rec_count, record_buf); | |
12702 | MEM_ALLOC (thumb_insn_r->arm_mems, thumb_insn_r->mem_rec_count, | |
12703 | record_buf_mem); | |
12704 | ||
12705 | return 0; | |
12706 | } | |
12707 | ||
12708 | /* Handling opcode 001 insns. */ | |
12709 | ||
12710 | static int | |
12711 | thumb_record_ld_st_imm_offset (insn_decode_record *thumb_insn_r) | |
12712 | { | |
12713 | struct regcache *reg_cache = thumb_insn_r->regcache; | |
12714 | uint32_t record_buf[8], record_buf_mem[8]; | |
12715 | ||
12716 | uint32_t reg_src1 = 0; | |
12717 | uint32_t opcode = 0, immed_5 = 0; | |
12718 | ||
12719 | ULONGEST u_regval = 0; | |
12720 | ||
12721 | opcode = bits (thumb_insn_r->arm_insn, 11, 12); | |
12722 | ||
12723 | if (opcode) | |
12724 | { | |
12725 | /* LDR(1). */ | |
12726 | reg_src1 = bits (thumb_insn_r->arm_insn, 0, 2); | |
12727 | record_buf[0] = reg_src1; | |
12728 | thumb_insn_r->reg_rec_count = 1; | |
12729 | } | |
12730 | else | |
12731 | { | |
12732 | /* STR(1). */ | |
12733 | reg_src1 = bits (thumb_insn_r->arm_insn, 3, 5); | |
12734 | immed_5 = bits (thumb_insn_r->arm_insn, 6, 10); | |
12735 | regcache_raw_read_unsigned (reg_cache, reg_src1, &u_regval); | |
12736 | record_buf_mem[0] = 4; | |
12737 | record_buf_mem[1] = u_regval + (immed_5 * 4); | |
12738 | thumb_insn_r->mem_rec_count = 1; | |
12739 | } | |
12740 | ||
12741 | REG_ALLOC (thumb_insn_r->arm_regs, thumb_insn_r->reg_rec_count, record_buf); | |
12742 | MEM_ALLOC (thumb_insn_r->arm_mems, thumb_insn_r->mem_rec_count, | |
12743 | record_buf_mem); | |
12744 | ||
12745 | return 0; | |
12746 | } | |
12747 | ||
12748 | /* Handling opcode 100 insns. */ | |
12749 | ||
12750 | static int | |
12751 | thumb_record_ld_st_stack (insn_decode_record *thumb_insn_r) | |
12752 | { | |
12753 | struct regcache *reg_cache = thumb_insn_r->regcache; | |
12754 | uint32_t record_buf[8], record_buf_mem[8]; | |
12755 | ||
12756 | uint32_t reg_src1 = 0; | |
12757 | uint32_t opcode = 0, immed_8 = 0, immed_5 = 0; | |
12758 | ||
12759 | ULONGEST u_regval = 0; | |
12760 | ||
12761 | opcode = bits (thumb_insn_r->arm_insn, 11, 12); | |
12762 | ||
12763 | if (3 == opcode) | |
12764 | { | |
12765 | /* LDR(4). */ | |
12766 | reg_src1 = bits (thumb_insn_r->arm_insn, 8, 10); | |
12767 | record_buf[0] = reg_src1; | |
12768 | thumb_insn_r->reg_rec_count = 1; | |
12769 | } | |
12770 | else if (1 == opcode) | |
12771 | { | |
12772 | /* LDRH(1). */ | |
12773 | reg_src1 = bits (thumb_insn_r->arm_insn, 0, 2); | |
12774 | record_buf[0] = reg_src1; | |
12775 | thumb_insn_r->reg_rec_count = 1; | |
12776 | } | |
12777 | else if (2 == opcode) | |
12778 | { | |
12779 | /* STR(3). */ | |
12780 | immed_8 = bits (thumb_insn_r->arm_insn, 0, 7); | |
12781 | regcache_raw_read_unsigned (reg_cache, ARM_SP_REGNUM, &u_regval); | |
12782 | record_buf_mem[0] = 4; | |
12783 | record_buf_mem[1] = u_regval + (immed_8 * 4); | |
12784 | thumb_insn_r->mem_rec_count = 1; | |
12785 | } | |
12786 | else if (0 == opcode) | |
12787 | { | |
12788 | /* STRH(1). */ | |
12789 | immed_5 = bits (thumb_insn_r->arm_insn, 6, 10); | |
12790 | reg_src1 = bits (thumb_insn_r->arm_insn, 3, 5); | |
12791 | regcache_raw_read_unsigned (reg_cache, reg_src1, &u_regval); | |
12792 | record_buf_mem[0] = 2; | |
12793 | record_buf_mem[1] = u_regval + (immed_5 * 2); | |
12794 | thumb_insn_r->mem_rec_count = 1; | |
12795 | } | |
12796 | ||
12797 | REG_ALLOC (thumb_insn_r->arm_regs, thumb_insn_r->reg_rec_count, record_buf); | |
12798 | MEM_ALLOC (thumb_insn_r->arm_mems, thumb_insn_r->mem_rec_count, | |
12799 | record_buf_mem); | |
12800 | ||
12801 | return 0; | |
12802 | } | |
12803 | ||
12804 | /* Handling opcode 101 insns. */ | |
12805 | ||
12806 | static int | |
12807 | thumb_record_misc (insn_decode_record *thumb_insn_r) | |
12808 | { | |
12809 | struct regcache *reg_cache = thumb_insn_r->regcache; | |
12810 | ||
12811 | uint32_t opcode = 0, opcode1 = 0, opcode2 = 0; | |
12812 | uint32_t register_bits = 0, register_count = 0; | |
12813 | uint32_t register_list[8] = {0}, index = 0, start_address = 0; | |
12814 | uint32_t record_buf[24], record_buf_mem[48]; | |
12815 | uint32_t reg_src1; | |
12816 | ||
12817 | ULONGEST u_regval = 0; | |
12818 | ||
12819 | opcode = bits (thumb_insn_r->arm_insn, 11, 12); | |
12820 | opcode1 = bits (thumb_insn_r->arm_insn, 8, 12); | |
12821 | opcode2 = bits (thumb_insn_r->arm_insn, 9, 12); | |
12822 | ||
12823 | if (14 == opcode2) | |
12824 | { | |
12825 | /* POP. */ | |
12826 | register_bits = bits (thumb_insn_r->arm_insn, 0, 7); | |
12827 | while (register_bits) | |
f969241e OJ |
12828 | { |
12829 | if (register_bits & 0x00000001) | |
12830 | record_buf[index++] = register_count; | |
12831 | register_bits = register_bits >> 1; | |
12832 | register_count++; | |
12833 | } | |
12834 | record_buf[index++] = ARM_PS_REGNUM; | |
12835 | record_buf[index++] = ARM_SP_REGNUM; | |
12836 | thumb_insn_r->reg_rec_count = index; | |
72508ac0 PO |
12837 | } |
12838 | else if (10 == opcode2) | |
12839 | { | |
12840 | /* PUSH. */ | |
12841 | register_bits = bits (thumb_insn_r->arm_insn, 0, 7); | |
9904a494 | 12842 | regcache_raw_read_unsigned (reg_cache, ARM_SP_REGNUM, &u_regval); |
72508ac0 PO |
12843 | while (register_bits) |
12844 | { | |
12845 | if (register_bits & 0x00000001) | |
12846 | register_count++; | |
12847 | register_bits = register_bits >> 1; | |
12848 | } | |
12849 | start_address = u_regval - \ | |
12850 | (4 * (bit (thumb_insn_r->arm_insn, 8) + register_count)); | |
12851 | thumb_insn_r->mem_rec_count = register_count; | |
12852 | while (register_count) | |
12853 | { | |
12854 | record_buf_mem[(register_count * 2) - 1] = start_address; | |
12855 | record_buf_mem[(register_count * 2) - 2] = 4; | |
12856 | start_address = start_address + 4; | |
12857 | register_count--; | |
12858 | } | |
12859 | record_buf[0] = ARM_SP_REGNUM; | |
12860 | thumb_insn_r->reg_rec_count = 1; | |
12861 | } | |
12862 | else if (0x1E == opcode1) | |
12863 | { | |
12864 | /* BKPT insn. */ | |
12865 | /* Handle enhanced software breakpoint insn, BKPT. */ | |
12866 | /* CPSR is changed to be executed in ARM state, disabling normal | |
12867 | interrupts, entering abort mode. */ | |
12868 | /* According to high vector configuration PC is set. */ | |
12869 | /* User hits breakpoint and type reverse, in that case, we need to go back with | |
12870 | previous CPSR and Program Counter. */ | |
12871 | record_buf[0] = ARM_PS_REGNUM; | |
12872 | record_buf[1] = ARM_LR_REGNUM; | |
12873 | thumb_insn_r->reg_rec_count = 2; | |
12874 | /* We need to save SPSR value, which is not yet done. */ | |
12875 | printf_unfiltered (_("Process record does not support instruction " | |
12876 | "0x%0x at address %s.\n"), | |
12877 | thumb_insn_r->arm_insn, | |
12878 | paddress (thumb_insn_r->gdbarch, | |
12879 | thumb_insn_r->this_addr)); | |
12880 | return -1; | |
12881 | } | |
12882 | else if ((0 == opcode) || (1 == opcode)) | |
12883 | { | |
12884 | /* ADD(5), ADD(6). */ | |
12885 | reg_src1 = bits (thumb_insn_r->arm_insn, 8, 10); | |
12886 | record_buf[0] = reg_src1; | |
12887 | thumb_insn_r->reg_rec_count = 1; | |
12888 | } | |
12889 | else if (2 == opcode) | |
12890 | { | |
12891 | /* ADD(7), SUB(4). */ | |
12892 | reg_src1 = bits (thumb_insn_r->arm_insn, 8, 10); | |
12893 | record_buf[0] = ARM_SP_REGNUM; | |
12894 | thumb_insn_r->reg_rec_count = 1; | |
12895 | } | |
12896 | ||
12897 | REG_ALLOC (thumb_insn_r->arm_regs, thumb_insn_r->reg_rec_count, record_buf); | |
12898 | MEM_ALLOC (thumb_insn_r->arm_mems, thumb_insn_r->mem_rec_count, | |
12899 | record_buf_mem); | |
12900 | ||
12901 | return 0; | |
12902 | } | |
12903 | ||
12904 | /* Handling opcode 110 insns. */ | |
12905 | ||
12906 | static int | |
12907 | thumb_record_ldm_stm_swi (insn_decode_record *thumb_insn_r) | |
12908 | { | |
12909 | struct gdbarch_tdep *tdep = gdbarch_tdep (thumb_insn_r->gdbarch); | |
12910 | struct regcache *reg_cache = thumb_insn_r->regcache; | |
12911 | ||
12912 | uint32_t ret = 0; /* function return value: -1:record failure ; 0:success */ | |
12913 | uint32_t reg_src1 = 0; | |
12914 | uint32_t opcode1 = 0, opcode2 = 0, register_bits = 0, register_count = 0; | |
12915 | uint32_t register_list[8] = {0}, index = 0, start_address = 0; | |
12916 | uint32_t record_buf[24], record_buf_mem[48]; | |
12917 | ||
12918 | ULONGEST u_regval = 0; | |
12919 | ||
12920 | opcode1 = bits (thumb_insn_r->arm_insn, 8, 12); | |
12921 | opcode2 = bits (thumb_insn_r->arm_insn, 11, 12); | |
12922 | ||
12923 | if (1 == opcode2) | |
12924 | { | |
12925 | ||
12926 | /* LDMIA. */ | |
12927 | register_bits = bits (thumb_insn_r->arm_insn, 0, 7); | |
12928 | /* Get Rn. */ | |
12929 | reg_src1 = bits (thumb_insn_r->arm_insn, 8, 10); | |
12930 | while (register_bits) | |
12931 | { | |
12932 | if (register_bits & 0x00000001) | |
f969241e | 12933 | record_buf[index++] = register_count; |
72508ac0 | 12934 | register_bits = register_bits >> 1; |
f969241e | 12935 | register_count++; |
72508ac0 | 12936 | } |
f969241e OJ |
12937 | record_buf[index++] = reg_src1; |
12938 | thumb_insn_r->reg_rec_count = index; | |
72508ac0 PO |
12939 | } |
12940 | else if (0 == opcode2) | |
12941 | { | |
12942 | /* It handles both STMIA. */ | |
12943 | register_bits = bits (thumb_insn_r->arm_insn, 0, 7); | |
12944 | /* Get Rn. */ | |
12945 | reg_src1 = bits (thumb_insn_r->arm_insn, 8, 10); | |
12946 | regcache_raw_read_unsigned (reg_cache, reg_src1, &u_regval); | |
12947 | while (register_bits) | |
12948 | { | |
12949 | if (register_bits & 0x00000001) | |
12950 | register_count++; | |
12951 | register_bits = register_bits >> 1; | |
12952 | } | |
12953 | start_address = u_regval; | |
12954 | thumb_insn_r->mem_rec_count = register_count; | |
12955 | while (register_count) | |
12956 | { | |
12957 | record_buf_mem[(register_count * 2) - 1] = start_address; | |
12958 | record_buf_mem[(register_count * 2) - 2] = 4; | |
12959 | start_address = start_address + 4; | |
12960 | register_count--; | |
12961 | } | |
12962 | } | |
12963 | else if (0x1F == opcode1) | |
12964 | { | |
12965 | /* Handle arm syscall insn. */ | |
97dfe206 | 12966 | if (tdep->arm_syscall_record != NULL) |
72508ac0 | 12967 | { |
97dfe206 OJ |
12968 | regcache_raw_read_unsigned (reg_cache, 7, &u_regval); |
12969 | ret = tdep->arm_syscall_record (reg_cache, u_regval); | |
72508ac0 PO |
12970 | } |
12971 | else | |
12972 | { | |
12973 | printf_unfiltered (_("no syscall record support\n")); | |
12974 | return -1; | |
12975 | } | |
12976 | } | |
12977 | ||
12978 | /* B (1), conditional branch is automatically taken care in process_record, | |
12979 | as PC is saved there. */ | |
12980 | ||
12981 | REG_ALLOC (thumb_insn_r->arm_regs, thumb_insn_r->reg_rec_count, record_buf); | |
12982 | MEM_ALLOC (thumb_insn_r->arm_mems, thumb_insn_r->mem_rec_count, | |
12983 | record_buf_mem); | |
12984 | ||
12985 | return ret; | |
12986 | } | |
12987 | ||
12988 | /* Handling opcode 111 insns. */ | |
12989 | ||
12990 | static int | |
12991 | thumb_record_branch (insn_decode_record *thumb_insn_r) | |
12992 | { | |
12993 | uint32_t record_buf[8]; | |
12994 | uint32_t bits_h = 0; | |
12995 | ||
12996 | bits_h = bits (thumb_insn_r->arm_insn, 11, 12); | |
12997 | ||
12998 | if (2 == bits_h || 3 == bits_h) | |
12999 | { | |
13000 | /* BL */ | |
13001 | record_buf[0] = ARM_LR_REGNUM; | |
13002 | thumb_insn_r->reg_rec_count = 1; | |
13003 | } | |
13004 | else if (1 == bits_h) | |
13005 | { | |
13006 | /* BLX(1). */ | |
13007 | record_buf[0] = ARM_PS_REGNUM; | |
13008 | record_buf[1] = ARM_LR_REGNUM; | |
13009 | thumb_insn_r->reg_rec_count = 2; | |
13010 | } | |
13011 | ||
13012 | /* B(2) is automatically taken care in process_record, as PC is | |
13013 | saved there. */ | |
13014 | ||
13015 | REG_ALLOC (thumb_insn_r->arm_regs, thumb_insn_r->reg_rec_count, record_buf); | |
13016 | ||
13017 | return 0; | |
13018 | } | |
13019 | ||
c6ec2b30 OJ |
13020 | /* Handler for thumb2 load/store multiple instructions. */ |
13021 | ||
13022 | static int | |
13023 | thumb2_record_ld_st_multiple (insn_decode_record *thumb2_insn_r) | |
13024 | { | |
13025 | struct regcache *reg_cache = thumb2_insn_r->regcache; | |
13026 | ||
13027 | uint32_t reg_rn, op; | |
13028 | uint32_t register_bits = 0, register_count = 0; | |
13029 | uint32_t index = 0, start_address = 0; | |
13030 | uint32_t record_buf[24], record_buf_mem[48]; | |
13031 | ||
13032 | ULONGEST u_regval = 0; | |
13033 | ||
13034 | reg_rn = bits (thumb2_insn_r->arm_insn, 16, 19); | |
13035 | op = bits (thumb2_insn_r->arm_insn, 23, 24); | |
13036 | ||
13037 | if (0 == op || 3 == op) | |
13038 | { | |
13039 | if (bit (thumb2_insn_r->arm_insn, INSN_S_L_BIT_NUM)) | |
13040 | { | |
13041 | /* Handle RFE instruction. */ | |
13042 | record_buf[0] = ARM_PS_REGNUM; | |
13043 | thumb2_insn_r->reg_rec_count = 1; | |
13044 | } | |
13045 | else | |
13046 | { | |
13047 | /* Handle SRS instruction after reading banked SP. */ | |
13048 | return arm_record_unsupported_insn (thumb2_insn_r); | |
13049 | } | |
13050 | } | |
13051 | else if (1 == op || 2 == op) | |
13052 | { | |
13053 | if (bit (thumb2_insn_r->arm_insn, INSN_S_L_BIT_NUM)) | |
13054 | { | |
13055 | /* Handle LDM/LDMIA/LDMFD and LDMDB/LDMEA instructions. */ | |
13056 | register_bits = bits (thumb2_insn_r->arm_insn, 0, 15); | |
13057 | while (register_bits) | |
13058 | { | |
13059 | if (register_bits & 0x00000001) | |
13060 | record_buf[index++] = register_count; | |
13061 | ||
13062 | register_count++; | |
13063 | register_bits = register_bits >> 1; | |
13064 | } | |
13065 | record_buf[index++] = reg_rn; | |
13066 | record_buf[index++] = ARM_PS_REGNUM; | |
13067 | thumb2_insn_r->reg_rec_count = index; | |
13068 | } | |
13069 | else | |
13070 | { | |
13071 | /* Handle STM/STMIA/STMEA and STMDB/STMFD. */ | |
13072 | register_bits = bits (thumb2_insn_r->arm_insn, 0, 15); | |
13073 | regcache_raw_read_unsigned (reg_cache, reg_rn, &u_regval); | |
13074 | while (register_bits) | |
13075 | { | |
13076 | if (register_bits & 0x00000001) | |
13077 | register_count++; | |
13078 | ||
13079 | register_bits = register_bits >> 1; | |
13080 | } | |
13081 | ||
13082 | if (1 == op) | |
13083 | { | |
13084 | /* Start address calculation for LDMDB/LDMEA. */ | |
13085 | start_address = u_regval; | |
13086 | } | |
13087 | else if (2 == op) | |
13088 | { | |
13089 | /* Start address calculation for LDMDB/LDMEA. */ | |
13090 | start_address = u_regval - register_count * 4; | |
13091 | } | |
13092 | ||
13093 | thumb2_insn_r->mem_rec_count = register_count; | |
13094 | while (register_count) | |
13095 | { | |
13096 | record_buf_mem[register_count * 2 - 1] = start_address; | |
13097 | record_buf_mem[register_count * 2 - 2] = 4; | |
13098 | start_address = start_address + 4; | |
13099 | register_count--; | |
13100 | } | |
13101 | record_buf[0] = reg_rn; | |
13102 | record_buf[1] = ARM_PS_REGNUM; | |
13103 | thumb2_insn_r->reg_rec_count = 2; | |
13104 | } | |
13105 | } | |
13106 | ||
13107 | MEM_ALLOC (thumb2_insn_r->arm_mems, thumb2_insn_r->mem_rec_count, | |
13108 | record_buf_mem); | |
13109 | REG_ALLOC (thumb2_insn_r->arm_regs, thumb2_insn_r->reg_rec_count, | |
13110 | record_buf); | |
13111 | return ARM_RECORD_SUCCESS; | |
13112 | } | |
13113 | ||
13114 | /* Handler for thumb2 load/store (dual/exclusive) and table branch | |
13115 | instructions. */ | |
13116 | ||
13117 | static int | |
13118 | thumb2_record_ld_st_dual_ex_tbb (insn_decode_record *thumb2_insn_r) | |
13119 | { | |
13120 | struct regcache *reg_cache = thumb2_insn_r->regcache; | |
13121 | ||
13122 | uint32_t reg_rd, reg_rn, offset_imm; | |
13123 | uint32_t reg_dest1, reg_dest2; | |
13124 | uint32_t address, offset_addr; | |
13125 | uint32_t record_buf[8], record_buf_mem[8]; | |
13126 | uint32_t op1, op2, op3; | |
13127 | LONGEST s_word; | |
13128 | ||
13129 | ULONGEST u_regval[2]; | |
13130 | ||
13131 | op1 = bits (thumb2_insn_r->arm_insn, 23, 24); | |
13132 | op2 = bits (thumb2_insn_r->arm_insn, 20, 21); | |
13133 | op3 = bits (thumb2_insn_r->arm_insn, 4, 7); | |
13134 | ||
13135 | if (bit (thumb2_insn_r->arm_insn, INSN_S_L_BIT_NUM)) | |
13136 | { | |
13137 | if(!(1 == op1 && 1 == op2 && (0 == op3 || 1 == op3))) | |
13138 | { | |
13139 | reg_dest1 = bits (thumb2_insn_r->arm_insn, 12, 15); | |
13140 | record_buf[0] = reg_dest1; | |
13141 | record_buf[1] = ARM_PS_REGNUM; | |
13142 | thumb2_insn_r->reg_rec_count = 2; | |
13143 | } | |
13144 | ||
13145 | if (3 == op2 || (op1 & 2) || (1 == op1 && 1 == op2 && 7 == op3)) | |
13146 | { | |
13147 | reg_dest2 = bits (thumb2_insn_r->arm_insn, 8, 11); | |
13148 | record_buf[2] = reg_dest2; | |
13149 | thumb2_insn_r->reg_rec_count = 3; | |
13150 | } | |
13151 | } | |
13152 | else | |
13153 | { | |
13154 | reg_rn = bits (thumb2_insn_r->arm_insn, 16, 19); | |
13155 | regcache_raw_read_unsigned (reg_cache, reg_rn, &u_regval[0]); | |
13156 | ||
13157 | if (0 == op1 && 0 == op2) | |
13158 | { | |
13159 | /* Handle STREX. */ | |
13160 | offset_imm = bits (thumb2_insn_r->arm_insn, 0, 7); | |
13161 | address = u_regval[0] + (offset_imm * 4); | |
13162 | record_buf_mem[0] = 4; | |
13163 | record_buf_mem[1] = address; | |
13164 | thumb2_insn_r->mem_rec_count = 1; | |
13165 | reg_rd = bits (thumb2_insn_r->arm_insn, 0, 3); | |
13166 | record_buf[0] = reg_rd; | |
13167 | thumb2_insn_r->reg_rec_count = 1; | |
13168 | } | |
13169 | else if (1 == op1 && 0 == op2) | |
13170 | { | |
13171 | reg_rd = bits (thumb2_insn_r->arm_insn, 0, 3); | |
13172 | record_buf[0] = reg_rd; | |
13173 | thumb2_insn_r->reg_rec_count = 1; | |
13174 | address = u_regval[0]; | |
13175 | record_buf_mem[1] = address; | |
13176 | ||
13177 | if (4 == op3) | |
13178 | { | |
13179 | /* Handle STREXB. */ | |
13180 | record_buf_mem[0] = 1; | |
13181 | thumb2_insn_r->mem_rec_count = 1; | |
13182 | } | |
13183 | else if (5 == op3) | |
13184 | { | |
13185 | /* Handle STREXH. */ | |
13186 | record_buf_mem[0] = 2 ; | |
13187 | thumb2_insn_r->mem_rec_count = 1; | |
13188 | } | |
13189 | else if (7 == op3) | |
13190 | { | |
13191 | /* Handle STREXD. */ | |
13192 | address = u_regval[0]; | |
13193 | record_buf_mem[0] = 4; | |
13194 | record_buf_mem[2] = 4; | |
13195 | record_buf_mem[3] = address + 4; | |
13196 | thumb2_insn_r->mem_rec_count = 2; | |
13197 | } | |
13198 | } | |
13199 | else | |
13200 | { | |
13201 | offset_imm = bits (thumb2_insn_r->arm_insn, 0, 7); | |
13202 | ||
13203 | if (bit (thumb2_insn_r->arm_insn, 24)) | |
13204 | { | |
13205 | if (bit (thumb2_insn_r->arm_insn, 23)) | |
13206 | offset_addr = u_regval[0] + (offset_imm * 4); | |
13207 | else | |
13208 | offset_addr = u_regval[0] - (offset_imm * 4); | |
13209 | ||
13210 | address = offset_addr; | |
13211 | } | |
13212 | else | |
13213 | address = u_regval[0]; | |
13214 | ||
13215 | record_buf_mem[0] = 4; | |
13216 | record_buf_mem[1] = address; | |
13217 | record_buf_mem[2] = 4; | |
13218 | record_buf_mem[3] = address + 4; | |
13219 | thumb2_insn_r->mem_rec_count = 2; | |
13220 | record_buf[0] = reg_rn; | |
13221 | thumb2_insn_r->reg_rec_count = 1; | |
13222 | } | |
13223 | } | |
13224 | ||
13225 | REG_ALLOC (thumb2_insn_r->arm_regs, thumb2_insn_r->reg_rec_count, | |
13226 | record_buf); | |
13227 | MEM_ALLOC (thumb2_insn_r->arm_mems, thumb2_insn_r->mem_rec_count, | |
13228 | record_buf_mem); | |
13229 | return ARM_RECORD_SUCCESS; | |
13230 | } | |
13231 | ||
13232 | /* Handler for thumb2 data processing (shift register and modified immediate) | |
13233 | instructions. */ | |
13234 | ||
13235 | static int | |
13236 | thumb2_record_data_proc_sreg_mimm (insn_decode_record *thumb2_insn_r) | |
13237 | { | |
13238 | uint32_t reg_rd, op; | |
13239 | uint32_t record_buf[8]; | |
13240 | ||
13241 | op = bits (thumb2_insn_r->arm_insn, 21, 24); | |
13242 | reg_rd = bits (thumb2_insn_r->arm_insn, 8, 11); | |
13243 | ||
13244 | if ((0 == op || 4 == op || 8 == op || 13 == op) && 15 == reg_rd) | |
13245 | { | |
13246 | record_buf[0] = ARM_PS_REGNUM; | |
13247 | thumb2_insn_r->reg_rec_count = 1; | |
13248 | } | |
13249 | else | |
13250 | { | |
13251 | record_buf[0] = reg_rd; | |
13252 | record_buf[1] = ARM_PS_REGNUM; | |
13253 | thumb2_insn_r->reg_rec_count = 2; | |
13254 | } | |
13255 | ||
13256 | REG_ALLOC (thumb2_insn_r->arm_regs, thumb2_insn_r->reg_rec_count, | |
13257 | record_buf); | |
13258 | return ARM_RECORD_SUCCESS; | |
13259 | } | |
13260 | ||
13261 | /* Generic handler for thumb2 instructions which effect destination and PS | |
13262 | registers. */ | |
13263 | ||
13264 | static int | |
13265 | thumb2_record_ps_dest_generic (insn_decode_record *thumb2_insn_r) | |
13266 | { | |
13267 | uint32_t reg_rd; | |
13268 | uint32_t record_buf[8]; | |
13269 | ||
13270 | reg_rd = bits (thumb2_insn_r->arm_insn, 8, 11); | |
13271 | ||
13272 | record_buf[0] = reg_rd; | |
13273 | record_buf[1] = ARM_PS_REGNUM; | |
13274 | thumb2_insn_r->reg_rec_count = 2; | |
13275 | ||
13276 | REG_ALLOC (thumb2_insn_r->arm_regs, thumb2_insn_r->reg_rec_count, | |
13277 | record_buf); | |
13278 | return ARM_RECORD_SUCCESS; | |
13279 | } | |
13280 | ||
13281 | /* Handler for thumb2 branch and miscellaneous control instructions. */ | |
13282 | ||
13283 | static int | |
13284 | thumb2_record_branch_misc_cntrl (insn_decode_record *thumb2_insn_r) | |
13285 | { | |
13286 | uint32_t op, op1, op2; | |
13287 | uint32_t record_buf[8]; | |
13288 | ||
13289 | op = bits (thumb2_insn_r->arm_insn, 20, 26); | |
13290 | op1 = bits (thumb2_insn_r->arm_insn, 12, 14); | |
13291 | op2 = bits (thumb2_insn_r->arm_insn, 8, 11); | |
13292 | ||
13293 | /* Handle MSR insn. */ | |
13294 | if (!(op1 & 0x2) && 0x38 == op) | |
13295 | { | |
13296 | if (!(op2 & 0x3)) | |
13297 | { | |
13298 | /* CPSR is going to be changed. */ | |
13299 | record_buf[0] = ARM_PS_REGNUM; | |
13300 | thumb2_insn_r->reg_rec_count = 1; | |
13301 | } | |
13302 | else | |
13303 | { | |
13304 | arm_record_unsupported_insn(thumb2_insn_r); | |
13305 | return -1; | |
13306 | } | |
13307 | } | |
13308 | else if (4 == (op1 & 0x5) || 5 == (op1 & 0x5)) | |
13309 | { | |
13310 | /* BLX. */ | |
13311 | record_buf[0] = ARM_PS_REGNUM; | |
13312 | record_buf[1] = ARM_LR_REGNUM; | |
13313 | thumb2_insn_r->reg_rec_count = 2; | |
13314 | } | |
13315 | ||
13316 | REG_ALLOC (thumb2_insn_r->arm_regs, thumb2_insn_r->reg_rec_count, | |
13317 | record_buf); | |
13318 | return ARM_RECORD_SUCCESS; | |
13319 | } | |
13320 | ||
13321 | /* Handler for thumb2 store single data item instructions. */ | |
13322 | ||
13323 | static int | |
13324 | thumb2_record_str_single_data (insn_decode_record *thumb2_insn_r) | |
13325 | { | |
13326 | struct regcache *reg_cache = thumb2_insn_r->regcache; | |
13327 | ||
13328 | uint32_t reg_rn, reg_rm, offset_imm, shift_imm; | |
13329 | uint32_t address, offset_addr; | |
13330 | uint32_t record_buf[8], record_buf_mem[8]; | |
13331 | uint32_t op1, op2; | |
13332 | ||
13333 | ULONGEST u_regval[2]; | |
13334 | ||
13335 | op1 = bits (thumb2_insn_r->arm_insn, 21, 23); | |
13336 | op2 = bits (thumb2_insn_r->arm_insn, 6, 11); | |
13337 | reg_rn = bits (thumb2_insn_r->arm_insn, 16, 19); | |
13338 | regcache_raw_read_unsigned (reg_cache, reg_rn, &u_regval[0]); | |
13339 | ||
13340 | if (bit (thumb2_insn_r->arm_insn, 23)) | |
13341 | { | |
13342 | /* T2 encoding. */ | |
13343 | offset_imm = bits (thumb2_insn_r->arm_insn, 0, 11); | |
13344 | offset_addr = u_regval[0] + offset_imm; | |
13345 | address = offset_addr; | |
13346 | } | |
13347 | else | |
13348 | { | |
13349 | /* T3 encoding. */ | |
13350 | if ((0 == op1 || 1 == op1 || 2 == op1) && !(op2 & 0x20)) | |
13351 | { | |
13352 | /* Handle STRB (register). */ | |
13353 | reg_rm = bits (thumb2_insn_r->arm_insn, 0, 3); | |
13354 | regcache_raw_read_unsigned (reg_cache, reg_rm, &u_regval[1]); | |
13355 | shift_imm = bits (thumb2_insn_r->arm_insn, 4, 5); | |
13356 | offset_addr = u_regval[1] << shift_imm; | |
13357 | address = u_regval[0] + offset_addr; | |
13358 | } | |
13359 | else | |
13360 | { | |
13361 | offset_imm = bits (thumb2_insn_r->arm_insn, 0, 7); | |
13362 | if (bit (thumb2_insn_r->arm_insn, 10)) | |
13363 | { | |
13364 | if (bit (thumb2_insn_r->arm_insn, 9)) | |
13365 | offset_addr = u_regval[0] + offset_imm; | |
13366 | else | |
13367 | offset_addr = u_regval[0] - offset_imm; | |
13368 | ||
13369 | address = offset_addr; | |
13370 | } | |
13371 | else | |
13372 | address = u_regval[0]; | |
13373 | } | |
13374 | } | |
13375 | ||
13376 | switch (op1) | |
13377 | { | |
13378 | /* Store byte instructions. */ | |
13379 | case 4: | |
13380 | case 0: | |
13381 | record_buf_mem[0] = 1; | |
13382 | break; | |
13383 | /* Store half word instructions. */ | |
13384 | case 1: | |
13385 | case 5: | |
13386 | record_buf_mem[0] = 2; | |
13387 | break; | |
13388 | /* Store word instructions. */ | |
13389 | case 2: | |
13390 | case 6: | |
13391 | record_buf_mem[0] = 4; | |
13392 | break; | |
13393 | ||
13394 | default: | |
13395 | gdb_assert_not_reached ("no decoding pattern found"); | |
13396 | break; | |
13397 | } | |
13398 | ||
13399 | record_buf_mem[1] = address; | |
13400 | thumb2_insn_r->mem_rec_count = 1; | |
13401 | record_buf[0] = reg_rn; | |
13402 | thumb2_insn_r->reg_rec_count = 1; | |
13403 | ||
13404 | REG_ALLOC (thumb2_insn_r->arm_regs, thumb2_insn_r->reg_rec_count, | |
13405 | record_buf); | |
13406 | MEM_ALLOC (thumb2_insn_r->arm_mems, thumb2_insn_r->mem_rec_count, | |
13407 | record_buf_mem); | |
13408 | return ARM_RECORD_SUCCESS; | |
13409 | } | |
13410 | ||
13411 | /* Handler for thumb2 load memory hints instructions. */ | |
13412 | ||
13413 | static int | |
13414 | thumb2_record_ld_mem_hints (insn_decode_record *thumb2_insn_r) | |
13415 | { | |
13416 | uint32_t record_buf[8]; | |
13417 | uint32_t reg_rt, reg_rn; | |
13418 | ||
13419 | reg_rt = bits (thumb2_insn_r->arm_insn, 12, 15); | |
13420 | reg_rn = bits (thumb2_insn_r->arm_insn, 16, 19); | |
13421 | ||
13422 | if (ARM_PC_REGNUM != reg_rt) | |
13423 | { | |
13424 | record_buf[0] = reg_rt; | |
13425 | record_buf[1] = reg_rn; | |
13426 | record_buf[2] = ARM_PS_REGNUM; | |
13427 | thumb2_insn_r->reg_rec_count = 3; | |
13428 | ||
13429 | REG_ALLOC (thumb2_insn_r->arm_regs, thumb2_insn_r->reg_rec_count, | |
13430 | record_buf); | |
13431 | return ARM_RECORD_SUCCESS; | |
13432 | } | |
13433 | ||
13434 | return ARM_RECORD_FAILURE; | |
13435 | } | |
13436 | ||
13437 | /* Handler for thumb2 load word instructions. */ | |
13438 | ||
13439 | static int | |
13440 | thumb2_record_ld_word (insn_decode_record *thumb2_insn_r) | |
13441 | { | |
13442 | uint32_t opcode1 = 0, opcode2 = 0; | |
13443 | uint32_t record_buf[8]; | |
13444 | ||
13445 | record_buf[0] = bits (thumb2_insn_r->arm_insn, 12, 15); | |
13446 | record_buf[1] = ARM_PS_REGNUM; | |
13447 | thumb2_insn_r->reg_rec_count = 2; | |
13448 | ||
13449 | REG_ALLOC (thumb2_insn_r->arm_regs, thumb2_insn_r->reg_rec_count, | |
13450 | record_buf); | |
13451 | return ARM_RECORD_SUCCESS; | |
13452 | } | |
13453 | ||
13454 | /* Handler for thumb2 long multiply, long multiply accumulate, and | |
13455 | divide instructions. */ | |
13456 | ||
13457 | static int | |
13458 | thumb2_record_lmul_lmla_div (insn_decode_record *thumb2_insn_r) | |
13459 | { | |
13460 | uint32_t opcode1 = 0, opcode2 = 0; | |
13461 | uint32_t record_buf[8]; | |
13462 | uint32_t reg_src1 = 0; | |
13463 | ||
13464 | opcode1 = bits (thumb2_insn_r->arm_insn, 20, 22); | |
13465 | opcode2 = bits (thumb2_insn_r->arm_insn, 4, 7); | |
13466 | ||
13467 | if (0 == opcode1 || 2 == opcode1 || (opcode1 >= 4 && opcode1 <= 6)) | |
13468 | { | |
13469 | /* Handle SMULL, UMULL, SMULAL. */ | |
13470 | /* Handle SMLAL(S), SMULL(S), UMLAL(S), UMULL(S). */ | |
13471 | record_buf[0] = bits (thumb2_insn_r->arm_insn, 16, 19); | |
13472 | record_buf[1] = bits (thumb2_insn_r->arm_insn, 12, 15); | |
13473 | record_buf[2] = ARM_PS_REGNUM; | |
13474 | thumb2_insn_r->reg_rec_count = 3; | |
13475 | } | |
13476 | else if (1 == opcode1 || 3 == opcode2) | |
13477 | { | |
13478 | /* Handle SDIV and UDIV. */ | |
13479 | record_buf[0] = bits (thumb2_insn_r->arm_insn, 16, 19); | |
13480 | record_buf[1] = bits (thumb2_insn_r->arm_insn, 12, 15); | |
13481 | record_buf[2] = ARM_PS_REGNUM; | |
13482 | thumb2_insn_r->reg_rec_count = 3; | |
13483 | } | |
13484 | else | |
13485 | return ARM_RECORD_FAILURE; | |
13486 | ||
13487 | REG_ALLOC (thumb2_insn_r->arm_regs, thumb2_insn_r->reg_rec_count, | |
13488 | record_buf); | |
13489 | return ARM_RECORD_SUCCESS; | |
13490 | } | |
13491 | ||
60cc5e93 OJ |
13492 | /* Record handler for thumb32 coprocessor instructions. */ |
13493 | ||
13494 | static int | |
13495 | thumb2_record_coproc_insn (insn_decode_record *thumb2_insn_r) | |
13496 | { | |
13497 | if (bit (thumb2_insn_r->arm_insn, 25)) | |
13498 | return arm_record_coproc_data_proc (thumb2_insn_r); | |
13499 | else | |
13500 | return arm_record_asimd_vfp_coproc (thumb2_insn_r); | |
13501 | } | |
13502 | ||
1e1b6563 OJ |
13503 | /* Record handler for advance SIMD structure load/store instructions. */ |
13504 | ||
13505 | static int | |
13506 | thumb2_record_asimd_struct_ld_st (insn_decode_record *thumb2_insn_r) | |
13507 | { | |
13508 | struct regcache *reg_cache = thumb2_insn_r->regcache; | |
13509 | uint32_t l_bit, a_bit, b_bits; | |
13510 | uint32_t record_buf[128], record_buf_mem[128]; | |
13511 | uint32_t reg_rn, reg_vd, address, f_esize, f_elem; | |
13512 | uint32_t index_r = 0, index_e = 0, bf_regs = 0, index_m = 0, loop_t = 0; | |
13513 | uint8_t f_ebytes; | |
13514 | ||
13515 | l_bit = bit (thumb2_insn_r->arm_insn, 21); | |
13516 | a_bit = bit (thumb2_insn_r->arm_insn, 23); | |
13517 | b_bits = bits (thumb2_insn_r->arm_insn, 8, 11); | |
13518 | reg_rn = bits (thumb2_insn_r->arm_insn, 16, 19); | |
13519 | reg_vd = bits (thumb2_insn_r->arm_insn, 12, 15); | |
13520 | reg_vd = (bit (thumb2_insn_r->arm_insn, 22) << 4) | reg_vd; | |
13521 | f_ebytes = (1 << bits (thumb2_insn_r->arm_insn, 6, 7)); | |
13522 | f_esize = 8 * f_ebytes; | |
13523 | f_elem = 8 / f_ebytes; | |
13524 | ||
13525 | if (!l_bit) | |
13526 | { | |
13527 | ULONGEST u_regval = 0; | |
13528 | regcache_raw_read_unsigned (reg_cache, reg_rn, &u_regval); | |
13529 | address = u_regval; | |
13530 | ||
13531 | if (!a_bit) | |
13532 | { | |
13533 | /* Handle VST1. */ | |
13534 | if (b_bits == 0x02 || b_bits == 0x0a || (b_bits & 0x0e) == 0x06) | |
13535 | { | |
13536 | if (b_bits == 0x07) | |
13537 | bf_regs = 1; | |
13538 | else if (b_bits == 0x0a) | |
13539 | bf_regs = 2; | |
13540 | else if (b_bits == 0x06) | |
13541 | bf_regs = 3; | |
13542 | else if (b_bits == 0x02) | |
13543 | bf_regs = 4; | |
13544 | else | |
13545 | bf_regs = 0; | |
13546 | ||
13547 | for (index_r = 0; index_r < bf_regs; index_r++) | |
13548 | { | |
13549 | for (index_e = 0; index_e < f_elem; index_e++) | |
13550 | { | |
13551 | record_buf_mem[index_m++] = f_ebytes; | |
13552 | record_buf_mem[index_m++] = address; | |
13553 | address = address + f_ebytes; | |
13554 | thumb2_insn_r->mem_rec_count += 1; | |
13555 | } | |
13556 | } | |
13557 | } | |
13558 | /* Handle VST2. */ | |
13559 | else if (b_bits == 0x03 || (b_bits & 0x0e) == 0x08) | |
13560 | { | |
13561 | if (b_bits == 0x09 || b_bits == 0x08) | |
13562 | bf_regs = 1; | |
13563 | else if (b_bits == 0x03) | |
13564 | bf_regs = 2; | |
13565 | else | |
13566 | bf_regs = 0; | |
13567 | ||
13568 | for (index_r = 0; index_r < bf_regs; index_r++) | |
13569 | for (index_e = 0; index_e < f_elem; index_e++) | |
13570 | { | |
13571 | for (loop_t = 0; loop_t < 2; loop_t++) | |
13572 | { | |
13573 | record_buf_mem[index_m++] = f_ebytes; | |
13574 | record_buf_mem[index_m++] = address + (loop_t * f_ebytes); | |
13575 | thumb2_insn_r->mem_rec_count += 1; | |
13576 | } | |
13577 | address = address + (2 * f_ebytes); | |
13578 | } | |
13579 | } | |
13580 | /* Handle VST3. */ | |
13581 | else if ((b_bits & 0x0e) == 0x04) | |
13582 | { | |
13583 | for (index_e = 0; index_e < f_elem; index_e++) | |
13584 | { | |
13585 | for (loop_t = 0; loop_t < 3; loop_t++) | |
13586 | { | |
13587 | record_buf_mem[index_m++] = f_ebytes; | |
13588 | record_buf_mem[index_m++] = address + (loop_t * f_ebytes); | |
13589 | thumb2_insn_r->mem_rec_count += 1; | |
13590 | } | |
13591 | address = address + (3 * f_ebytes); | |
13592 | } | |
13593 | } | |
13594 | /* Handle VST4. */ | |
13595 | else if (!(b_bits & 0x0e)) | |
13596 | { | |
13597 | for (index_e = 0; index_e < f_elem; index_e++) | |
13598 | { | |
13599 | for (loop_t = 0; loop_t < 4; loop_t++) | |
13600 | { | |
13601 | record_buf_mem[index_m++] = f_ebytes; | |
13602 | record_buf_mem[index_m++] = address + (loop_t * f_ebytes); | |
13603 | thumb2_insn_r->mem_rec_count += 1; | |
13604 | } | |
13605 | address = address + (4 * f_ebytes); | |
13606 | } | |
13607 | } | |
13608 | } | |
13609 | else | |
13610 | { | |
13611 | uint8_t bft_size = bits (thumb2_insn_r->arm_insn, 10, 11); | |
13612 | ||
13613 | if (bft_size == 0x00) | |
13614 | f_ebytes = 1; | |
13615 | else if (bft_size == 0x01) | |
13616 | f_ebytes = 2; | |
13617 | else if (bft_size == 0x02) | |
13618 | f_ebytes = 4; | |
13619 | else | |
13620 | f_ebytes = 0; | |
13621 | ||
13622 | /* Handle VST1. */ | |
13623 | if (!(b_bits & 0x0b) || b_bits == 0x08) | |
13624 | thumb2_insn_r->mem_rec_count = 1; | |
13625 | /* Handle VST2. */ | |
13626 | else if ((b_bits & 0x0b) == 0x01 || b_bits == 0x09) | |
13627 | thumb2_insn_r->mem_rec_count = 2; | |
13628 | /* Handle VST3. */ | |
13629 | else if ((b_bits & 0x0b) == 0x02 || b_bits == 0x0a) | |
13630 | thumb2_insn_r->mem_rec_count = 3; | |
13631 | /* Handle VST4. */ | |
13632 | else if ((b_bits & 0x0b) == 0x03 || b_bits == 0x0b) | |
13633 | thumb2_insn_r->mem_rec_count = 4; | |
13634 | ||
13635 | for (index_m = 0; index_m < thumb2_insn_r->mem_rec_count; index_m++) | |
13636 | { | |
13637 | record_buf_mem[index_m] = f_ebytes; | |
13638 | record_buf_mem[index_m] = address + (index_m * f_ebytes); | |
13639 | } | |
13640 | } | |
13641 | } | |
13642 | else | |
13643 | { | |
13644 | if (!a_bit) | |
13645 | { | |
13646 | /* Handle VLD1. */ | |
13647 | if (b_bits == 0x02 || b_bits == 0x0a || (b_bits & 0x0e) == 0x06) | |
13648 | thumb2_insn_r->reg_rec_count = 1; | |
13649 | /* Handle VLD2. */ | |
13650 | else if (b_bits == 0x03 || (b_bits & 0x0e) == 0x08) | |
13651 | thumb2_insn_r->reg_rec_count = 2; | |
13652 | /* Handle VLD3. */ | |
13653 | else if ((b_bits & 0x0e) == 0x04) | |
13654 | thumb2_insn_r->reg_rec_count = 3; | |
13655 | /* Handle VLD4. */ | |
13656 | else if (!(b_bits & 0x0e)) | |
13657 | thumb2_insn_r->reg_rec_count = 4; | |
13658 | } | |
13659 | else | |
13660 | { | |
13661 | /* Handle VLD1. */ | |
13662 | if (!(b_bits & 0x0b) || b_bits == 0x08 || b_bits == 0x0c) | |
13663 | thumb2_insn_r->reg_rec_count = 1; | |
13664 | /* Handle VLD2. */ | |
13665 | else if ((b_bits & 0x0b) == 0x01 || b_bits == 0x09 || b_bits == 0x0d) | |
13666 | thumb2_insn_r->reg_rec_count = 2; | |
13667 | /* Handle VLD3. */ | |
13668 | else if ((b_bits & 0x0b) == 0x02 || b_bits == 0x0a || b_bits == 0x0e) | |
13669 | thumb2_insn_r->reg_rec_count = 3; | |
13670 | /* Handle VLD4. */ | |
13671 | else if ((b_bits & 0x0b) == 0x03 || b_bits == 0x0b || b_bits == 0x0f) | |
13672 | thumb2_insn_r->reg_rec_count = 4; | |
13673 | ||
13674 | for (index_r = 0; index_r < thumb2_insn_r->reg_rec_count; index_r++) | |
13675 | record_buf[index_r] = reg_vd + ARM_D0_REGNUM + index_r; | |
13676 | } | |
13677 | } | |
13678 | ||
13679 | if (bits (thumb2_insn_r->arm_insn, 0, 3) != 15) | |
13680 | { | |
13681 | record_buf[index_r] = reg_rn; | |
13682 | thumb2_insn_r->reg_rec_count += 1; | |
13683 | } | |
13684 | ||
13685 | REG_ALLOC (thumb2_insn_r->arm_regs, thumb2_insn_r->reg_rec_count, | |
13686 | record_buf); | |
13687 | MEM_ALLOC (thumb2_insn_r->arm_mems, thumb2_insn_r->mem_rec_count, | |
13688 | record_buf_mem); | |
13689 | return 0; | |
13690 | } | |
13691 | ||
c6ec2b30 OJ |
13692 | /* Decodes thumb2 instruction type and invokes its record handler. */ |
13693 | ||
13694 | static unsigned int | |
13695 | thumb2_record_decode_insn_handler (insn_decode_record *thumb2_insn_r) | |
13696 | { | |
13697 | uint32_t op, op1, op2; | |
13698 | ||
13699 | op = bit (thumb2_insn_r->arm_insn, 15); | |
13700 | op1 = bits (thumb2_insn_r->arm_insn, 27, 28); | |
13701 | op2 = bits (thumb2_insn_r->arm_insn, 20, 26); | |
13702 | ||
13703 | if (op1 == 0x01) | |
13704 | { | |
13705 | if (!(op2 & 0x64 )) | |
13706 | { | |
13707 | /* Load/store multiple instruction. */ | |
13708 | return thumb2_record_ld_st_multiple (thumb2_insn_r); | |
13709 | } | |
13710 | else if (!((op2 & 0x64) ^ 0x04)) | |
13711 | { | |
13712 | /* Load/store (dual/exclusive) and table branch instruction. */ | |
13713 | return thumb2_record_ld_st_dual_ex_tbb (thumb2_insn_r); | |
13714 | } | |
13715 | else if (!((op2 & 0x20) ^ 0x20)) | |
13716 | { | |
13717 | /* Data-processing (shifted register). */ | |
13718 | return thumb2_record_data_proc_sreg_mimm (thumb2_insn_r); | |
13719 | } | |
13720 | else if (op2 & 0x40) | |
13721 | { | |
13722 | /* Co-processor instructions. */ | |
60cc5e93 | 13723 | return thumb2_record_coproc_insn (thumb2_insn_r); |
c6ec2b30 OJ |
13724 | } |
13725 | } | |
13726 | else if (op1 == 0x02) | |
13727 | { | |
13728 | if (op) | |
13729 | { | |
13730 | /* Branches and miscellaneous control instructions. */ | |
13731 | return thumb2_record_branch_misc_cntrl (thumb2_insn_r); | |
13732 | } | |
13733 | else if (op2 & 0x20) | |
13734 | { | |
13735 | /* Data-processing (plain binary immediate) instruction. */ | |
13736 | return thumb2_record_ps_dest_generic (thumb2_insn_r); | |
13737 | } | |
13738 | else | |
13739 | { | |
13740 | /* Data-processing (modified immediate). */ | |
13741 | return thumb2_record_data_proc_sreg_mimm (thumb2_insn_r); | |
13742 | } | |
13743 | } | |
13744 | else if (op1 == 0x03) | |
13745 | { | |
13746 | if (!(op2 & 0x71 )) | |
13747 | { | |
13748 | /* Store single data item. */ | |
13749 | return thumb2_record_str_single_data (thumb2_insn_r); | |
13750 | } | |
13751 | else if (!((op2 & 0x71) ^ 0x10)) | |
13752 | { | |
13753 | /* Advanced SIMD or structure load/store instructions. */ | |
1e1b6563 | 13754 | return thumb2_record_asimd_struct_ld_st (thumb2_insn_r); |
c6ec2b30 OJ |
13755 | } |
13756 | else if (!((op2 & 0x67) ^ 0x01)) | |
13757 | { | |
13758 | /* Load byte, memory hints instruction. */ | |
13759 | return thumb2_record_ld_mem_hints (thumb2_insn_r); | |
13760 | } | |
13761 | else if (!((op2 & 0x67) ^ 0x03)) | |
13762 | { | |
13763 | /* Load halfword, memory hints instruction. */ | |
13764 | return thumb2_record_ld_mem_hints (thumb2_insn_r); | |
13765 | } | |
13766 | else if (!((op2 & 0x67) ^ 0x05)) | |
13767 | { | |
13768 | /* Load word instruction. */ | |
13769 | return thumb2_record_ld_word (thumb2_insn_r); | |
13770 | } | |
13771 | else if (!((op2 & 0x70) ^ 0x20)) | |
13772 | { | |
13773 | /* Data-processing (register) instruction. */ | |
13774 | return thumb2_record_ps_dest_generic (thumb2_insn_r); | |
13775 | } | |
13776 | else if (!((op2 & 0x78) ^ 0x30)) | |
13777 | { | |
13778 | /* Multiply, multiply accumulate, abs diff instruction. */ | |
13779 | return thumb2_record_ps_dest_generic (thumb2_insn_r); | |
13780 | } | |
13781 | else if (!((op2 & 0x78) ^ 0x38)) | |
13782 | { | |
13783 | /* Long multiply, long multiply accumulate, and divide. */ | |
13784 | return thumb2_record_lmul_lmla_div (thumb2_insn_r); | |
13785 | } | |
13786 | else if (op2 & 0x40) | |
13787 | { | |
13788 | /* Co-processor instructions. */ | |
60cc5e93 | 13789 | return thumb2_record_coproc_insn (thumb2_insn_r); |
c6ec2b30 OJ |
13790 | } |
13791 | } | |
13792 | ||
13793 | return -1; | |
13794 | } | |
72508ac0 PO |
13795 | |
13796 | /* Extracts arm/thumb/thumb2 insn depending on the size, and returns 0 on success | |
13797 | and positive val on fauilure. */ | |
13798 | ||
13799 | static int | |
13800 | extract_arm_insn (insn_decode_record *insn_record, uint32_t insn_size) | |
13801 | { | |
13802 | gdb_byte buf[insn_size]; | |
13803 | ||
13804 | memset (&buf[0], 0, insn_size); | |
13805 | ||
13806 | if (target_read_memory (insn_record->this_addr, &buf[0], insn_size)) | |
13807 | return 1; | |
13808 | insn_record->arm_insn = (uint32_t) extract_unsigned_integer (&buf[0], | |
13809 | insn_size, | |
13810 | gdbarch_byte_order (insn_record->gdbarch)); | |
13811 | return 0; | |
13812 | } | |
13813 | ||
13814 | typedef int (*sti_arm_hdl_fp_t) (insn_decode_record*); | |
13815 | ||
13816 | /* Decode arm/thumb insn depending on condition cods and opcodes; and | |
13817 | dispatch it. */ | |
13818 | ||
13819 | static int | |
13820 | decode_insn (insn_decode_record *arm_record, record_type_t record_type, | |
13821 | uint32_t insn_size) | |
13822 | { | |
13823 | ||
13824 | /* (Starting from numerical 0); bits 25, 26, 27 decodes type of arm instruction. */ | |
13825 | static const sti_arm_hdl_fp_t const arm_handle_insn[8] = | |
13826 | { | |
13827 | arm_record_data_proc_misc_ld_str, /* 000. */ | |
13828 | arm_record_data_proc_imm, /* 001. */ | |
13829 | arm_record_ld_st_imm_offset, /* 010. */ | |
13830 | arm_record_ld_st_reg_offset, /* 011. */ | |
13831 | arm_record_ld_st_multiple, /* 100. */ | |
13832 | arm_record_b_bl, /* 101. */ | |
60cc5e93 | 13833 | arm_record_asimd_vfp_coproc, /* 110. */ |
72508ac0 PO |
13834 | arm_record_coproc_data_proc /* 111. */ |
13835 | }; | |
13836 | ||
13837 | /* (Starting from numerical 0); bits 13,14,15 decodes type of thumb instruction. */ | |
13838 | static const sti_arm_hdl_fp_t const thumb_handle_insn[8] = | |
13839 | { \ | |
13840 | thumb_record_shift_add_sub, /* 000. */ | |
13841 | thumb_record_add_sub_cmp_mov, /* 001. */ | |
13842 | thumb_record_ld_st_reg_offset, /* 010. */ | |
13843 | thumb_record_ld_st_imm_offset, /* 011. */ | |
13844 | thumb_record_ld_st_stack, /* 100. */ | |
13845 | thumb_record_misc, /* 101. */ | |
13846 | thumb_record_ldm_stm_swi, /* 110. */ | |
13847 | thumb_record_branch /* 111. */ | |
13848 | }; | |
13849 | ||
13850 | uint32_t ret = 0; /* return value: negative:failure 0:success. */ | |
13851 | uint32_t insn_id = 0; | |
13852 | ||
13853 | if (extract_arm_insn (arm_record, insn_size)) | |
13854 | { | |
13855 | if (record_debug) | |
13856 | { | |
13857 | printf_unfiltered (_("Process record: error reading memory at " | |
13858 | "addr %s len = %d.\n"), | |
13859 | paddress (arm_record->gdbarch, arm_record->this_addr), insn_size); | |
13860 | } | |
13861 | return -1; | |
13862 | } | |
13863 | else if (ARM_RECORD == record_type) | |
13864 | { | |
13865 | arm_record->cond = bits (arm_record->arm_insn, 28, 31); | |
13866 | insn_id = bits (arm_record->arm_insn, 25, 27); | |
13867 | ret = arm_record_extension_space (arm_record); | |
13868 | /* If this insn has fallen into extension space | |
13869 | then we need not decode it anymore. */ | |
13870 | if (ret != -1 && !INSN_RECORDED(arm_record)) | |
13871 | { | |
13872 | ret = arm_handle_insn[insn_id] (arm_record); | |
13873 | } | |
13874 | } | |
13875 | else if (THUMB_RECORD == record_type) | |
13876 | { | |
13877 | /* As thumb does not have condition codes, we set negative. */ | |
13878 | arm_record->cond = -1; | |
13879 | insn_id = bits (arm_record->arm_insn, 13, 15); | |
13880 | ret = thumb_handle_insn[insn_id] (arm_record); | |
13881 | } | |
13882 | else if (THUMB2_RECORD == record_type) | |
13883 | { | |
c6ec2b30 OJ |
13884 | /* As thumb does not have condition codes, we set negative. */ |
13885 | arm_record->cond = -1; | |
13886 | ||
13887 | /* Swap first half of 32bit thumb instruction with second half. */ | |
13888 | arm_record->arm_insn | |
13889 | = (arm_record->arm_insn >> 16) | (arm_record->arm_insn << 16); | |
13890 | ||
13891 | insn_id = thumb2_record_decode_insn_handler (arm_record); | |
13892 | ||
13893 | if (insn_id != ARM_RECORD_SUCCESS) | |
13894 | { | |
13895 | arm_record_unsupported_insn (arm_record); | |
13896 | ret = -1; | |
13897 | } | |
72508ac0 PO |
13898 | } |
13899 | else | |
13900 | { | |
13901 | /* Throw assertion. */ | |
13902 | gdb_assert_not_reached ("not a valid instruction, could not decode"); | |
13903 | } | |
13904 | ||
13905 | return ret; | |
13906 | } | |
13907 | ||
13908 | ||
13909 | /* Cleans up local record registers and memory allocations. */ | |
13910 | ||
13911 | static void | |
13912 | deallocate_reg_mem (insn_decode_record *record) | |
13913 | { | |
13914 | xfree (record->arm_regs); | |
13915 | xfree (record->arm_mems); | |
13916 | } | |
13917 | ||
13918 | ||
13919 | /* Parse the current instruction and record the values of the registers and | |
13920 | memory that will be changed in current instruction to record_arch_list". | |
13921 | Return -1 if something is wrong. */ | |
13922 | ||
13923 | int | |
13924 | arm_process_record (struct gdbarch *gdbarch, struct regcache *regcache, | |
13925 | CORE_ADDR insn_addr) | |
13926 | { | |
13927 | ||
13928 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
13929 | uint32_t no_of_rec = 0; | |
13930 | uint32_t ret = 0; /* return value: -1:record failure ; 0:success */ | |
13931 | ULONGEST t_bit = 0, insn_id = 0; | |
13932 | ||
13933 | ULONGEST u_regval = 0; | |
13934 | ||
13935 | insn_decode_record arm_record; | |
13936 | ||
13937 | memset (&arm_record, 0, sizeof (insn_decode_record)); | |
13938 | arm_record.regcache = regcache; | |
13939 | arm_record.this_addr = insn_addr; | |
13940 | arm_record.gdbarch = gdbarch; | |
13941 | ||
13942 | ||
13943 | if (record_debug > 1) | |
13944 | { | |
13945 | fprintf_unfiltered (gdb_stdlog, "Process record: arm_process_record " | |
13946 | "addr = %s\n", | |
13947 | paddress (gdbarch, arm_record.this_addr)); | |
13948 | } | |
13949 | ||
13950 | if (extract_arm_insn (&arm_record, 2)) | |
13951 | { | |
13952 | if (record_debug) | |
13953 | { | |
13954 | printf_unfiltered (_("Process record: error reading memory at " | |
13955 | "addr %s len = %d.\n"), | |
13956 | paddress (arm_record.gdbarch, | |
13957 | arm_record.this_addr), 2); | |
13958 | } | |
13959 | return -1; | |
13960 | } | |
13961 | ||
13962 | /* Check the insn, whether it is thumb or arm one. */ | |
13963 | ||
13964 | t_bit = arm_psr_thumb_bit (arm_record.gdbarch); | |
13965 | regcache_raw_read_unsigned (arm_record.regcache, ARM_PS_REGNUM, &u_regval); | |
13966 | ||
13967 | ||
13968 | if (!(u_regval & t_bit)) | |
13969 | { | |
13970 | /* We are decoding arm insn. */ | |
13971 | ret = decode_insn (&arm_record, ARM_RECORD, ARM_INSN_SIZE_BYTES); | |
13972 | } | |
13973 | else | |
13974 | { | |
13975 | insn_id = bits (arm_record.arm_insn, 11, 15); | |
13976 | /* is it thumb2 insn? */ | |
13977 | if ((0x1D == insn_id) || (0x1E == insn_id) || (0x1F == insn_id)) | |
13978 | { | |
13979 | ret = decode_insn (&arm_record, THUMB2_RECORD, | |
13980 | THUMB2_INSN_SIZE_BYTES); | |
13981 | } | |
13982 | else | |
13983 | { | |
13984 | /* We are decoding thumb insn. */ | |
13985 | ret = decode_insn (&arm_record, THUMB_RECORD, THUMB_INSN_SIZE_BYTES); | |
13986 | } | |
13987 | } | |
13988 | ||
13989 | if (0 == ret) | |
13990 | { | |
13991 | /* Record registers. */ | |
25ea693b | 13992 | record_full_arch_list_add_reg (arm_record.regcache, ARM_PC_REGNUM); |
72508ac0 PO |
13993 | if (arm_record.arm_regs) |
13994 | { | |
13995 | for (no_of_rec = 0; no_of_rec < arm_record.reg_rec_count; no_of_rec++) | |
13996 | { | |
25ea693b MM |
13997 | if (record_full_arch_list_add_reg |
13998 | (arm_record.regcache , arm_record.arm_regs[no_of_rec])) | |
72508ac0 PO |
13999 | ret = -1; |
14000 | } | |
14001 | } | |
14002 | /* Record memories. */ | |
14003 | if (arm_record.arm_mems) | |
14004 | { | |
14005 | for (no_of_rec = 0; no_of_rec < arm_record.mem_rec_count; no_of_rec++) | |
14006 | { | |
25ea693b | 14007 | if (record_full_arch_list_add_mem |
72508ac0 | 14008 | ((CORE_ADDR)arm_record.arm_mems[no_of_rec].addr, |
25ea693b | 14009 | arm_record.arm_mems[no_of_rec].len)) |
72508ac0 PO |
14010 | ret = -1; |
14011 | } | |
14012 | } | |
14013 | ||
25ea693b | 14014 | if (record_full_arch_list_add_end ()) |
72508ac0 PO |
14015 | ret = -1; |
14016 | } | |
14017 | ||
14018 | ||
14019 | deallocate_reg_mem (&arm_record); | |
14020 | ||
14021 | return ret; | |
14022 | } | |
14023 |