Commit | Line | Data |
---|---|---|
29134980 | 1 | /* Target dependent code for CRIS, for GDB, the GNU debugger. |
6b4d5c91 | 2 | |
9b254dd1 | 3 | Copyright (C) 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008 |
76a9d10f | 4 | Free Software Foundation, Inc. |
6b4d5c91 | 5 | |
29134980 OF |
6 | Contributed by Axis Communications AB. |
7 | Written by Hendrik Ruijter, Stefan Andersson, and Orjan Friberg. | |
8 | ||
a9762ec7 | 9 | This file is part of GDB. |
29134980 | 10 | |
a9762ec7 JB |
11 | This program is free software; you can redistribute it and/or modify |
12 | it under the terms of the GNU General Public License as published by | |
13 | the Free Software Foundation; either version 3 of the License, or | |
14 | (at your option) any later version. | |
29134980 | 15 | |
a9762ec7 JB |
16 | This program is distributed in the hope that it will be useful, |
17 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
18 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
19 | GNU General Public License for more details. | |
29134980 | 20 | |
a9762ec7 JB |
21 | You should have received a copy of the GNU General Public License |
22 | along with this program. If not, see <http://www.gnu.org/licenses/>. */ | |
29134980 OF |
23 | |
24 | #include "defs.h" | |
25 | #include "frame.h" | |
2e4b5889 OF |
26 | #include "frame-unwind.h" |
27 | #include "frame-base.h" | |
28 | #include "trad-frame.h" | |
29 | #include "dwarf2-frame.h" | |
29134980 OF |
30 | #include "symtab.h" |
31 | #include "inferior.h" | |
32 | #include "gdbtypes.h" | |
33 | #include "gdbcore.h" | |
34 | #include "gdbcmd.h" | |
35 | #include "target.h" | |
36 | #include "value.h" | |
37 | #include "opcode/cris.h" | |
38 | #include "arch-utils.h" | |
39 | #include "regcache.h" | |
36482093 | 40 | #include "gdb_assert.h" |
29134980 OF |
41 | |
42 | /* To get entry_point_address. */ | |
9ab9195f | 43 | #include "objfiles.h" |
29134980 | 44 | |
a5f6c8f5 | 45 | #include "solib.h" /* Support for shared libraries. */ |
76a9d10f | 46 | #include "solib-svr4.h" |
9bbe19fb | 47 | #include "gdb_string.h" |
a89aa300 | 48 | #include "dis-asm.h" |
dbbff683 | 49 | |
29134980 OF |
50 | enum cris_num_regs |
51 | { | |
52 | /* There are no floating point registers. Used in gdbserver low-linux.c. */ | |
53 | NUM_FREGS = 0, | |
54 | ||
55 | /* There are 16 general registers. */ | |
56 | NUM_GENREGS = 16, | |
57 | ||
58 | /* There are 16 special registers. */ | |
c600d464 OF |
59 | NUM_SPECREGS = 16, |
60 | ||
61 | /* CRISv32 has a pseudo PC register, not noted here. */ | |
62 | ||
63 | /* CRISv32 has 16 support registers. */ | |
64 | NUM_SUPPREGS = 16 | |
29134980 OF |
65 | }; |
66 | ||
67 | /* Register numbers of various important registers. | |
2e4b5889 | 68 | CRIS_FP_REGNUM Contains address of executing stack frame. |
29134980 OF |
69 | STR_REGNUM Contains the address of structure return values. |
70 | RET_REGNUM Contains the return value when shorter than or equal to 32 bits | |
71 | ARG1_REGNUM Contains the first parameter to a function. | |
72 | ARG2_REGNUM Contains the second parameter to a function. | |
73 | ARG3_REGNUM Contains the third parameter to a function. | |
74 | ARG4_REGNUM Contains the fourth parameter to a function. Rest on stack. | |
3e8c568d UW |
75 | gdbarch_sp_regnum Contains address of top of stack. |
76 | gdbarch_pc_regnum Contains address of next instruction. | |
29134980 OF |
77 | SRP_REGNUM Subroutine return pointer register. |
78 | BRP_REGNUM Breakpoint return pointer register. */ | |
79 | ||
29134980 OF |
80 | enum cris_regnums |
81 | { | |
82 | /* Enums with respect to the general registers, valid for all | |
c600d464 | 83 | CRIS versions. The frame pointer is always in R8. */ |
2e4b5889 | 84 | CRIS_FP_REGNUM = 8, |
c600d464 | 85 | /* ABI related registers. */ |
29134980 OF |
86 | STR_REGNUM = 9, |
87 | RET_REGNUM = 10, | |
88 | ARG1_REGNUM = 10, | |
89 | ARG2_REGNUM = 11, | |
90 | ARG3_REGNUM = 12, | |
91 | ARG4_REGNUM = 13, | |
92 | ||
c600d464 | 93 | /* Registers which happen to be common. */ |
29134980 | 94 | VR_REGNUM = 17, |
c600d464 OF |
95 | MOF_REGNUM = 23, |
96 | SRP_REGNUM = 27, | |
97 | ||
98 | /* CRISv10 et. al. specific registers. */ | |
99 | P0_REGNUM = 16, | |
29134980 OF |
100 | P4_REGNUM = 20, |
101 | CCR_REGNUM = 21, | |
29134980 OF |
102 | P8_REGNUM = 24, |
103 | IBR_REGNUM = 25, | |
104 | IRP_REGNUM = 26, | |
29134980 | 105 | BAR_REGNUM = 28, |
2a9ecef2 | 106 | DCCR_REGNUM = 29, |
29134980 | 107 | BRP_REGNUM = 30, |
c600d464 OF |
108 | USP_REGNUM = 31, |
109 | ||
110 | /* CRISv32 specific registers. */ | |
111 | ACR_REGNUM = 15, | |
112 | BZ_REGNUM = 16, | |
113 | PID_REGNUM = 18, | |
114 | SRS_REGNUM = 19, | |
115 | WZ_REGNUM = 20, | |
116 | EXS_REGNUM = 21, | |
117 | EDA_REGNUM = 22, | |
118 | DZ_REGNUM = 24, | |
119 | EBP_REGNUM = 25, | |
120 | ERP_REGNUM = 26, | |
121 | NRP_REGNUM = 28, | |
122 | CCS_REGNUM = 29, | |
123 | CRISV32USP_REGNUM = 30, /* Shares name but not number with CRISv10. */ | |
124 | SPC_REGNUM = 31, | |
125 | CRISV32PC_REGNUM = 32, /* Shares name but not number with CRISv10. */ | |
126 | ||
127 | S0_REGNUM = 33, | |
128 | S1_REGNUM = 34, | |
129 | S2_REGNUM = 35, | |
130 | S3_REGNUM = 36, | |
131 | S4_REGNUM = 37, | |
132 | S5_REGNUM = 38, | |
133 | S6_REGNUM = 39, | |
134 | S7_REGNUM = 40, | |
135 | S8_REGNUM = 41, | |
136 | S9_REGNUM = 42, | |
137 | S10_REGNUM = 43, | |
138 | S11_REGNUM = 44, | |
139 | S12_REGNUM = 45, | |
140 | S13_REGNUM = 46, | |
141 | S14_REGNUM = 47, | |
142 | S15_REGNUM = 48, | |
29134980 OF |
143 | }; |
144 | ||
145 | extern const struct cris_spec_reg cris_spec_regs[]; | |
146 | ||
147 | /* CRIS version, set via the user command 'set cris-version'. Affects | |
0e6bdb31 OF |
148 | register names and sizes. */ |
149 | static int usr_cmd_cris_version; | |
29134980 OF |
150 | |
151 | /* Indicates whether to trust the above variable. */ | |
152 | static int usr_cmd_cris_version_valid = 0; | |
153 | ||
41922353 OF |
154 | static const char cris_mode_normal[] = "normal"; |
155 | static const char cris_mode_guru[] = "guru"; | |
0e6bdb31 OF |
156 | static const char *cris_modes[] = { |
157 | cris_mode_normal, | |
158 | cris_mode_guru, | |
159 | 0 | |
160 | }; | |
161 | ||
162 | /* CRIS mode, set via the user command 'set cris-mode'. Affects | |
163 | type of break instruction among other things. */ | |
164 | static const char *usr_cmd_cris_mode = cris_mode_normal; | |
165 | ||
a5f6c8f5 OF |
166 | /* Whether to make use of Dwarf-2 CFI (default on). */ |
167 | static int usr_cmd_cris_dwarf2_cfi = 1; | |
29134980 | 168 | |
29134980 OF |
169 | /* CRIS architecture specific information. */ |
170 | struct gdbarch_tdep | |
171 | { | |
0e6bdb31 OF |
172 | int cris_version; |
173 | const char *cris_mode; | |
a5f6c8f5 | 174 | int cris_dwarf2_cfi; |
29134980 OF |
175 | }; |
176 | ||
177 | /* Functions for accessing target dependent data. */ | |
178 | ||
179 | static int | |
180 | cris_version (void) | |
181 | { | |
182 | return (gdbarch_tdep (current_gdbarch)->cris_version); | |
183 | } | |
184 | ||
0e6bdb31 OF |
185 | static const char * |
186 | cris_mode (void) | |
187 | { | |
188 | return (gdbarch_tdep (current_gdbarch)->cris_mode); | |
189 | } | |
190 | ||
a5f6c8f5 OF |
191 | /* Sigtramp identification code copied from i386-linux-tdep.c. */ |
192 | ||
193 | #define SIGTRAMP_INSN0 0x9c5f /* movu.w 0xXX, $r9 */ | |
194 | #define SIGTRAMP_OFFSET0 0 | |
195 | #define SIGTRAMP_INSN1 0xe93d /* break 13 */ | |
196 | #define SIGTRAMP_OFFSET1 4 | |
197 | ||
198 | static const unsigned short sigtramp_code[] = | |
199 | { | |
200 | SIGTRAMP_INSN0, 0x0077, /* movu.w $0x77, $r9 */ | |
201 | SIGTRAMP_INSN1 /* break 13 */ | |
202 | }; | |
203 | ||
204 | #define SIGTRAMP_LEN (sizeof sigtramp_code) | |
205 | ||
206 | /* Note: same length as normal sigtramp code. */ | |
207 | ||
208 | static const unsigned short rt_sigtramp_code[] = | |
29134980 | 209 | { |
a5f6c8f5 OF |
210 | SIGTRAMP_INSN0, 0x00ad, /* movu.w $0xad, $r9 */ |
211 | SIGTRAMP_INSN1 /* break 13 */ | |
212 | }; | |
213 | ||
214 | /* If PC is in a sigtramp routine, return the address of the start of | |
215 | the routine. Otherwise, return 0. */ | |
216 | ||
217 | static CORE_ADDR | |
94afd7a6 | 218 | cris_sigtramp_start (struct frame_info *this_frame) |
a5f6c8f5 | 219 | { |
94afd7a6 | 220 | CORE_ADDR pc = get_frame_pc (this_frame); |
e2a2a3e8 | 221 | gdb_byte buf[SIGTRAMP_LEN]; |
a5f6c8f5 | 222 | |
94afd7a6 | 223 | if (!safe_frame_unwind_memory (this_frame, pc, buf, SIGTRAMP_LEN)) |
a5f6c8f5 OF |
224 | return 0; |
225 | ||
e2a2a3e8 | 226 | if (((buf[1] << 8) + buf[0]) != SIGTRAMP_INSN0) |
a5f6c8f5 | 227 | { |
e2a2a3e8 | 228 | if (((buf[1] << 8) + buf[0]) != SIGTRAMP_INSN1) |
a5f6c8f5 OF |
229 | return 0; |
230 | ||
231 | pc -= SIGTRAMP_OFFSET1; | |
94afd7a6 | 232 | if (!safe_frame_unwind_memory (this_frame, pc, buf, SIGTRAMP_LEN)) |
a5f6c8f5 OF |
233 | return 0; |
234 | } | |
235 | ||
236 | if (memcmp (buf, sigtramp_code, SIGTRAMP_LEN) != 0) | |
237 | return 0; | |
238 | ||
239 | return pc; | |
240 | } | |
241 | ||
242 | /* If PC is in a RT sigtramp routine, return the address of the start of | |
243 | the routine. Otherwise, return 0. */ | |
244 | ||
245 | static CORE_ADDR | |
94afd7a6 | 246 | cris_rt_sigtramp_start (struct frame_info *this_frame) |
a5f6c8f5 | 247 | { |
94afd7a6 | 248 | CORE_ADDR pc = get_frame_pc (this_frame); |
e2a2a3e8 | 249 | gdb_byte buf[SIGTRAMP_LEN]; |
a5f6c8f5 | 250 | |
94afd7a6 | 251 | if (!safe_frame_unwind_memory (this_frame, pc, buf, SIGTRAMP_LEN)) |
a5f6c8f5 OF |
252 | return 0; |
253 | ||
e2a2a3e8 | 254 | if (((buf[1] << 8) + buf[0]) != SIGTRAMP_INSN0) |
a5f6c8f5 | 255 | { |
e2a2a3e8 | 256 | if (((buf[1] << 8) + buf[0]) != SIGTRAMP_INSN1) |
a5f6c8f5 OF |
257 | return 0; |
258 | ||
259 | pc -= SIGTRAMP_OFFSET1; | |
94afd7a6 | 260 | if (!safe_frame_unwind_memory (this_frame, pc, buf, SIGTRAMP_LEN)) |
a5f6c8f5 OF |
261 | return 0; |
262 | } | |
263 | ||
264 | if (memcmp (buf, rt_sigtramp_code, SIGTRAMP_LEN) != 0) | |
265 | return 0; | |
266 | ||
267 | return pc; | |
268 | } | |
269 | ||
94afd7a6 UW |
270 | /* Assuming THIS_FRAME is a frame for a GNU/Linux sigtramp routine, |
271 | return the address of the associated sigcontext structure. */ | |
a5f6c8f5 OF |
272 | |
273 | static CORE_ADDR | |
94afd7a6 | 274 | cris_sigcontext_addr (struct frame_info *this_frame) |
a5f6c8f5 OF |
275 | { |
276 | CORE_ADDR pc; | |
277 | CORE_ADDR sp; | |
278 | char buf[4]; | |
279 | ||
94afd7a6 UW |
280 | get_frame_register (this_frame, |
281 | gdbarch_sp_regnum (get_frame_arch (this_frame)), buf); | |
a5f6c8f5 OF |
282 | sp = extract_unsigned_integer (buf, 4); |
283 | ||
284 | /* Look for normal sigtramp frame first. */ | |
94afd7a6 | 285 | pc = cris_sigtramp_start (this_frame); |
a5f6c8f5 OF |
286 | if (pc) |
287 | { | |
288 | /* struct signal_frame (arch/cris/kernel/signal.c) contains | |
289 | struct sigcontext as its first member, meaning the SP points to | |
290 | it already. */ | |
291 | return sp; | |
292 | } | |
293 | ||
94afd7a6 | 294 | pc = cris_rt_sigtramp_start (this_frame); |
a5f6c8f5 OF |
295 | if (pc) |
296 | { | |
297 | /* struct rt_signal_frame (arch/cris/kernel/signal.c) contains | |
298 | a struct ucontext, which in turn contains a struct sigcontext. | |
299 | Magic digging: | |
300 | 4 + 4 + 128 to struct ucontext, then | |
301 | 4 + 4 + 12 to struct sigcontext. */ | |
302 | return (sp + 156); | |
303 | } | |
304 | ||
8a3fe4f8 | 305 | error (_("Couldn't recognize signal trampoline.")); |
a5f6c8f5 | 306 | return 0; |
29134980 OF |
307 | } |
308 | ||
2e4b5889 | 309 | struct cris_unwind_cache |
29134980 | 310 | { |
2e4b5889 OF |
311 | /* The previous frame's inner most stack address. Used as this |
312 | frame ID's stack_addr. */ | |
313 | CORE_ADDR prev_sp; | |
314 | /* The frame's base, optionally used by the high-level debug info. */ | |
315 | CORE_ADDR base; | |
316 | int size; | |
317 | /* How far the SP and r8 (FP) have been offset from the start of | |
318 | the stack frame (as defined by the previous frame's stack | |
319 | pointer). */ | |
320 | LONGEST sp_offset; | |
321 | LONGEST r8_offset; | |
322 | int uses_frame; | |
323 | ||
324 | /* From old frame_extra_info struct. */ | |
29134980 OF |
325 | CORE_ADDR return_pc; |
326 | int leaf_function; | |
2e4b5889 OF |
327 | |
328 | /* Table indicating the location of each and every register. */ | |
329 | struct trad_frame_saved_reg *saved_regs; | |
29134980 OF |
330 | }; |
331 | ||
a5f6c8f5 | 332 | static struct cris_unwind_cache * |
94afd7a6 | 333 | cris_sigtramp_frame_unwind_cache (struct frame_info *this_frame, |
a5f6c8f5 OF |
334 | void **this_cache) |
335 | { | |
94afd7a6 | 336 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
7fbe2eba | 337 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
a5f6c8f5 OF |
338 | struct cris_unwind_cache *info; |
339 | CORE_ADDR pc; | |
340 | CORE_ADDR sp; | |
341 | CORE_ADDR addr; | |
342 | char buf[4]; | |
343 | int i; | |
344 | ||
345 | if ((*this_cache)) | |
346 | return (*this_cache); | |
347 | ||
348 | info = FRAME_OBSTACK_ZALLOC (struct cris_unwind_cache); | |
349 | (*this_cache) = info; | |
94afd7a6 | 350 | info->saved_regs = trad_frame_alloc_saved_regs (this_frame); |
a5f6c8f5 OF |
351 | |
352 | /* Zero all fields. */ | |
353 | info->prev_sp = 0; | |
354 | info->base = 0; | |
355 | info->size = 0; | |
356 | info->sp_offset = 0; | |
357 | info->r8_offset = 0; | |
358 | info->uses_frame = 0; | |
359 | info->return_pc = 0; | |
360 | info->leaf_function = 0; | |
361 | ||
94afd7a6 | 362 | get_frame_register (this_frame, gdbarch_sp_regnum (gdbarch), buf); |
a5f6c8f5 OF |
363 | info->base = extract_unsigned_integer (buf, 4); |
364 | ||
94afd7a6 | 365 | addr = cris_sigcontext_addr (this_frame); |
a5f6c8f5 OF |
366 | |
367 | /* Layout of the sigcontext struct: | |
368 | struct sigcontext { | |
369 | struct pt_regs regs; | |
370 | unsigned long oldmask; | |
371 | unsigned long usp; | |
372 | }; */ | |
373 | ||
c600d464 OF |
374 | if (tdep->cris_version == 10) |
375 | { | |
376 | /* R0 to R13 are stored in reverse order at offset (2 * 4) in | |
377 | struct pt_regs. */ | |
378 | for (i = 0; i <= 13; i++) | |
379 | info->saved_regs[i].addr = addr + ((15 - i) * 4); | |
380 | ||
381 | info->saved_regs[MOF_REGNUM].addr = addr + (16 * 4); | |
382 | info->saved_regs[DCCR_REGNUM].addr = addr + (17 * 4); | |
383 | info->saved_regs[SRP_REGNUM].addr = addr + (18 * 4); | |
384 | /* Note: IRP is off by 2 at this point. There's no point in correcting | |
385 | it though since that will mean that the backtrace will show a PC | |
386 | different from what is shown when stopped. */ | |
387 | info->saved_regs[IRP_REGNUM].addr = addr + (19 * 4); | |
7fbe2eba | 388 | info->saved_regs[gdbarch_pc_regnum (gdbarch)] |
3e8c568d | 389 | = info->saved_regs[IRP_REGNUM]; |
7fbe2eba | 390 | info->saved_regs[gdbarch_sp_regnum (gdbarch)].addr = addr + (24 * 4); |
c600d464 OF |
391 | } |
392 | else | |
393 | { | |
394 | /* CRISv32. */ | |
395 | /* R0 to R13 are stored in order at offset (1 * 4) in | |
396 | struct pt_regs. */ | |
397 | for (i = 0; i <= 13; i++) | |
398 | info->saved_regs[i].addr = addr + ((i + 1) * 4); | |
399 | ||
400 | info->saved_regs[ACR_REGNUM].addr = addr + (15 * 4); | |
401 | info->saved_regs[SRS_REGNUM].addr = addr + (16 * 4); | |
402 | info->saved_regs[MOF_REGNUM].addr = addr + (17 * 4); | |
403 | info->saved_regs[SPC_REGNUM].addr = addr + (18 * 4); | |
404 | info->saved_regs[CCS_REGNUM].addr = addr + (19 * 4); | |
405 | info->saved_regs[SRP_REGNUM].addr = addr + (20 * 4); | |
406 | info->saved_regs[ERP_REGNUM].addr = addr + (21 * 4); | |
407 | info->saved_regs[EXS_REGNUM].addr = addr + (22 * 4); | |
408 | info->saved_regs[EDA_REGNUM].addr = addr + (23 * 4); | |
409 | ||
410 | /* FIXME: If ERP is in a delay slot at this point then the PC will | |
411 | be wrong at this point. This problem manifests itself in the | |
412 | sigaltstack.exp test case, which occasionally generates FAILs when | |
413 | the signal is received while in a delay slot. | |
414 | ||
415 | This could be solved by a couple of read_memory_unsigned_integer and a | |
416 | trad_frame_set_value. */ | |
7fbe2eba | 417 | info->saved_regs[gdbarch_pc_regnum (gdbarch)] |
3e8c568d | 418 | = info->saved_regs[ERP_REGNUM]; |
c600d464 | 419 | |
7fbe2eba | 420 | info->saved_regs[gdbarch_sp_regnum (gdbarch)].addr |
3e8c568d | 421 | = addr + (25 * 4); |
c600d464 | 422 | } |
a5f6c8f5 OF |
423 | |
424 | return info; | |
425 | } | |
426 | ||
427 | static void | |
94afd7a6 | 428 | cris_sigtramp_frame_this_id (struct frame_info *this_frame, void **this_cache, |
a5f6c8f5 OF |
429 | struct frame_id *this_id) |
430 | { | |
431 | struct cris_unwind_cache *cache = | |
94afd7a6 UW |
432 | cris_sigtramp_frame_unwind_cache (this_frame, this_cache); |
433 | (*this_id) = frame_id_build (cache->base, get_frame_pc (this_frame)); | |
a5f6c8f5 OF |
434 | } |
435 | ||
436 | /* Forward declaration. */ | |
437 | ||
94afd7a6 UW |
438 | static struct value *cris_frame_prev_register (struct frame_info *this_frame, |
439 | void **this_cache, int regnum); | |
440 | static struct value * | |
441 | cris_sigtramp_frame_prev_register (struct frame_info *this_frame, | |
442 | void **this_cache, int regnum) | |
a5f6c8f5 OF |
443 | { |
444 | /* Make sure we've initialized the cache. */ | |
94afd7a6 UW |
445 | cris_sigtramp_frame_unwind_cache (this_frame, this_cache); |
446 | return cris_frame_prev_register (this_frame, this_cache, regnum); | |
447 | } | |
448 | ||
449 | static int | |
450 | cris_sigtramp_frame_sniffer (const struct frame_unwind *self, | |
451 | struct frame_info *this_frame, | |
452 | void **this_cache) | |
453 | { | |
454 | if (cris_sigtramp_start (this_frame) | |
455 | || cris_rt_sigtramp_start (this_frame)) | |
456 | return 1; | |
457 | ||
458 | return 0; | |
a5f6c8f5 OF |
459 | } |
460 | ||
461 | static const struct frame_unwind cris_sigtramp_frame_unwind = | |
462 | { | |
463 | SIGTRAMP_FRAME, | |
464 | cris_sigtramp_frame_this_id, | |
94afd7a6 UW |
465 | cris_sigtramp_frame_prev_register, |
466 | NULL, | |
467 | cris_sigtramp_frame_sniffer | |
a5f6c8f5 OF |
468 | }; |
469 | ||
c600d464 OF |
470 | int |
471 | crisv32_single_step_through_delay (struct gdbarch *gdbarch, | |
472 | struct frame_info *this_frame) | |
473 | { | |
7fbe2eba | 474 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
c600d464 OF |
475 | ULONGEST erp; |
476 | int ret = 0; | |
477 | char buf[4]; | |
478 | ||
0e6bdb31 OF |
479 | if (cris_mode () == cris_mode_guru) |
480 | { | |
481 | frame_unwind_register (this_frame, NRP_REGNUM, buf); | |
482 | } | |
483 | else | |
484 | { | |
485 | frame_unwind_register (this_frame, ERP_REGNUM, buf); | |
486 | } | |
487 | ||
c600d464 OF |
488 | erp = extract_unsigned_integer (buf, 4); |
489 | ||
490 | if (erp & 0x1) | |
491 | { | |
492 | /* In delay slot - check if there's a breakpoint at the preceding | |
493 | instruction. */ | |
494 | if (breakpoint_here_p (erp & ~0x1)) | |
495 | ret = 1; | |
496 | } | |
497 | return ret; | |
498 | } | |
499 | ||
500 | /* Hardware watchpoint support. */ | |
501 | ||
502 | /* We support 6 hardware data watchpoints, but cannot trigger on execute | |
503 | (any combination of read/write is fine). */ | |
504 | ||
505 | int | |
506 | cris_can_use_hardware_watchpoint (int type, int count, int other) | |
507 | { | |
508 | struct gdbarch_tdep *tdep = gdbarch_tdep (current_gdbarch); | |
509 | ||
510 | /* No bookkeeping is done here; it is handled by the remote debug agent. */ | |
511 | ||
512 | if (tdep->cris_version != 32) | |
513 | return 0; | |
514 | else | |
515 | /* CRISv32: Six data watchpoints, one for instructions. */ | |
516 | return (((type == bp_read_watchpoint || type == bp_access_watchpoint | |
517 | || type == bp_hardware_watchpoint) && count <= 6) | |
518 | || (type == bp_hardware_breakpoint && count <= 1)); | |
519 | } | |
520 | ||
521 | /* The CRISv32 hardware data watchpoints work by specifying ranges, | |
522 | which have no alignment or length restrictions. */ | |
523 | ||
524 | int | |
525 | cris_region_ok_for_watchpoint (CORE_ADDR addr, int len) | |
526 | { | |
527 | return 1; | |
528 | } | |
529 | ||
530 | /* If the inferior has some watchpoint that triggered, return the | |
531 | address associated with that watchpoint. Otherwise, return | |
532 | zero. */ | |
533 | ||
534 | CORE_ADDR | |
535 | cris_stopped_data_address (void) | |
536 | { | |
537 | CORE_ADDR eda; | |
1b5a9a8f | 538 | eda = get_frame_register_unsigned (get_current_frame (), EDA_REGNUM); |
c600d464 OF |
539 | return eda; |
540 | } | |
541 | ||
29134980 | 542 | /* The instruction environment needed to find single-step breakpoints. */ |
c600d464 | 543 | |
29134980 OF |
544 | typedef |
545 | struct instruction_environment | |
546 | { | |
547 | unsigned long reg[NUM_GENREGS]; | |
548 | unsigned long preg[NUM_SPECREGS]; | |
549 | unsigned long branch_break_address; | |
550 | unsigned long delay_slot_pc; | |
551 | unsigned long prefix_value; | |
552 | int branch_found; | |
553 | int prefix_found; | |
554 | int invalid; | |
555 | int slot_needed; | |
556 | int delay_slot_pc_active; | |
557 | int xflag_found; | |
558 | int disable_interrupt; | |
559 | } inst_env_type; | |
560 | ||
29134980 OF |
561 | /* Machine-dependencies in CRIS for opcodes. */ |
562 | ||
563 | /* Instruction sizes. */ | |
564 | enum cris_instruction_sizes | |
565 | { | |
566 | INST_BYTE_SIZE = 0, | |
567 | INST_WORD_SIZE = 1, | |
568 | INST_DWORD_SIZE = 2 | |
569 | }; | |
570 | ||
571 | /* Addressing modes. */ | |
572 | enum cris_addressing_modes | |
573 | { | |
574 | REGISTER_MODE = 1, | |
575 | INDIRECT_MODE = 2, | |
576 | AUTOINC_MODE = 3 | |
577 | }; | |
578 | ||
579 | /* Prefix addressing modes. */ | |
580 | enum cris_prefix_addressing_modes | |
581 | { | |
582 | PREFIX_INDEX_MODE = 2, | |
583 | PREFIX_ASSIGN_MODE = 3, | |
584 | ||
585 | /* Handle immediate byte offset addressing mode prefix format. */ | |
586 | PREFIX_OFFSET_MODE = 2 | |
587 | }; | |
588 | ||
589 | /* Masks for opcodes. */ | |
590 | enum cris_opcode_masks | |
591 | { | |
592 | BRANCH_SIGNED_SHORT_OFFSET_MASK = 0x1, | |
593 | SIGNED_EXTEND_BIT_MASK = 0x2, | |
594 | SIGNED_BYTE_MASK = 0x80, | |
595 | SIGNED_BYTE_EXTEND_MASK = 0xFFFFFF00, | |
596 | SIGNED_WORD_MASK = 0x8000, | |
597 | SIGNED_WORD_EXTEND_MASK = 0xFFFF0000, | |
598 | SIGNED_DWORD_MASK = 0x80000000, | |
599 | SIGNED_QUICK_VALUE_MASK = 0x20, | |
600 | SIGNED_QUICK_VALUE_EXTEND_MASK = 0xFFFFFFC0 | |
601 | }; | |
602 | ||
603 | /* Functions for opcodes. The general form of the ETRAX 16-bit instruction: | |
604 | Bit 15 - 12 Operand2 | |
605 | 11 - 10 Mode | |
606 | 9 - 6 Opcode | |
607 | 5 - 4 Size | |
608 | 3 - 0 Operand1 */ | |
609 | ||
610 | static int | |
611 | cris_get_operand2 (unsigned short insn) | |
612 | { | |
613 | return ((insn & 0xF000) >> 12); | |
614 | } | |
615 | ||
616 | static int | |
617 | cris_get_mode (unsigned short insn) | |
618 | { | |
619 | return ((insn & 0x0C00) >> 10); | |
620 | } | |
621 | ||
622 | static int | |
623 | cris_get_opcode (unsigned short insn) | |
624 | { | |
625 | return ((insn & 0x03C0) >> 6); | |
626 | } | |
627 | ||
628 | static int | |
629 | cris_get_size (unsigned short insn) | |
630 | { | |
631 | return ((insn & 0x0030) >> 4); | |
632 | } | |
633 | ||
634 | static int | |
635 | cris_get_operand1 (unsigned short insn) | |
636 | { | |
637 | return (insn & 0x000F); | |
638 | } | |
639 | ||
640 | /* Additional functions in order to handle opcodes. */ | |
641 | ||
29134980 OF |
642 | static int |
643 | cris_get_quick_value (unsigned short insn) | |
644 | { | |
645 | return (insn & 0x003F); | |
646 | } | |
647 | ||
648 | static int | |
649 | cris_get_bdap_quick_offset (unsigned short insn) | |
650 | { | |
651 | return (insn & 0x00FF); | |
652 | } | |
653 | ||
654 | static int | |
655 | cris_get_branch_short_offset (unsigned short insn) | |
656 | { | |
657 | return (insn & 0x00FF); | |
658 | } | |
659 | ||
660 | static int | |
661 | cris_get_asr_shift_steps (unsigned long value) | |
662 | { | |
663 | return (value & 0x3F); | |
664 | } | |
665 | ||
29134980 OF |
666 | static int |
667 | cris_get_clear_size (unsigned short insn) | |
668 | { | |
669 | return ((insn) & 0xC000); | |
670 | } | |
671 | ||
672 | static int | |
673 | cris_is_signed_extend_bit_on (unsigned short insn) | |
674 | { | |
675 | return (((insn) & 0x20) == 0x20); | |
676 | } | |
677 | ||
678 | static int | |
679 | cris_is_xflag_bit_on (unsigned short insn) | |
680 | { | |
681 | return (((insn) & 0x1000) == 0x1000); | |
682 | } | |
683 | ||
684 | static void | |
685 | cris_set_size_to_dword (unsigned short *insn) | |
686 | { | |
687 | *insn &= 0xFFCF; | |
688 | *insn |= 0x20; | |
689 | } | |
690 | ||
8535cb38 | 691 | static signed char |
29134980 OF |
692 | cris_get_signed_offset (unsigned short insn) |
693 | { | |
8535cb38 | 694 | return ((signed char) (insn & 0x00FF)); |
29134980 OF |
695 | } |
696 | ||
697 | /* Calls an op function given the op-type, working on the insn and the | |
698 | inst_env. */ | |
be8626e0 MD |
699 | static void cris_gdb_func (struct gdbarch *, enum cris_op_type, unsigned short, |
700 | inst_env_type *); | |
29134980 | 701 | |
29134980 OF |
702 | static struct gdbarch *cris_gdbarch_init (struct gdbarch_info, |
703 | struct gdbarch_list *); | |
704 | ||
29134980 OF |
705 | static void cris_dump_tdep (struct gdbarch *, struct ui_file *); |
706 | ||
a5f6c8f5 OF |
707 | static void set_cris_version (char *ignore_args, int from_tty, |
708 | struct cmd_list_element *c); | |
29134980 | 709 | |
0e6bdb31 OF |
710 | static void set_cris_mode (char *ignore_args, int from_tty, |
711 | struct cmd_list_element *c); | |
712 | ||
a5f6c8f5 OF |
713 | static void set_cris_dwarf2_cfi (char *ignore_args, int from_tty, |
714 | struct cmd_list_element *c); | |
29134980 | 715 | |
2e4b5889 | 716 | static CORE_ADDR cris_scan_prologue (CORE_ADDR pc, |
94afd7a6 | 717 | struct frame_info *this_frame, |
2e4b5889 OF |
718 | struct cris_unwind_cache *info); |
719 | ||
5114e29d | 720 | static CORE_ADDR crisv32_scan_prologue (CORE_ADDR pc, |
94afd7a6 | 721 | struct frame_info *this_frame, |
5114e29d OF |
722 | struct cris_unwind_cache *info); |
723 | ||
2e4b5889 OF |
724 | static CORE_ADDR cris_unwind_pc (struct gdbarch *gdbarch, |
725 | struct frame_info *next_frame); | |
726 | ||
727 | static CORE_ADDR cris_unwind_sp (struct gdbarch *gdbarch, | |
728 | struct frame_info *next_frame); | |
729 | ||
730 | /* When arguments must be pushed onto the stack, they go on in reverse | |
a5f6c8f5 OF |
731 | order. The below implements a FILO (stack) to do this. |
732 | Copied from d10v-tdep.c. */ | |
2e4b5889 OF |
733 | |
734 | struct stack_item | |
735 | { | |
736 | int len; | |
737 | struct stack_item *prev; | |
738 | void *data; | |
739 | }; | |
740 | ||
741 | static struct stack_item * | |
742 | push_stack_item (struct stack_item *prev, void *contents, int len) | |
743 | { | |
744 | struct stack_item *si; | |
745 | si = xmalloc (sizeof (struct stack_item)); | |
746 | si->data = xmalloc (len); | |
747 | si->len = len; | |
748 | si->prev = prev; | |
749 | memcpy (si->data, contents, len); | |
750 | return si; | |
751 | } | |
752 | ||
753 | static struct stack_item * | |
754 | pop_stack_item (struct stack_item *si) | |
755 | { | |
756 | struct stack_item *dead = si; | |
757 | si = si->prev; | |
758 | xfree (dead->data); | |
759 | xfree (dead); | |
760 | return si; | |
761 | } | |
762 | ||
763 | /* Put here the code to store, into fi->saved_regs, the addresses of | |
764 | the saved registers of frame described by FRAME_INFO. This | |
765 | includes special registers such as pc and fp saved in special ways | |
766 | in the stack frame. sp is even more special: the address we return | |
a5f6c8f5 | 767 | for it IS the sp for the next frame. */ |
2e4b5889 OF |
768 | |
769 | struct cris_unwind_cache * | |
94afd7a6 | 770 | cris_frame_unwind_cache (struct frame_info *this_frame, |
2e4b5889 OF |
771 | void **this_prologue_cache) |
772 | { | |
773 | CORE_ADDR pc; | |
774 | struct cris_unwind_cache *info; | |
775 | int i; | |
776 | ||
777 | if ((*this_prologue_cache)) | |
778 | return (*this_prologue_cache); | |
779 | ||
780 | info = FRAME_OBSTACK_ZALLOC (struct cris_unwind_cache); | |
781 | (*this_prologue_cache) = info; | |
94afd7a6 | 782 | info->saved_regs = trad_frame_alloc_saved_regs (this_frame); |
2e4b5889 OF |
783 | |
784 | /* Zero all fields. */ | |
785 | info->prev_sp = 0; | |
786 | info->base = 0; | |
787 | info->size = 0; | |
788 | info->sp_offset = 0; | |
789 | info->r8_offset = 0; | |
790 | info->uses_frame = 0; | |
791 | info->return_pc = 0; | |
792 | info->leaf_function = 0; | |
793 | ||
794 | /* Prologue analysis does the rest... */ | |
5114e29d | 795 | if (cris_version () == 32) |
94afd7a6 | 796 | crisv32_scan_prologue (get_frame_func (this_frame), this_frame, info); |
5114e29d | 797 | else |
94afd7a6 | 798 | cris_scan_prologue (get_frame_func (this_frame), this_frame, info); |
2e4b5889 OF |
799 | |
800 | return info; | |
801 | } | |
802 | ||
803 | /* Given a GDB frame, determine the address of the calling function's | |
804 | frame. This will be used to create a new GDB frame struct. */ | |
805 | ||
806 | static void | |
94afd7a6 | 807 | cris_frame_this_id (struct frame_info *this_frame, |
2e4b5889 OF |
808 | void **this_prologue_cache, |
809 | struct frame_id *this_id) | |
810 | { | |
811 | struct cris_unwind_cache *info | |
94afd7a6 | 812 | = cris_frame_unwind_cache (this_frame, this_prologue_cache); |
2e4b5889 OF |
813 | CORE_ADDR base; |
814 | CORE_ADDR func; | |
815 | struct frame_id id; | |
816 | ||
817 | /* The FUNC is easy. */ | |
94afd7a6 | 818 | func = get_frame_func (this_frame); |
2e4b5889 OF |
819 | |
820 | /* Hopefully the prologue analysis either correctly determined the | |
821 | frame's base (which is the SP from the previous frame), or set | |
822 | that base to "NULL". */ | |
823 | base = info->prev_sp; | |
824 | if (base == 0) | |
825 | return; | |
826 | ||
827 | id = frame_id_build (base, func); | |
828 | ||
829 | (*this_id) = id; | |
830 | } | |
831 | ||
94afd7a6 UW |
832 | static struct value * |
833 | cris_frame_prev_register (struct frame_info *this_frame, | |
834 | void **this_prologue_cache, int regnum) | |
2e4b5889 OF |
835 | { |
836 | struct cris_unwind_cache *info | |
94afd7a6 UW |
837 | = cris_frame_unwind_cache (this_frame, this_prologue_cache); |
838 | return trad_frame_get_prev_register (this_frame, info->saved_regs, regnum); | |
2e4b5889 OF |
839 | } |
840 | ||
94afd7a6 UW |
841 | /* Assuming THIS_FRAME is a dummy, return the frame ID of that dummy |
842 | frame. The frame ID's base needs to match the TOS value saved by | |
843 | save_dummy_frame_tos(), and the PC match the dummy frame's breakpoint. */ | |
2e4b5889 OF |
844 | |
845 | static struct frame_id | |
94afd7a6 | 846 | cris_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame) |
2e4b5889 | 847 | { |
94afd7a6 UW |
848 | CORE_ADDR sp; |
849 | sp = get_frame_register_unsigned (this_frame, gdbarch_sp_regnum (gdbarch)); | |
850 | return frame_id_build (sp, get_frame_pc (this_frame)); | |
2e4b5889 OF |
851 | } |
852 | ||
853 | static CORE_ADDR | |
854 | cris_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp) | |
855 | { | |
856 | /* Align to the size of an instruction (so that they can safely be | |
857 | pushed onto the stack). */ | |
858 | return sp & ~3; | |
859 | } | |
860 | ||
861 | static CORE_ADDR | |
862 | cris_push_dummy_code (struct gdbarch *gdbarch, | |
82585c72 | 863 | CORE_ADDR sp, CORE_ADDR funaddr, |
2e4b5889 OF |
864 | struct value **args, int nargs, |
865 | struct type *value_type, | |
e4fd649a UW |
866 | CORE_ADDR *real_pc, CORE_ADDR *bp_addr, |
867 | struct regcache *regcache) | |
2e4b5889 OF |
868 | { |
869 | /* Allocate space sufficient for a breakpoint. */ | |
870 | sp = (sp - 4) & ~3; | |
871 | /* Store the address of that breakpoint */ | |
872 | *bp_addr = sp; | |
873 | /* CRIS always starts the call at the callee's entry point. */ | |
874 | *real_pc = funaddr; | |
875 | return sp; | |
876 | } | |
877 | ||
878 | static CORE_ADDR | |
7d9b040b | 879 | cris_push_dummy_call (struct gdbarch *gdbarch, struct value *function, |
2e4b5889 OF |
880 | struct regcache *regcache, CORE_ADDR bp_addr, |
881 | int nargs, struct value **args, CORE_ADDR sp, | |
882 | int struct_return, CORE_ADDR struct_addr) | |
883 | { | |
884 | int stack_alloc; | |
885 | int stack_offset; | |
886 | int argreg; | |
887 | int argnum; | |
888 | ||
889 | CORE_ADDR regval; | |
890 | ||
891 | /* The function's arguments and memory allocated by gdb for the arguments to | |
892 | point at reside in separate areas on the stack. | |
893 | Both frame pointers grow toward higher addresses. */ | |
894 | CORE_ADDR fp_arg; | |
895 | CORE_ADDR fp_mem; | |
896 | ||
897 | struct stack_item *si = NULL; | |
898 | ||
a5f6c8f5 | 899 | /* Push the return address. */ |
2e4b5889 OF |
900 | regcache_cooked_write_unsigned (regcache, SRP_REGNUM, bp_addr); |
901 | ||
902 | /* Are we returning a value using a structure return or a normal value | |
903 | return? struct_addr is the address of the reserved space for the return | |
904 | structure to be written on the stack. */ | |
905 | if (struct_return) | |
906 | { | |
907 | regcache_cooked_write_unsigned (regcache, STR_REGNUM, struct_addr); | |
908 | } | |
909 | ||
910 | /* Now load as many as possible of the first arguments into registers, | |
911 | and push the rest onto the stack. */ | |
912 | argreg = ARG1_REGNUM; | |
913 | stack_offset = 0; | |
914 | ||
915 | for (argnum = 0; argnum < nargs; argnum++) | |
916 | { | |
917 | int len; | |
918 | char *val; | |
919 | int reg_demand; | |
920 | int i; | |
921 | ||
4991999e | 922 | len = TYPE_LENGTH (value_type (args[argnum])); |
0fd88904 | 923 | val = (char *) value_contents (args[argnum]); |
2e4b5889 OF |
924 | |
925 | /* How may registers worth of storage do we need for this argument? */ | |
926 | reg_demand = (len / 4) + (len % 4 != 0 ? 1 : 0); | |
927 | ||
928 | if (len <= (2 * 4) && (argreg + reg_demand - 1 <= ARG4_REGNUM)) | |
929 | { | |
930 | /* Data passed by value. Fits in available register(s). */ | |
931 | for (i = 0; i < reg_demand; i++) | |
932 | { | |
f6e56ab3 | 933 | regcache_cooked_write (regcache, argreg, val); |
2e4b5889 OF |
934 | argreg++; |
935 | val += 4; | |
936 | } | |
937 | } | |
938 | else if (len <= (2 * 4) && argreg <= ARG4_REGNUM) | |
939 | { | |
940 | /* Data passed by value. Does not fit in available register(s). | |
941 | Use the register(s) first, then the stack. */ | |
942 | for (i = 0; i < reg_demand; i++) | |
943 | { | |
944 | if (argreg <= ARG4_REGNUM) | |
945 | { | |
f6e56ab3 | 946 | regcache_cooked_write (regcache, argreg, val); |
2e4b5889 OF |
947 | argreg++; |
948 | val += 4; | |
949 | } | |
950 | else | |
951 | { | |
952 | /* Push item for later so that pushed arguments | |
953 | come in the right order. */ | |
954 | si = push_stack_item (si, val, 4); | |
955 | val += 4; | |
956 | } | |
957 | } | |
958 | } | |
959 | else if (len > (2 * 4)) | |
960 | { | |
f6e56ab3 UW |
961 | /* Data passed by reference. Push copy of data onto stack |
962 | and pass pointer to this copy as argument. */ | |
963 | sp = (sp - len) & ~3; | |
964 | write_memory (sp, val, len); | |
965 | ||
966 | if (argreg <= ARG4_REGNUM) | |
967 | { | |
968 | regcache_cooked_write_unsigned (regcache, argreg, sp); | |
969 | argreg++; | |
970 | } | |
971 | else | |
972 | { | |
973 | gdb_byte buf[4]; | |
974 | store_unsigned_integer (buf, 4, sp); | |
975 | si = push_stack_item (si, buf, 4); | |
976 | } | |
2e4b5889 OF |
977 | } |
978 | else | |
979 | { | |
980 | /* Data passed by value. No available registers. Put it on | |
981 | the stack. */ | |
982 | si = push_stack_item (si, val, len); | |
983 | } | |
984 | } | |
985 | ||
986 | while (si) | |
987 | { | |
988 | /* fp_arg must be word-aligned (i.e., don't += len) to match | |
989 | the function prologue. */ | |
990 | sp = (sp - si->len) & ~3; | |
991 | write_memory (sp, si->data, si->len); | |
992 | si = pop_stack_item (si); | |
993 | } | |
994 | ||
995 | /* Finally, update the SP register. */ | |
7fbe2eba | 996 | regcache_cooked_write_unsigned (regcache, gdbarch_sp_regnum (gdbarch), sp); |
2e4b5889 OF |
997 | |
998 | return sp; | |
999 | } | |
1000 | ||
e2a2a3e8 OF |
1001 | static const struct frame_unwind cris_frame_unwind = |
1002 | { | |
2e4b5889 OF |
1003 | NORMAL_FRAME, |
1004 | cris_frame_this_id, | |
94afd7a6 UW |
1005 | cris_frame_prev_register, |
1006 | NULL, | |
1007 | default_frame_sniffer | |
2e4b5889 OF |
1008 | }; |
1009 | ||
2e4b5889 | 1010 | static CORE_ADDR |
94afd7a6 | 1011 | cris_frame_base_address (struct frame_info *this_frame, void **this_cache) |
2e4b5889 OF |
1012 | { |
1013 | struct cris_unwind_cache *info | |
94afd7a6 | 1014 | = cris_frame_unwind_cache (this_frame, this_cache); |
2e4b5889 OF |
1015 | return info->base; |
1016 | } | |
1017 | ||
e2a2a3e8 OF |
1018 | static const struct frame_base cris_frame_base = |
1019 | { | |
2e4b5889 OF |
1020 | &cris_frame_unwind, |
1021 | cris_frame_base_address, | |
1022 | cris_frame_base_address, | |
1023 | cris_frame_base_address | |
1024 | }; | |
1025 | ||
29134980 OF |
1026 | /* Frames information. The definition of the struct frame_info is |
1027 | ||
1028 | CORE_ADDR frame | |
1029 | CORE_ADDR pc | |
5a203e44 | 1030 | enum frame_type type; |
29134980 OF |
1031 | CORE_ADDR return_pc |
1032 | int leaf_function | |
1033 | ||
1034 | If the compilation option -fno-omit-frame-pointer is present the | |
1035 | variable frame will be set to the content of R8 which is the frame | |
1036 | pointer register. | |
1037 | ||
1038 | The variable pc contains the address where execution is performed | |
1039 | in the present frame. The innermost frame contains the current content | |
1040 | of the register PC. All other frames contain the content of the | |
1041 | register PC in the next frame. | |
1042 | ||
5a203e44 AC |
1043 | The variable `type' indicates the frame's type: normal, SIGTRAMP |
1044 | (associated with a signal handler), dummy (associated with a dummy | |
1045 | frame). | |
29134980 OF |
1046 | |
1047 | The variable return_pc contains the address where execution should be | |
1048 | resumed when the present frame has finished, the return address. | |
1049 | ||
1050 | The variable leaf_function is 1 if the return address is in the register | |
1051 | SRP, and 0 if it is on the stack. | |
1052 | ||
1053 | Prologue instructions C-code. | |
1054 | The prologue may consist of (-fno-omit-frame-pointer) | |
1055 | 1) 2) | |
1056 | push srp | |
1057 | push r8 push r8 | |
1058 | move.d sp,r8 move.d sp,r8 | |
1059 | subq X,sp subq X,sp | |
1060 | movem rY,[sp] movem rY,[sp] | |
1061 | move.S rZ,[r8-U] move.S rZ,[r8-U] | |
1062 | ||
1063 | where 1 is a non-terminal function, and 2 is a leaf-function. | |
1064 | ||
1065 | Note that this assumption is extremely brittle, and will break at the | |
1066 | slightest change in GCC's prologue. | |
1067 | ||
1068 | If local variables are declared or register contents are saved on stack | |
1069 | the subq-instruction will be present with X as the number of bytes | |
1070 | needed for storage. The reshuffle with respect to r8 may be performed | |
1071 | with any size S (b, w, d) and any of the general registers Z={0..13}. | |
1072 | The offset U should be representable by a signed 8-bit value in all cases. | |
1073 | Thus, the prefix word is assumed to be immediate byte offset mode followed | |
1074 | by another word containing the instruction. | |
1075 | ||
1076 | Degenerate cases: | |
1077 | 3) | |
1078 | push r8 | |
1079 | move.d sp,r8 | |
1080 | move.d r8,sp | |
1081 | pop r8 | |
1082 | ||
1083 | Prologue instructions C++-code. | |
1084 | Case 1) and 2) in the C-code may be followed by | |
1085 | ||
1086 | move.d r10,rS ; this | |
1087 | move.d r11,rT ; P1 | |
1088 | move.d r12,rU ; P2 | |
1089 | move.d r13,rV ; P3 | |
1090 | move.S [r8+U],rZ ; P4 | |
1091 | ||
1092 | if any of the call parameters are stored. The host expects these | |
1093 | instructions to be executed in order to get the call parameters right. */ | |
1094 | ||
1095 | /* Examine the prologue of a function. The variable ip is the address of | |
1096 | the first instruction of the prologue. The variable limit is the address | |
1097 | of the first instruction after the prologue. The variable fi contains the | |
1098 | information in struct frame_info. The variable frameless_p controls whether | |
1099 | the entire prologue is examined (0) or just enough instructions to | |
1100 | determine that it is a prologue (1). */ | |
1101 | ||
a78f21af | 1102 | static CORE_ADDR |
94afd7a6 | 1103 | cris_scan_prologue (CORE_ADDR pc, struct frame_info *this_frame, |
2e4b5889 | 1104 | struct cris_unwind_cache *info) |
29134980 | 1105 | { |
94afd7a6 | 1106 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
29134980 OF |
1107 | /* Present instruction. */ |
1108 | unsigned short insn; | |
1109 | ||
1110 | /* Next instruction, lookahead. */ | |
1111 | unsigned short insn_next; | |
1112 | int regno; | |
1113 | ||
1114 | /* Is there a push fp? */ | |
1115 | int have_fp; | |
1116 | ||
1117 | /* Number of byte on stack used for local variables and movem. */ | |
1118 | int val; | |
1119 | ||
1120 | /* Highest register number in a movem. */ | |
1121 | int regsave; | |
1122 | ||
1123 | /* move.d r<source_register>,rS */ | |
1124 | short source_register; | |
1125 | ||
2e4b5889 OF |
1126 | /* Scan limit. */ |
1127 | int limit; | |
29134980 | 1128 | |
2e4b5889 OF |
1129 | /* This frame is with respect to a leaf until a push srp is found. */ |
1130 | if (info) | |
1131 | { | |
1132 | info->leaf_function = 1; | |
1133 | } | |
29134980 OF |
1134 | |
1135 | /* Assume nothing on stack. */ | |
1136 | val = 0; | |
1137 | regsave = -1; | |
1138 | ||
94afd7a6 | 1139 | /* If we were called without a this_frame, that means we were called |
2e4b5889 OF |
1140 | from cris_skip_prologue which already tried to find the end of the |
1141 | prologue through the symbol information. 64 instructions past current | |
1142 | pc is arbitrarily chosen, but at least it means we'll stop eventually. */ | |
94afd7a6 | 1143 | limit = this_frame ? get_frame_pc (this_frame) : pc + 64; |
29134980 | 1144 | |
29134980 | 1145 | /* Find the prologue instructions. */ |
a5f6c8f5 | 1146 | while (pc > 0 && pc < limit) |
29134980 | 1147 | { |
2e4b5889 OF |
1148 | insn = read_memory_unsigned_integer (pc, 2); |
1149 | pc += 2; | |
29134980 OF |
1150 | if (insn == 0xE1FC) |
1151 | { | |
1152 | /* push <reg> 32 bit instruction */ | |
2e4b5889 OF |
1153 | insn_next = read_memory_unsigned_integer (pc, 2); |
1154 | pc += 2; | |
29134980 | 1155 | regno = cris_get_operand2 (insn_next); |
2e4b5889 OF |
1156 | if (info) |
1157 | { | |
1158 | info->sp_offset += 4; | |
1159 | } | |
dbbff683 OF |
1160 | /* This check, meant to recognize srp, used to be regno == |
1161 | (SRP_REGNUM - NUM_GENREGS), but that covers r11 also. */ | |
1162 | if (insn_next == 0xBE7E) | |
29134980 | 1163 | { |
2e4b5889 OF |
1164 | if (info) |
1165 | { | |
1166 | info->leaf_function = 0; | |
1167 | } | |
29134980 | 1168 | } |
b4206d25 OF |
1169 | else if (insn_next == 0x8FEE) |
1170 | { | |
1171 | /* push $r8 */ | |
1172 | if (info) | |
1173 | { | |
1174 | info->r8_offset = info->sp_offset; | |
1175 | } | |
1176 | } | |
29134980 OF |
1177 | } |
1178 | else if (insn == 0x866E) | |
1179 | { | |
1180 | /* move.d sp,r8 */ | |
2e4b5889 OF |
1181 | if (info) |
1182 | { | |
1183 | info->uses_frame = 1; | |
2e4b5889 | 1184 | } |
29134980 OF |
1185 | continue; |
1186 | } | |
7fbe2eba | 1187 | else if (cris_get_operand2 (insn) == gdbarch_sp_regnum (gdbarch) |
29134980 OF |
1188 | && cris_get_mode (insn) == 0x0000 |
1189 | && cris_get_opcode (insn) == 0x000A) | |
1190 | { | |
1191 | /* subq <val>,sp */ | |
2e4b5889 OF |
1192 | if (info) |
1193 | { | |
1194 | info->sp_offset += cris_get_quick_value (insn); | |
1195 | } | |
29134980 OF |
1196 | } |
1197 | else if (cris_get_mode (insn) == 0x0002 | |
1198 | && cris_get_opcode (insn) == 0x000F | |
1199 | && cris_get_size (insn) == 0x0003 | |
7fbe2eba | 1200 | && cris_get_operand1 (insn) == gdbarch_sp_regnum (gdbarch)) |
29134980 OF |
1201 | { |
1202 | /* movem r<regsave>,[sp] */ | |
29134980 OF |
1203 | regsave = cris_get_operand2 (insn); |
1204 | } | |
7fbe2eba | 1205 | else if (cris_get_operand2 (insn) == gdbarch_sp_regnum (gdbarch) |
29134980 OF |
1206 | && ((insn & 0x0F00) >> 8) == 0x0001 |
1207 | && (cris_get_signed_offset (insn) < 0)) | |
1208 | { | |
1209 | /* Immediate byte offset addressing prefix word with sp as base | |
1210 | register. Used for CRIS v8 i.e. ETRAX 100 and newer if <val> | |
1211 | is between 64 and 128. | |
1212 | movem r<regsave>,[sp=sp-<val>] */ | |
2e4b5889 OF |
1213 | if (info) |
1214 | { | |
1215 | info->sp_offset += -cris_get_signed_offset (insn); | |
1216 | } | |
1217 | insn_next = read_memory_unsigned_integer (pc, 2); | |
1218 | pc += 2; | |
29134980 OF |
1219 | if (cris_get_mode (insn_next) == PREFIX_ASSIGN_MODE |
1220 | && cris_get_opcode (insn_next) == 0x000F | |
1221 | && cris_get_size (insn_next) == 0x0003 | |
3e8c568d | 1222 | && cris_get_operand1 (insn_next) == gdbarch_sp_regnum |
7fbe2eba | 1223 | (gdbarch)) |
29134980 | 1224 | { |
29134980 OF |
1225 | regsave = cris_get_operand2 (insn_next); |
1226 | } | |
1227 | else | |
1228 | { | |
1229 | /* The prologue ended before the limit was reached. */ | |
2e4b5889 | 1230 | pc -= 4; |
29134980 OF |
1231 | break; |
1232 | } | |
1233 | } | |
1234 | else if (cris_get_mode (insn) == 0x0001 | |
1235 | && cris_get_opcode (insn) == 0x0009 | |
1236 | && cris_get_size (insn) == 0x0002) | |
1237 | { | |
1238 | /* move.d r<10..13>,r<0..15> */ | |
29134980 | 1239 | source_register = cris_get_operand1 (insn); |
2a9ecef2 OF |
1240 | |
1241 | /* FIXME? In the glibc solibs, the prologue might contain something | |
1242 | like (this example taken from relocate_doit): | |
1243 | move.d $pc,$r0 | |
1244 | sub.d 0xfffef426,$r0 | |
1245 | which isn't covered by the source_register check below. Question | |
1246 | is whether to add a check for this combo, or make better use of | |
1247 | the limit variable instead. */ | |
29134980 OF |
1248 | if (source_register < ARG1_REGNUM || source_register > ARG4_REGNUM) |
1249 | { | |
1250 | /* The prologue ended before the limit was reached. */ | |
2e4b5889 | 1251 | pc -= 2; |
29134980 OF |
1252 | break; |
1253 | } | |
1254 | } | |
2e4b5889 | 1255 | else if (cris_get_operand2 (insn) == CRIS_FP_REGNUM |
29134980 OF |
1256 | /* The size is a fixed-size. */ |
1257 | && ((insn & 0x0F00) >> 8) == 0x0001 | |
1258 | /* A negative offset. */ | |
1259 | && (cris_get_signed_offset (insn) < 0)) | |
1260 | { | |
1261 | /* move.S rZ,[r8-U] (?) */ | |
2e4b5889 OF |
1262 | insn_next = read_memory_unsigned_integer (pc, 2); |
1263 | pc += 2; | |
29134980 | 1264 | regno = cris_get_operand2 (insn_next); |
7fbe2eba | 1265 | if ((regno >= 0 && regno < gdbarch_sp_regnum (gdbarch)) |
29134980 OF |
1266 | && cris_get_mode (insn_next) == PREFIX_OFFSET_MODE |
1267 | && cris_get_opcode (insn_next) == 0x000F) | |
1268 | { | |
1269 | /* move.S rZ,[r8-U] */ | |
1270 | continue; | |
1271 | } | |
1272 | else | |
1273 | { | |
1274 | /* The prologue ended before the limit was reached. */ | |
2e4b5889 | 1275 | pc -= 4; |
29134980 OF |
1276 | break; |
1277 | } | |
1278 | } | |
2e4b5889 | 1279 | else if (cris_get_operand2 (insn) == CRIS_FP_REGNUM |
29134980 OF |
1280 | /* The size is a fixed-size. */ |
1281 | && ((insn & 0x0F00) >> 8) == 0x0001 | |
1282 | /* A positive offset. */ | |
1283 | && (cris_get_signed_offset (insn) > 0)) | |
1284 | { | |
1285 | /* move.S [r8+U],rZ (?) */ | |
2e4b5889 OF |
1286 | insn_next = read_memory_unsigned_integer (pc, 2); |
1287 | pc += 2; | |
29134980 | 1288 | regno = cris_get_operand2 (insn_next); |
7fbe2eba | 1289 | if ((regno >= 0 && regno < gdbarch_sp_regnum (gdbarch)) |
29134980 OF |
1290 | && cris_get_mode (insn_next) == PREFIX_OFFSET_MODE |
1291 | && cris_get_opcode (insn_next) == 0x0009 | |
1292 | && cris_get_operand1 (insn_next) == regno) | |
1293 | { | |
1294 | /* move.S [r8+U],rZ */ | |
1295 | continue; | |
1296 | } | |
1297 | else | |
1298 | { | |
1299 | /* The prologue ended before the limit was reached. */ | |
2e4b5889 | 1300 | pc -= 4; |
29134980 OF |
1301 | break; |
1302 | } | |
1303 | } | |
1304 | else | |
1305 | { | |
1306 | /* The prologue ended before the limit was reached. */ | |
2e4b5889 | 1307 | pc -= 2; |
29134980 OF |
1308 | break; |
1309 | } | |
1310 | } | |
29134980 | 1311 | |
94afd7a6 | 1312 | /* We only want to know the end of the prologue when this_frame and info |
2e4b5889 | 1313 | are NULL (called from cris_skip_prologue i.e.). */ |
94afd7a6 | 1314 | if (this_frame == NULL && info == NULL) |
2e4b5889 OF |
1315 | { |
1316 | return pc; | |
1317 | } | |
29134980 | 1318 | |
2e4b5889 OF |
1319 | info->size = info->sp_offset; |
1320 | ||
1321 | /* Compute the previous frame's stack pointer (which is also the | |
1322 | frame's ID's stack address), and this frame's base pointer. */ | |
1323 | if (info->uses_frame) | |
29134980 | 1324 | { |
2e4b5889 OF |
1325 | ULONGEST this_base; |
1326 | /* The SP was moved to the FP. This indicates that a new frame | |
1327 | was created. Get THIS frame's FP value by unwinding it from | |
1328 | the next frame. */ | |
94afd7a6 | 1329 | this_base = get_frame_register_unsigned (this_frame, CRIS_FP_REGNUM); |
2e4b5889 | 1330 | info->base = this_base; |
b4206d25 OF |
1331 | info->saved_regs[CRIS_FP_REGNUM].addr = info->base; |
1332 | ||
2e4b5889 OF |
1333 | /* The FP points at the last saved register. Adjust the FP back |
1334 | to before the first saved register giving the SP. */ | |
1335 | info->prev_sp = info->base + info->r8_offset; | |
1336 | } | |
1337 | else | |
1338 | { | |
1339 | ULONGEST this_base; | |
1340 | /* Assume that the FP is this frame's SP but with that pushed | |
1341 | stack space added back. */ | |
94afd7a6 UW |
1342 | this_base = get_frame_register_unsigned (this_frame, |
1343 | gdbarch_sp_regnum (gdbarch)); | |
2e4b5889 OF |
1344 | info->base = this_base; |
1345 | info->prev_sp = info->base + info->size; | |
1346 | } | |
29134980 | 1347 | |
2e4b5889 OF |
1348 | /* Calculate the addresses for the saved registers on the stack. */ |
1349 | /* FIXME: The address calculation should really be done on the fly while | |
1350 | we're analyzing the prologue (we only hold one regsave value as it is | |
1351 | now). */ | |
1352 | val = info->sp_offset; | |
1353 | ||
1354 | for (regno = regsave; regno >= 0; regno--) | |
1355 | { | |
1356 | info->saved_regs[regno].addr = info->base + info->r8_offset - val; | |
1357 | val -= 4; | |
1358 | } | |
1359 | ||
1360 | /* The previous frame's SP needed to be computed. Save the computed | |
1361 | value. */ | |
3e8c568d | 1362 | trad_frame_set_value (info->saved_regs, |
7fbe2eba | 1363 | gdbarch_sp_regnum (gdbarch), info->prev_sp); |
2e4b5889 OF |
1364 | |
1365 | if (!info->leaf_function) | |
1366 | { | |
b4206d25 OF |
1367 | /* SRP saved on the stack. But where? */ |
1368 | if (info->r8_offset == 0) | |
1369 | { | |
1370 | /* R8 not pushed yet. */ | |
1371 | info->saved_regs[SRP_REGNUM].addr = info->base; | |
1372 | } | |
1373 | else | |
1374 | { | |
1375 | /* R8 pushed, but SP may or may not be moved to R8 yet. */ | |
1376 | info->saved_regs[SRP_REGNUM].addr = info->base + 4; | |
1377 | } | |
29134980 | 1378 | } |
2e4b5889 OF |
1379 | |
1380 | /* The PC is found in SRP (the actual register or located on the stack). */ | |
7fbe2eba | 1381 | info->saved_regs[gdbarch_pc_regnum (gdbarch)] |
3e8c568d | 1382 | = info->saved_regs[SRP_REGNUM]; |
2e4b5889 OF |
1383 | |
1384 | return pc; | |
29134980 OF |
1385 | } |
1386 | ||
5114e29d | 1387 | static CORE_ADDR |
94afd7a6 | 1388 | crisv32_scan_prologue (CORE_ADDR pc, struct frame_info *this_frame, |
5114e29d OF |
1389 | struct cris_unwind_cache *info) |
1390 | { | |
94afd7a6 | 1391 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
5114e29d OF |
1392 | ULONGEST this_base; |
1393 | ||
1394 | /* Unlike the CRISv10 prologue scanner (cris_scan_prologue), this is not | |
1395 | meant to be a full-fledged prologue scanner. It is only needed for | |
1396 | the cases where we end up in code always lacking DWARF-2 CFI, notably: | |
1397 | ||
1398 | * PLT stubs (library calls) | |
1399 | * call dummys | |
1400 | * signal trampolines | |
1401 | ||
1402 | For those cases, it is assumed that there is no actual prologue; that | |
1403 | the stack pointer is not adjusted, and (as a consequence) the return | |
1404 | address is not pushed onto the stack. */ | |
1405 | ||
94afd7a6 | 1406 | /* We only want to know the end of the prologue when this_frame and info |
5114e29d | 1407 | are NULL (called from cris_skip_prologue i.e.). */ |
94afd7a6 | 1408 | if (this_frame == NULL && info == NULL) |
5114e29d OF |
1409 | { |
1410 | return pc; | |
1411 | } | |
1412 | ||
1413 | /* The SP is assumed to be unaltered. */ | |
94afd7a6 UW |
1414 | this_base = get_frame_register_unsigned (this_frame, |
1415 | gdbarch_sp_regnum (gdbarch)); | |
5114e29d OF |
1416 | info->base = this_base; |
1417 | info->prev_sp = this_base; | |
1418 | ||
1419 | /* The PC is assumed to be found in SRP. */ | |
7fbe2eba | 1420 | info->saved_regs[gdbarch_pc_regnum (gdbarch)] |
3e8c568d | 1421 | = info->saved_regs[SRP_REGNUM]; |
5114e29d OF |
1422 | |
1423 | return pc; | |
1424 | } | |
1425 | ||
29134980 OF |
1426 | /* Advance pc beyond any function entry prologue instructions at pc |
1427 | to reach some "real" code. */ | |
1428 | ||
29134980 OF |
1429 | /* Given a PC value corresponding to the start of a function, return the PC |
1430 | of the first instruction after the function prologue. */ | |
1431 | ||
a78f21af | 1432 | static CORE_ADDR |
6093d2eb | 1433 | cris_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc) |
29134980 | 1434 | { |
2e4b5889 OF |
1435 | CORE_ADDR func_addr, func_end; |
1436 | struct symtab_and_line sal; | |
29134980 OF |
1437 | CORE_ADDR pc_after_prologue; |
1438 | ||
2e4b5889 OF |
1439 | /* If we have line debugging information, then the end of the prologue |
1440 | should the first assembly instruction of the first source line. */ | |
1441 | if (find_pc_partial_function (pc, NULL, &func_addr, &func_end)) | |
1442 | { | |
1443 | sal = find_pc_line (func_addr, 0); | |
1444 | if (sal.end > 0 && sal.end < func_end) | |
1445 | return sal.end; | |
1446 | } | |
29134980 | 1447 | |
5114e29d OF |
1448 | if (cris_version () == 32) |
1449 | pc_after_prologue = crisv32_scan_prologue (pc, NULL, NULL); | |
1450 | else | |
1451 | pc_after_prologue = cris_scan_prologue (pc, NULL, NULL); | |
1452 | ||
29134980 OF |
1453 | return pc_after_prologue; |
1454 | } | |
1455 | ||
2e4b5889 OF |
1456 | static CORE_ADDR |
1457 | cris_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame) | |
1458 | { | |
1459 | ULONGEST pc; | |
11411de3 DJ |
1460 | pc = frame_unwind_register_unsigned (next_frame, |
1461 | gdbarch_pc_regnum (gdbarch)); | |
2e4b5889 OF |
1462 | return pc; |
1463 | } | |
1464 | ||
1465 | static CORE_ADDR | |
1466 | cris_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame) | |
1467 | { | |
1468 | ULONGEST sp; | |
11411de3 DJ |
1469 | sp = frame_unwind_register_unsigned (next_frame, |
1470 | gdbarch_sp_regnum (gdbarch)); | |
2e4b5889 OF |
1471 | return sp; |
1472 | } | |
1473 | ||
29134980 OF |
1474 | /* Use the program counter to determine the contents and size of a breakpoint |
1475 | instruction. It returns a pointer to a string of bytes that encode a | |
1476 | breakpoint instruction, stores the length of the string to *lenptr, and | |
1477 | adjusts pcptr (if necessary) to point to the actual memory location where | |
1478 | the breakpoint should be inserted. */ | |
1479 | ||
a78f21af | 1480 | static const unsigned char * |
67d57894 | 1481 | cris_breakpoint_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr, int *lenptr) |
29134980 | 1482 | { |
0e6bdb31 OF |
1483 | static unsigned char break8_insn[] = {0x38, 0xe9}; |
1484 | static unsigned char break15_insn[] = {0x3f, 0xe9}; | |
29134980 OF |
1485 | *lenptr = 2; |
1486 | ||
0e6bdb31 OF |
1487 | if (cris_mode () == cris_mode_guru) |
1488 | return break15_insn; | |
1489 | else | |
1490 | return break8_insn; | |
29134980 OF |
1491 | } |
1492 | ||
29134980 OF |
1493 | /* Returns 1 if spec_reg is applicable to the current gdbarch's CRIS version, |
1494 | 0 otherwise. */ | |
1495 | ||
a78f21af | 1496 | static int |
29134980 OF |
1497 | cris_spec_reg_applicable (struct cris_spec_reg spec_reg) |
1498 | { | |
1499 | int version = cris_version (); | |
1500 | ||
1501 | switch (spec_reg.applicable_version) | |
1502 | { | |
1503 | case cris_ver_version_all: | |
1504 | return 1; | |
1505 | case cris_ver_warning: | |
1506 | /* Indeterminate/obsolete. */ | |
1507 | return 0; | |
29134980 OF |
1508 | case cris_ver_v0_3: |
1509 | return (version >= 0 && version <= 3); | |
1510 | case cris_ver_v3p: | |
1511 | return (version >= 3); | |
1512 | case cris_ver_v8: | |
1513 | return (version == 8 || version == 9); | |
1514 | case cris_ver_v8p: | |
1515 | return (version >= 8); | |
c600d464 OF |
1516 | case cris_ver_v0_10: |
1517 | return (version >= 0 && version <= 10); | |
1518 | case cris_ver_v3_10: | |
1519 | return (version >= 3 && version <= 10); | |
1520 | case cris_ver_v8_10: | |
1521 | return (version >= 8 && version <= 10); | |
1522 | case cris_ver_v10: | |
1523 | return (version == 10); | |
29134980 OF |
1524 | case cris_ver_v10p: |
1525 | return (version >= 10); | |
c600d464 OF |
1526 | case cris_ver_v32p: |
1527 | return (version >= 32); | |
29134980 OF |
1528 | default: |
1529 | /* Invalid cris version. */ | |
1530 | return 0; | |
1531 | } | |
1532 | } | |
1533 | ||
1d94326f AC |
1534 | /* Returns the register size in unit byte. Returns 0 for an unimplemented |
1535 | register, -1 for an invalid register. */ | |
1536 | ||
1537 | static int | |
be8626e0 | 1538 | cris_register_size (struct gdbarch *gdbarch, int regno) |
1d94326f | 1539 | { |
be8626e0 | 1540 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
1d94326f AC |
1541 | int i; |
1542 | int spec_regno; | |
1543 | ||
1544 | if (regno >= 0 && regno < NUM_GENREGS) | |
1545 | { | |
1546 | /* General registers (R0 - R15) are 32 bits. */ | |
1547 | return 4; | |
1548 | } | |
c600d464 | 1549 | else if (regno >= NUM_GENREGS && regno < (NUM_GENREGS + NUM_SPECREGS)) |
1d94326f AC |
1550 | { |
1551 | /* Special register (R16 - R31). cris_spec_regs is zero-based. | |
1552 | Adjust regno accordingly. */ | |
1553 | spec_regno = regno - NUM_GENREGS; | |
1554 | ||
c600d464 | 1555 | for (i = 0; cris_spec_regs[i].name != NULL; i++) |
1d94326f AC |
1556 | { |
1557 | if (cris_spec_regs[i].number == spec_regno | |
1558 | && cris_spec_reg_applicable (cris_spec_regs[i])) | |
1559 | /* Go with the first applicable register. */ | |
1560 | return cris_spec_regs[i].reg_size; | |
1561 | } | |
1562 | /* Special register not applicable to this CRIS version. */ | |
1563 | return 0; | |
1564 | } | |
be8626e0 MD |
1565 | else if (regno >= gdbarch_pc_regnum (gdbarch) |
1566 | && regno < gdbarch_num_regs (gdbarch)) | |
1d94326f | 1567 | { |
c600d464 OF |
1568 | /* This will apply to CRISv32 only where there are additional registers |
1569 | after the special registers (pseudo PC and support registers). */ | |
1570 | return 4; | |
1d94326f | 1571 | } |
c600d464 OF |
1572 | |
1573 | ||
1574 | return -1; | |
1d94326f AC |
1575 | } |
1576 | ||
29134980 OF |
1577 | /* Nonzero if regno should not be fetched from the target. This is the case |
1578 | for unimplemented (size 0) and non-existant registers. */ | |
1579 | ||
a78f21af | 1580 | static int |
64a3914f | 1581 | cris_cannot_fetch_register (struct gdbarch *gdbarch, int regno) |
29134980 | 1582 | { |
64a3914f | 1583 | return ((regno < 0 || regno >= gdbarch_num_regs (gdbarch)) |
be8626e0 | 1584 | || (cris_register_size (gdbarch, regno) == 0)); |
29134980 OF |
1585 | } |
1586 | ||
1587 | /* Nonzero if regno should not be written to the target, for various | |
1588 | reasons. */ | |
1589 | ||
a78f21af | 1590 | static int |
64a3914f | 1591 | cris_cannot_store_register (struct gdbarch *gdbarch, int regno) |
29134980 OF |
1592 | { |
1593 | /* There are three kinds of registers we refuse to write to. | |
1594 | 1. Those that not implemented. | |
1595 | 2. Those that are read-only (depends on the processor mode). | |
1596 | 3. Those registers to which a write has no effect. | |
1597 | */ | |
1598 | ||
f57d151a | 1599 | if (regno < 0 |
64a3914f | 1600 | || regno >= gdbarch_num_regs (gdbarch) |
be8626e0 | 1601 | || cris_register_size (gdbarch, regno) == 0) |
29134980 OF |
1602 | /* Not implemented. */ |
1603 | return 1; | |
1604 | ||
1605 | else if (regno == VR_REGNUM) | |
1606 | /* Read-only. */ | |
1607 | return 1; | |
1608 | ||
1609 | else if (regno == P0_REGNUM || regno == P4_REGNUM || regno == P8_REGNUM) | |
1610 | /* Writing has no effect. */ | |
1611 | return 1; | |
1612 | ||
a5f6c8f5 OF |
1613 | /* IBR, BAR, BRP and IRP are read-only in user mode. Let the debug |
1614 | agent decide whether they are writable. */ | |
29134980 OF |
1615 | |
1616 | return 0; | |
1617 | } | |
1618 | ||
c600d464 OF |
1619 | /* Nonzero if regno should not be fetched from the target. This is the case |
1620 | for unimplemented (size 0) and non-existant registers. */ | |
1621 | ||
1622 | static int | |
64a3914f | 1623 | crisv32_cannot_fetch_register (struct gdbarch *gdbarch, int regno) |
c600d464 | 1624 | { |
64a3914f | 1625 | return ((regno < 0 || regno >= gdbarch_num_regs (gdbarch)) |
be8626e0 | 1626 | || (cris_register_size (gdbarch, regno) == 0)); |
c600d464 OF |
1627 | } |
1628 | ||
1629 | /* Nonzero if regno should not be written to the target, for various | |
1630 | reasons. */ | |
1631 | ||
1632 | static int | |
64a3914f | 1633 | crisv32_cannot_store_register (struct gdbarch *gdbarch, int regno) |
c600d464 OF |
1634 | { |
1635 | /* There are three kinds of registers we refuse to write to. | |
1636 | 1. Those that not implemented. | |
1637 | 2. Those that are read-only (depends on the processor mode). | |
1638 | 3. Those registers to which a write has no effect. | |
1639 | */ | |
1640 | ||
f57d151a | 1641 | if (regno < 0 |
64a3914f | 1642 | || regno >= gdbarch_num_regs (gdbarch) |
be8626e0 | 1643 | || cris_register_size (gdbarch, regno) == 0) |
c600d464 OF |
1644 | /* Not implemented. */ |
1645 | return 1; | |
1646 | ||
1647 | else if (regno == VR_REGNUM) | |
1648 | /* Read-only. */ | |
1649 | return 1; | |
1650 | ||
1651 | else if (regno == BZ_REGNUM || regno == WZ_REGNUM || regno == DZ_REGNUM) | |
1652 | /* Writing has no effect. */ | |
1653 | return 1; | |
1654 | ||
1655 | /* Many special registers are read-only in user mode. Let the debug | |
1656 | agent decide whether they are writable. */ | |
1657 | ||
1658 | return 0; | |
1659 | } | |
1660 | ||
29134980 OF |
1661 | /* Return the GDB type (defined in gdbtypes.c) for the "standard" data type |
1662 | of data in register regno. */ | |
1663 | ||
a78f21af | 1664 | static struct type * |
c1d546cd | 1665 | cris_register_type (struct gdbarch *gdbarch, int regno) |
29134980 | 1666 | { |
7fbe2eba | 1667 | if (regno == gdbarch_pc_regnum (gdbarch)) |
a5f6c8f5 | 1668 | return builtin_type_void_func_ptr; |
7fbe2eba | 1669 | else if (regno == gdbarch_sp_regnum (gdbarch) |
3e8c568d | 1670 | || regno == CRIS_FP_REGNUM) |
a5f6c8f5 | 1671 | return builtin_type_void_data_ptr; |
7fbe2eba | 1672 | else if ((regno >= 0 && regno < gdbarch_sp_regnum (gdbarch)) |
a5f6c8f5 OF |
1673 | || (regno >= MOF_REGNUM && regno <= USP_REGNUM)) |
1674 | /* Note: R8 taken care of previous clause. */ | |
1675 | return builtin_type_uint32; | |
1676 | else if (regno >= P4_REGNUM && regno <= CCR_REGNUM) | |
1677 | return builtin_type_uint16; | |
1678 | else if (regno >= P0_REGNUM && regno <= VR_REGNUM) | |
1679 | return builtin_type_uint8; | |
29134980 | 1680 | else |
a5f6c8f5 OF |
1681 | /* Invalid (unimplemented) register. */ |
1682 | return builtin_type_int0; | |
29134980 OF |
1683 | } |
1684 | ||
c600d464 OF |
1685 | static struct type * |
1686 | crisv32_register_type (struct gdbarch *gdbarch, int regno) | |
1687 | { | |
7fbe2eba | 1688 | if (regno == gdbarch_pc_regnum (gdbarch)) |
c600d464 | 1689 | return builtin_type_void_func_ptr; |
7fbe2eba | 1690 | else if (regno == gdbarch_sp_regnum (gdbarch) |
3e8c568d | 1691 | || regno == CRIS_FP_REGNUM) |
c600d464 OF |
1692 | return builtin_type_void_data_ptr; |
1693 | else if ((regno >= 0 && regno <= ACR_REGNUM) | |
1694 | || (regno >= EXS_REGNUM && regno <= SPC_REGNUM) | |
1695 | || (regno == PID_REGNUM) | |
1696 | || (regno >= S0_REGNUM && regno <= S15_REGNUM)) | |
1697 | /* Note: R8 and SP taken care of by previous clause. */ | |
1698 | return builtin_type_uint32; | |
1699 | else if (regno == WZ_REGNUM) | |
1700 | return builtin_type_uint16; | |
1701 | else if (regno == BZ_REGNUM || regno == VR_REGNUM || regno == SRS_REGNUM) | |
1702 | return builtin_type_uint8; | |
1703 | else | |
1704 | { | |
1705 | /* Invalid (unimplemented) register. Should not happen as there are | |
1706 | no unimplemented CRISv32 registers. */ | |
8a3fe4f8 | 1707 | warning (_("crisv32_register_type: unknown regno %d"), regno); |
c600d464 OF |
1708 | return builtin_type_int0; |
1709 | } | |
1710 | } | |
1711 | ||
2e4b5889 OF |
1712 | /* Stores a function return value of type type, where valbuf is the address |
1713 | of the value to be stored. */ | |
29134980 | 1714 | |
2e4b5889 | 1715 | /* In the CRIS ABI, R10 and R11 are used to store return values. */ |
29134980 | 1716 | |
2e4b5889 OF |
1717 | static void |
1718 | cris_store_return_value (struct type *type, struct regcache *regcache, | |
1719 | const void *valbuf) | |
29134980 | 1720 | { |
2e4b5889 OF |
1721 | ULONGEST val; |
1722 | int len = TYPE_LENGTH (type); | |
29134980 | 1723 | |
2e4b5889 | 1724 | if (len <= 4) |
29134980 | 1725 | { |
2e4b5889 OF |
1726 | /* Put the return value in R10. */ |
1727 | val = extract_unsigned_integer (valbuf, len); | |
1728 | regcache_cooked_write_unsigned (regcache, ARG1_REGNUM, val); | |
29134980 | 1729 | } |
2e4b5889 | 1730 | else if (len <= 8) |
29134980 | 1731 | { |
2e4b5889 OF |
1732 | /* Put the return value in R10 and R11. */ |
1733 | val = extract_unsigned_integer (valbuf, 4); | |
1734 | regcache_cooked_write_unsigned (regcache, ARG1_REGNUM, val); | |
1735 | val = extract_unsigned_integer ((char *)valbuf + 4, len - 4); | |
1736 | regcache_cooked_write_unsigned (regcache, ARG2_REGNUM, val); | |
29134980 | 1737 | } |
2e4b5889 | 1738 | else |
8a3fe4f8 | 1739 | error (_("cris_store_return_value: type length too large.")); |
29134980 OF |
1740 | } |
1741 | ||
2e4b5889 OF |
1742 | /* Return the name of register regno as a string. Return NULL for an invalid or |
1743 | unimplemented register. */ | |
29134980 | 1744 | |
c600d464 OF |
1745 | static const char * |
1746 | cris_special_register_name (int regno) | |
1747 | { | |
1748 | int spec_regno; | |
1749 | int i; | |
1750 | ||
1751 | /* Special register (R16 - R31). cris_spec_regs is zero-based. | |
1752 | Adjust regno accordingly. */ | |
1753 | spec_regno = regno - NUM_GENREGS; | |
1754 | ||
1755 | /* Assume nothing about the layout of the cris_spec_regs struct | |
1756 | when searching. */ | |
1757 | for (i = 0; cris_spec_regs[i].name != NULL; i++) | |
1758 | { | |
1759 | if (cris_spec_regs[i].number == spec_regno | |
1760 | && cris_spec_reg_applicable (cris_spec_regs[i])) | |
1761 | /* Go with the first applicable register. */ | |
1762 | return cris_spec_regs[i].name; | |
1763 | } | |
1764 | /* Special register not applicable to this CRIS version. */ | |
1765 | return NULL; | |
1766 | } | |
1767 | ||
2e4b5889 | 1768 | static const char * |
d93859e2 | 1769 | cris_register_name (struct gdbarch *gdbarch, int regno) |
2e4b5889 OF |
1770 | { |
1771 | static char *cris_genreg_names[] = | |
1772 | { "r0", "r1", "r2", "r3", \ | |
1773 | "r4", "r5", "r6", "r7", \ | |
1774 | "r8", "r9", "r10", "r11", \ | |
1775 | "r12", "r13", "sp", "pc" }; | |
29134980 | 1776 | |
2e4b5889 | 1777 | if (regno >= 0 && regno < NUM_GENREGS) |
29134980 | 1778 | { |
2e4b5889 OF |
1779 | /* General register. */ |
1780 | return cris_genreg_names[regno]; | |
29134980 | 1781 | } |
d93859e2 | 1782 | else if (regno >= NUM_GENREGS && regno < gdbarch_num_regs (gdbarch)) |
29134980 | 1783 | { |
c600d464 OF |
1784 | return cris_special_register_name (regno); |
1785 | } | |
1786 | else | |
1787 | { | |
1788 | /* Invalid register. */ | |
2e4b5889 OF |
1789 | return NULL; |
1790 | } | |
c600d464 OF |
1791 | } |
1792 | ||
1793 | static const char * | |
d93859e2 | 1794 | crisv32_register_name (struct gdbarch *gdbarch, int regno) |
c600d464 OF |
1795 | { |
1796 | static char *crisv32_genreg_names[] = | |
1797 | { "r0", "r1", "r2", "r3", \ | |
1798 | "r4", "r5", "r6", "r7", \ | |
1799 | "r8", "r9", "r10", "r11", \ | |
1800 | "r12", "r13", "sp", "acr" | |
1801 | }; | |
1802 | ||
1803 | static char *crisv32_sreg_names[] = | |
1804 | { "s0", "s1", "s2", "s3", \ | |
1805 | "s4", "s5", "s6", "s7", \ | |
1806 | "s8", "s9", "s10", "s11", \ | |
1807 | "s12", "s13", "s14", "s15" | |
1808 | }; | |
1809 | ||
1810 | if (regno >= 0 && regno < NUM_GENREGS) | |
1811 | { | |
1812 | /* General register. */ | |
1813 | return crisv32_genreg_names[regno]; | |
1814 | } | |
1815 | else if (regno >= NUM_GENREGS && regno < (NUM_GENREGS + NUM_SPECREGS)) | |
1816 | { | |
1817 | return cris_special_register_name (regno); | |
1818 | } | |
d93859e2 | 1819 | else if (regno == gdbarch_pc_regnum (gdbarch)) |
c600d464 OF |
1820 | { |
1821 | return "pc"; | |
1822 | } | |
1823 | else if (regno >= S0_REGNUM && regno <= S15_REGNUM) | |
1824 | { | |
1825 | return crisv32_sreg_names[regno - S0_REGNUM]; | |
1826 | } | |
2e4b5889 OF |
1827 | else |
1828 | { | |
1829 | /* Invalid register. */ | |
1830 | return NULL; | |
29134980 | 1831 | } |
29134980 OF |
1832 | } |
1833 | ||
a5f6c8f5 OF |
1834 | /* Convert DWARF register number REG to the appropriate register |
1835 | number used by GDB. */ | |
1836 | ||
2e4b5889 | 1837 | static int |
d3f73121 | 1838 | cris_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int reg) |
29134980 | 1839 | { |
a5f6c8f5 OF |
1840 | /* We need to re-map a couple of registers (SRP is 16 in Dwarf-2 register |
1841 | numbering, MOF is 18). | |
1842 | Adapted from gcc/config/cris/cris.h. */ | |
1843 | static int cris_dwarf_regmap[] = { | |
1844 | 0, 1, 2, 3, | |
1845 | 4, 5, 6, 7, | |
1846 | 8, 9, 10, 11, | |
1847 | 12, 13, 14, 15, | |
1848 | 27, -1, -1, -1, | |
1849 | -1, -1, -1, 23, | |
1850 | -1, -1, -1, 27, | |
1851 | -1, -1, -1, -1 | |
1852 | }; | |
1853 | int regnum = -1; | |
1854 | ||
1855 | if (reg >= 0 && reg < ARRAY_SIZE (cris_dwarf_regmap)) | |
1856 | regnum = cris_dwarf_regmap[reg]; | |
1857 | ||
1858 | if (regnum == -1) | |
8a3fe4f8 | 1859 | warning (_("Unmapped DWARF Register #%d encountered."), reg); |
a5f6c8f5 OF |
1860 | |
1861 | return regnum; | |
1862 | } | |
1863 | ||
1864 | /* DWARF-2 frame support. */ | |
1865 | ||
1866 | static void | |
1867 | cris_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum, | |
aff37fc1 | 1868 | struct dwarf2_frame_state_reg *reg, |
4a4e5149 | 1869 | struct frame_info *this_frame) |
a5f6c8f5 OF |
1870 | { |
1871 | /* The return address column. */ | |
7fbe2eba | 1872 | if (regnum == gdbarch_pc_regnum (gdbarch)) |
a5f6c8f5 OF |
1873 | reg->how = DWARF2_FRAME_REG_RA; |
1874 | ||
1875 | /* The call frame address. */ | |
7fbe2eba | 1876 | else if (regnum == gdbarch_sp_regnum (gdbarch)) |
a5f6c8f5 | 1877 | reg->how = DWARF2_FRAME_REG_CFA; |
29134980 OF |
1878 | } |
1879 | ||
2e4b5889 OF |
1880 | /* Extract from an array regbuf containing the raw register state a function |
1881 | return value of type type, and copy that, in virtual format, into | |
1882 | valbuf. */ | |
1883 | ||
1884 | /* In the CRIS ABI, R10 and R11 are used to store return values. */ | |
29134980 | 1885 | |
2e4b5889 OF |
1886 | static void |
1887 | cris_extract_return_value (struct type *type, struct regcache *regcache, | |
1888 | void *valbuf) | |
29134980 | 1889 | { |
2e4b5889 OF |
1890 | ULONGEST val; |
1891 | int len = TYPE_LENGTH (type); | |
29134980 | 1892 | |
2e4b5889 | 1893 | if (len <= 4) |
29134980 | 1894 | { |
2e4b5889 OF |
1895 | /* Get the return value from R10. */ |
1896 | regcache_cooked_read_unsigned (regcache, ARG1_REGNUM, &val); | |
1897 | store_unsigned_integer (valbuf, len, val); | |
29134980 | 1898 | } |
2e4b5889 | 1899 | else if (len <= 8) |
29134980 | 1900 | { |
2e4b5889 OF |
1901 | /* Get the return value from R10 and R11. */ |
1902 | regcache_cooked_read_unsigned (regcache, ARG1_REGNUM, &val); | |
1903 | store_unsigned_integer (valbuf, 4, val); | |
1904 | regcache_cooked_read_unsigned (regcache, ARG2_REGNUM, &val); | |
1905 | store_unsigned_integer ((char *)valbuf + 4, len - 4, val); | |
29134980 | 1906 | } |
2e4b5889 | 1907 | else |
8a3fe4f8 | 1908 | error (_("cris_extract_return_value: type length too large")); |
2e4b5889 OF |
1909 | } |
1910 | ||
b4206d25 OF |
1911 | /* Handle the CRIS return value convention. */ |
1912 | ||
1913 | static enum return_value_convention | |
c055b101 CV |
1914 | cris_return_value (struct gdbarch *gdbarch, struct type *func_type, |
1915 | struct type *type, struct regcache *regcache, | |
1916 | gdb_byte *readbuf, const gdb_byte *writebuf) | |
b4206d25 OF |
1917 | { |
1918 | if (TYPE_CODE (type) == TYPE_CODE_STRUCT | |
1919 | || TYPE_CODE (type) == TYPE_CODE_UNION | |
1920 | || TYPE_LENGTH (type) > 8) | |
1921 | /* Structs, unions, and anything larger than 8 bytes (2 registers) | |
1922 | goes on the stack. */ | |
1923 | return RETURN_VALUE_STRUCT_CONVENTION; | |
1924 | ||
1925 | if (readbuf) | |
1926 | cris_extract_return_value (type, regcache, readbuf); | |
1927 | if (writebuf) | |
1928 | cris_store_return_value (type, regcache, writebuf); | |
1929 | ||
1930 | return RETURN_VALUE_REGISTER_CONVENTION; | |
1931 | } | |
1932 | ||
29134980 OF |
1933 | /* Calculates a value that measures how good inst_args constraints an |
1934 | instruction. It stems from cris_constraint, found in cris-dis.c. */ | |
1935 | ||
1936 | static int | |
1937 | constraint (unsigned int insn, const signed char *inst_args, | |
1938 | inst_env_type *inst_env) | |
1939 | { | |
1940 | int retval = 0; | |
1941 | int tmp, i; | |
1942 | ||
1943 | const char *s = inst_args; | |
1944 | ||
1945 | for (; *s; s++) | |
1946 | switch (*s) | |
1947 | { | |
1948 | case 'm': | |
1949 | if ((insn & 0x30) == 0x30) | |
1950 | return -1; | |
1951 | break; | |
1952 | ||
1953 | case 'S': | |
1954 | /* A prefix operand. */ | |
1955 | if (inst_env->prefix_found) | |
1956 | break; | |
1957 | else | |
1958 | return -1; | |
1959 | ||
1960 | case 'B': | |
1961 | /* A "push" prefix. (This check was REMOVED by san 970921.) Check for | |
1962 | valid "push" size. In case of special register, it may be != 4. */ | |
1963 | if (inst_env->prefix_found) | |
1964 | break; | |
1965 | else | |
1966 | return -1; | |
1967 | ||
1968 | case 'D': | |
1969 | retval = (((insn >> 0xC) & 0xF) == (insn & 0xF)); | |
1970 | if (!retval) | |
1971 | return -1; | |
1972 | else | |
1973 | retval += 4; | |
1974 | break; | |
1975 | ||
1976 | case 'P': | |
1977 | tmp = (insn >> 0xC) & 0xF; | |
fa4e4598 OF |
1978 | |
1979 | for (i = 0; cris_spec_regs[i].name != NULL; i++) | |
1980 | { | |
1981 | /* Since we match four bits, we will give a value of | |
1982 | 4 - 1 = 3 in a match. If there is a corresponding | |
1983 | exact match of a special register in another pattern, it | |
1984 | will get a value of 4, which will be higher. This should | |
1985 | be correct in that an exact pattern would match better that | |
1986 | a general pattern. | |
1987 | Note that there is a reason for not returning zero; the | |
1988 | pattern for "clear" is partly matched in the bit-pattern | |
1989 | (the two lower bits must be zero), while the bit-pattern | |
1990 | for a move from a special register is matched in the | |
1991 | register constraint. | |
1992 | This also means we will will have a race condition if | |
1993 | there is a partly match in three bits in the bit pattern. */ | |
1994 | if (tmp == cris_spec_regs[i].number) | |
1995 | { | |
1996 | retval += 3; | |
1997 | break; | |
1998 | } | |
1999 | } | |
2000 | ||
2001 | if (cris_spec_regs[i].name == NULL) | |
29134980 OF |
2002 | return -1; |
2003 | break; | |
2004 | } | |
2005 | return retval; | |
2006 | } | |
2007 | ||
2008 | /* Returns the number of bits set in the variable value. */ | |
2009 | ||
2010 | static int | |
2011 | number_of_bits (unsigned int value) | |
2012 | { | |
2013 | int number_of_bits = 0; | |
2014 | ||
2015 | while (value != 0) | |
2016 | { | |
2017 | number_of_bits += 1; | |
2018 | value &= (value - 1); | |
2019 | } | |
2020 | return number_of_bits; | |
2021 | } | |
2022 | ||
2023 | /* Finds the address that should contain the single step breakpoint(s). | |
2024 | It stems from code in cris-dis.c. */ | |
2025 | ||
2026 | static int | |
2027 | find_cris_op (unsigned short insn, inst_env_type *inst_env) | |
2028 | { | |
2029 | int i; | |
2030 | int max_level_of_match = -1; | |
2031 | int max_matched = -1; | |
2032 | int level_of_match; | |
2033 | ||
2034 | for (i = 0; cris_opcodes[i].name != NULL; i++) | |
2035 | { | |
2036 | if (((cris_opcodes[i].match & insn) == cris_opcodes[i].match) | |
c600d464 OF |
2037 | && ((cris_opcodes[i].lose & insn) == 0) |
2038 | /* Only CRISv10 instructions, please. */ | |
2039 | && (cris_opcodes[i].applicable_version != cris_ver_v32p)) | |
29134980 OF |
2040 | { |
2041 | level_of_match = constraint (insn, cris_opcodes[i].args, inst_env); | |
2042 | if (level_of_match >= 0) | |
2043 | { | |
2044 | level_of_match += | |
2045 | number_of_bits (cris_opcodes[i].match | cris_opcodes[i].lose); | |
2046 | if (level_of_match > max_level_of_match) | |
2047 | { | |
2048 | max_matched = i; | |
2049 | max_level_of_match = level_of_match; | |
2050 | if (level_of_match == 16) | |
2051 | { | |
2052 | /* All bits matched, cannot find better. */ | |
2053 | break; | |
2054 | } | |
2055 | } | |
2056 | } | |
2057 | } | |
2058 | } | |
2059 | return max_matched; | |
2060 | } | |
2061 | ||
2062 | /* Attempts to find single-step breakpoints. Returns -1 on failure which is | |
2063 | actually an internal error. */ | |
2064 | ||
2065 | static int | |
0b1b3e42 | 2066 | find_step_target (struct frame_info *frame, inst_env_type *inst_env) |
29134980 OF |
2067 | { |
2068 | int i; | |
2069 | int offset; | |
2070 | unsigned short insn; | |
7fbe2eba | 2071 | struct gdbarch *gdbarch = get_frame_arch (frame); |
29134980 OF |
2072 | |
2073 | /* Create a local register image and set the initial state. */ | |
2074 | for (i = 0; i < NUM_GENREGS; i++) | |
2075 | { | |
0b1b3e42 UW |
2076 | inst_env->reg[i] = |
2077 | (unsigned long) get_frame_register_unsigned (frame, i); | |
29134980 OF |
2078 | } |
2079 | offset = NUM_GENREGS; | |
2080 | for (i = 0; i < NUM_SPECREGS; i++) | |
2081 | { | |
0b1b3e42 UW |
2082 | inst_env->preg[i] = |
2083 | (unsigned long) get_frame_register_unsigned (frame, offset + i); | |
29134980 OF |
2084 | } |
2085 | inst_env->branch_found = 0; | |
2086 | inst_env->slot_needed = 0; | |
2087 | inst_env->delay_slot_pc_active = 0; | |
2088 | inst_env->prefix_found = 0; | |
2089 | inst_env->invalid = 0; | |
2090 | inst_env->xflag_found = 0; | |
2091 | inst_env->disable_interrupt = 0; | |
2092 | ||
2093 | /* Look for a step target. */ | |
2094 | do | |
2095 | { | |
2096 | /* Read an instruction from the client. */ | |
3e8c568d | 2097 | insn = read_memory_unsigned_integer |
7fbe2eba | 2098 | (inst_env->reg[gdbarch_pc_regnum (gdbarch)], 2); |
29134980 OF |
2099 | |
2100 | /* If the instruction is not in a delay slot the new content of the | |
2101 | PC is [PC] + 2. If the instruction is in a delay slot it is not | |
2102 | that simple. Since a instruction in a delay slot cannot change | |
2103 | the content of the PC, it does not matter what value PC will have. | |
2104 | Just make sure it is a valid instruction. */ | |
2105 | if (!inst_env->delay_slot_pc_active) | |
2106 | { | |
7fbe2eba | 2107 | inst_env->reg[gdbarch_pc_regnum (gdbarch)] += 2; |
29134980 OF |
2108 | } |
2109 | else | |
2110 | { | |
2111 | inst_env->delay_slot_pc_active = 0; | |
7fbe2eba | 2112 | inst_env->reg[gdbarch_pc_regnum (gdbarch)] |
3e8c568d | 2113 | = inst_env->delay_slot_pc; |
29134980 OF |
2114 | } |
2115 | /* Analyse the present instruction. */ | |
2116 | i = find_cris_op (insn, inst_env); | |
2117 | if (i == -1) | |
2118 | { | |
2119 | inst_env->invalid = 1; | |
2120 | } | |
2121 | else | |
2122 | { | |
be8626e0 | 2123 | cris_gdb_func (gdbarch, cris_opcodes[i].op, insn, inst_env); |
29134980 OF |
2124 | } |
2125 | } while (!inst_env->invalid | |
2126 | && (inst_env->prefix_found || inst_env->xflag_found | |
2127 | || inst_env->slot_needed)); | |
2128 | return i; | |
2129 | } | |
2130 | ||
2131 | /* There is no hardware single-step support. The function find_step_target | |
2132 | digs through the opcodes in order to find all possible targets. | |
2133 | Either one ordinary target or two targets for branches may be found. */ | |
2134 | ||
e6590a1b | 2135 | static int |
0b1b3e42 | 2136 | cris_software_single_step (struct frame_info *frame) |
29134980 OF |
2137 | { |
2138 | inst_env_type inst_env; | |
8181d85f | 2139 | |
e0cd558a UW |
2140 | /* Analyse the present instruction environment and insert |
2141 | breakpoints. */ | |
0b1b3e42 | 2142 | int status = find_step_target (frame, &inst_env); |
e0cd558a | 2143 | if (status == -1) |
29134980 | 2144 | { |
e0cd558a UW |
2145 | /* Could not find a target. Things are likely to go downhill |
2146 | from here. */ | |
2147 | warning (_("CRIS software single step could not find a step target.")); | |
29134980 OF |
2148 | } |
2149 | else | |
e0cd558a UW |
2150 | { |
2151 | /* Insert at most two breakpoints. One for the next PC content | |
2152 | and possibly another one for a branch, jump, etc. */ | |
3e8c568d | 2153 | CORE_ADDR next_pc = |
7fbe2eba | 2154 | (CORE_ADDR) inst_env.reg[gdbarch_pc_regnum (get_frame_arch (frame))]; |
e0cd558a UW |
2155 | insert_single_step_breakpoint (next_pc); |
2156 | if (inst_env.branch_found | |
2157 | && (CORE_ADDR) inst_env.branch_break_address != next_pc) | |
2158 | { | |
2159 | CORE_ADDR branch_target_address | |
2160 | = (CORE_ADDR) inst_env.branch_break_address; | |
2161 | insert_single_step_breakpoint (branch_target_address); | |
2162 | } | |
2163 | } | |
e6590a1b UW |
2164 | |
2165 | return 1; | |
29134980 OF |
2166 | } |
2167 | ||
2168 | /* Calculates the prefix value for quick offset addressing mode. */ | |
2169 | ||
a78f21af | 2170 | static void |
29134980 OF |
2171 | quick_mode_bdap_prefix (unsigned short inst, inst_env_type *inst_env) |
2172 | { | |
2173 | /* It's invalid to be in a delay slot. You can't have a prefix to this | |
2174 | instruction (not 100% sure). */ | |
2175 | if (inst_env->slot_needed || inst_env->prefix_found) | |
2176 | { | |
2177 | inst_env->invalid = 1; | |
2178 | return; | |
2179 | } | |
2180 | ||
2181 | inst_env->prefix_value = inst_env->reg[cris_get_operand2 (inst)]; | |
2182 | inst_env->prefix_value += cris_get_bdap_quick_offset (inst); | |
2183 | ||
2184 | /* A prefix doesn't change the xflag_found. But the rest of the flags | |
2185 | need updating. */ | |
2186 | inst_env->slot_needed = 0; | |
2187 | inst_env->prefix_found = 1; | |
2188 | } | |
2189 | ||
2190 | /* Updates the autoincrement register. The size of the increment is derived | |
2191 | from the size of the operation. The PC is always kept aligned on even | |
2192 | word addresses. */ | |
2193 | ||
a78f21af | 2194 | static void |
29134980 OF |
2195 | process_autoincrement (int size, unsigned short inst, inst_env_type *inst_env) |
2196 | { | |
2197 | if (size == INST_BYTE_SIZE) | |
2198 | { | |
2199 | inst_env->reg[cris_get_operand1 (inst)] += 1; | |
2200 | ||
2201 | /* The PC must be word aligned, so increase the PC with one | |
2202 | word even if the size is byte. */ | |
2203 | if (cris_get_operand1 (inst) == REG_PC) | |
2204 | { | |
2205 | inst_env->reg[REG_PC] += 1; | |
2206 | } | |
2207 | } | |
2208 | else if (size == INST_WORD_SIZE) | |
2209 | { | |
2210 | inst_env->reg[cris_get_operand1 (inst)] += 2; | |
2211 | } | |
2212 | else if (size == INST_DWORD_SIZE) | |
2213 | { | |
2214 | inst_env->reg[cris_get_operand1 (inst)] += 4; | |
2215 | } | |
2216 | else | |
2217 | { | |
2218 | /* Invalid size. */ | |
2219 | inst_env->invalid = 1; | |
2220 | } | |
2221 | } | |
2222 | ||
2a9ecef2 OF |
2223 | /* Just a forward declaration. */ |
2224 | ||
a78f21af AC |
2225 | static unsigned long get_data_from_address (unsigned short *inst, |
2226 | CORE_ADDR address); | |
2a9ecef2 | 2227 | |
29134980 OF |
2228 | /* Calculates the prefix value for the general case of offset addressing |
2229 | mode. */ | |
2230 | ||
a78f21af | 2231 | static void |
29134980 OF |
2232 | bdap_prefix (unsigned short inst, inst_env_type *inst_env) |
2233 | { | |
2234 | ||
2235 | long offset; | |
2236 | ||
2237 | /* It's invalid to be in a delay slot. */ | |
2238 | if (inst_env->slot_needed || inst_env->prefix_found) | |
2239 | { | |
2240 | inst_env->invalid = 1; | |
2241 | return; | |
2242 | } | |
2243 | ||
fa4e4598 OF |
2244 | /* The calculation of prefix_value used to be after process_autoincrement, |
2245 | but that fails for an instruction such as jsr [$r0+12] which is encoded | |
2246 | as 5f0d 0c00 30b9 when compiled with -fpic. Since PC is operand1 it | |
2247 | mustn't be incremented until we have read it and what it points at. */ | |
29134980 OF |
2248 | inst_env->prefix_value = inst_env->reg[cris_get_operand2 (inst)]; |
2249 | ||
2250 | /* The offset is an indirection of the contents of the operand1 register. */ | |
2251 | inst_env->prefix_value += | |
2a9ecef2 OF |
2252 | get_data_from_address (&inst, inst_env->reg[cris_get_operand1 (inst)]); |
2253 | ||
fa4e4598 OF |
2254 | if (cris_get_mode (inst) == AUTOINC_MODE) |
2255 | { | |
2256 | process_autoincrement (cris_get_size (inst), inst, inst_env); | |
2257 | } | |
2258 | ||
29134980 OF |
2259 | /* A prefix doesn't change the xflag_found. But the rest of the flags |
2260 | need updating. */ | |
2261 | inst_env->slot_needed = 0; | |
2262 | inst_env->prefix_found = 1; | |
2263 | } | |
2264 | ||
2265 | /* Calculates the prefix value for the index addressing mode. */ | |
2266 | ||
a78f21af | 2267 | static void |
29134980 OF |
2268 | biap_prefix (unsigned short inst, inst_env_type *inst_env) |
2269 | { | |
2270 | /* It's invalid to be in a delay slot. I can't see that it's possible to | |
2271 | have a prefix to this instruction. So I will treat this as invalid. */ | |
2272 | if (inst_env->slot_needed || inst_env->prefix_found) | |
2273 | { | |
2274 | inst_env->invalid = 1; | |
2275 | return; | |
2276 | } | |
2277 | ||
2278 | inst_env->prefix_value = inst_env->reg[cris_get_operand1 (inst)]; | |
2279 | ||
2280 | /* The offset is the operand2 value shifted the size of the instruction | |
2281 | to the left. */ | |
2282 | inst_env->prefix_value += | |
2283 | inst_env->reg[cris_get_operand2 (inst)] << cris_get_size (inst); | |
2284 | ||
2285 | /* If the PC is operand1 (base) the address used is the address after | |
2286 | the main instruction, i.e. address + 2 (the PC is already compensated | |
2287 | for the prefix operation). */ | |
2288 | if (cris_get_operand1 (inst) == REG_PC) | |
2289 | { | |
2290 | inst_env->prefix_value += 2; | |
2291 | } | |
2292 | ||
2293 | /* A prefix doesn't change the xflag_found. But the rest of the flags | |
2294 | need updating. */ | |
2295 | inst_env->slot_needed = 0; | |
2296 | inst_env->xflag_found = 0; | |
2297 | inst_env->prefix_found = 1; | |
2298 | } | |
2299 | ||
2300 | /* Calculates the prefix value for the double indirect addressing mode. */ | |
2301 | ||
a78f21af | 2302 | static void |
29134980 OF |
2303 | dip_prefix (unsigned short inst, inst_env_type *inst_env) |
2304 | { | |
2305 | ||
2306 | CORE_ADDR address; | |
2307 | ||
2308 | /* It's invalid to be in a delay slot. */ | |
2309 | if (inst_env->slot_needed || inst_env->prefix_found) | |
2310 | { | |
2311 | inst_env->invalid = 1; | |
2312 | return; | |
2313 | } | |
2314 | ||
2315 | /* The prefix value is one dereference of the contents of the operand1 | |
2316 | register. */ | |
2317 | address = (CORE_ADDR) inst_env->reg[cris_get_operand1 (inst)]; | |
2318 | inst_env->prefix_value = read_memory_unsigned_integer (address, 4); | |
2319 | ||
2320 | /* Check if the mode is autoincrement. */ | |
2321 | if (cris_get_mode (inst) == AUTOINC_MODE) | |
2322 | { | |
2323 | inst_env->reg[cris_get_operand1 (inst)] += 4; | |
2324 | } | |
2325 | ||
2326 | /* A prefix doesn't change the xflag_found. But the rest of the flags | |
2327 | need updating. */ | |
2328 | inst_env->slot_needed = 0; | |
2329 | inst_env->xflag_found = 0; | |
2330 | inst_env->prefix_found = 1; | |
2331 | } | |
2332 | ||
2333 | /* Finds the destination for a branch with 8-bits offset. */ | |
2334 | ||
a78f21af | 2335 | static void |
29134980 OF |
2336 | eight_bit_offset_branch_op (unsigned short inst, inst_env_type *inst_env) |
2337 | { | |
2338 | ||
2339 | short offset; | |
2340 | ||
2341 | /* If we have a prefix or are in a delay slot it's bad. */ | |
2342 | if (inst_env->slot_needed || inst_env->prefix_found) | |
2343 | { | |
2344 | inst_env->invalid = 1; | |
2345 | return; | |
2346 | } | |
2347 | ||
2348 | /* We have a branch, find out where the branch will land. */ | |
2349 | offset = cris_get_branch_short_offset (inst); | |
2350 | ||
2351 | /* Check if the offset is signed. */ | |
2352 | if (offset & BRANCH_SIGNED_SHORT_OFFSET_MASK) | |
2353 | { | |
2354 | offset |= 0xFF00; | |
2355 | } | |
2356 | ||
2357 | /* The offset ends with the sign bit, set it to zero. The address | |
2358 | should always be word aligned. */ | |
2359 | offset &= ~BRANCH_SIGNED_SHORT_OFFSET_MASK; | |
2360 | ||
2361 | inst_env->branch_found = 1; | |
2362 | inst_env->branch_break_address = inst_env->reg[REG_PC] + offset; | |
2363 | ||
2364 | inst_env->slot_needed = 1; | |
2365 | inst_env->prefix_found = 0; | |
2366 | inst_env->xflag_found = 0; | |
2367 | inst_env->disable_interrupt = 1; | |
2368 | } | |
2369 | ||
2370 | /* Finds the destination for a branch with 16-bits offset. */ | |
2371 | ||
a78f21af | 2372 | static void |
29134980 OF |
2373 | sixteen_bit_offset_branch_op (unsigned short inst, inst_env_type *inst_env) |
2374 | { | |
2375 | short offset; | |
2376 | ||
2377 | /* If we have a prefix or is in a delay slot it's bad. */ | |
2378 | if (inst_env->slot_needed || inst_env->prefix_found) | |
2379 | { | |
2380 | inst_env->invalid = 1; | |
2381 | return; | |
2382 | } | |
2383 | ||
2384 | /* We have a branch, find out the offset for the branch. */ | |
2385 | offset = read_memory_integer (inst_env->reg[REG_PC], 2); | |
2386 | ||
2387 | /* The instruction is one word longer than normal, so add one word | |
2388 | to the PC. */ | |
2389 | inst_env->reg[REG_PC] += 2; | |
2390 | ||
2391 | inst_env->branch_found = 1; | |
2392 | inst_env->branch_break_address = inst_env->reg[REG_PC] + offset; | |
2393 | ||
2394 | ||
2395 | inst_env->slot_needed = 1; | |
2396 | inst_env->prefix_found = 0; | |
2397 | inst_env->xflag_found = 0; | |
2398 | inst_env->disable_interrupt = 1; | |
2399 | } | |
2400 | ||
2401 | /* Handles the ABS instruction. */ | |
2402 | ||
a78f21af | 2403 | static void |
29134980 OF |
2404 | abs_op (unsigned short inst, inst_env_type *inst_env) |
2405 | { | |
2406 | ||
2407 | long value; | |
2408 | ||
2409 | /* ABS can't have a prefix, so it's bad if it does. */ | |
2410 | if (inst_env->prefix_found) | |
2411 | { | |
2412 | inst_env->invalid = 1; | |
2413 | return; | |
2414 | } | |
2415 | ||
2416 | /* Check if the operation affects the PC. */ | |
2417 | if (cris_get_operand2 (inst) == REG_PC) | |
2418 | { | |
2419 | ||
2420 | /* It's invalid to change to the PC if we are in a delay slot. */ | |
2421 | if (inst_env->slot_needed) | |
2422 | { | |
2423 | inst_env->invalid = 1; | |
2424 | return; | |
2425 | } | |
2426 | ||
2427 | value = (long) inst_env->reg[REG_PC]; | |
2428 | ||
2429 | /* The value of abs (SIGNED_DWORD_MASK) is SIGNED_DWORD_MASK. */ | |
2430 | if (value != SIGNED_DWORD_MASK) | |
2431 | { | |
2432 | value = -value; | |
2433 | inst_env->reg[REG_PC] = (long) value; | |
2434 | } | |
2435 | } | |
2436 | ||
2437 | inst_env->slot_needed = 0; | |
2438 | inst_env->prefix_found = 0; | |
2439 | inst_env->xflag_found = 0; | |
2440 | inst_env->disable_interrupt = 0; | |
2441 | } | |
2442 | ||
2443 | /* Handles the ADDI instruction. */ | |
2444 | ||
a78f21af | 2445 | static void |
29134980 OF |
2446 | addi_op (unsigned short inst, inst_env_type *inst_env) |
2447 | { | |
2448 | /* It's invalid to have the PC as base register. And ADDI can't have | |
2449 | a prefix. */ | |
2450 | if (inst_env->prefix_found || (cris_get_operand1 (inst) == REG_PC)) | |
2451 | { | |
2452 | inst_env->invalid = 1; | |
2453 | return; | |
2454 | } | |
2455 | ||
2456 | inst_env->slot_needed = 0; | |
2457 | inst_env->prefix_found = 0; | |
2458 | inst_env->xflag_found = 0; | |
2459 | inst_env->disable_interrupt = 0; | |
2460 | } | |
2461 | ||
2462 | /* Handles the ASR instruction. */ | |
2463 | ||
a78f21af | 2464 | static void |
29134980 OF |
2465 | asr_op (unsigned short inst, inst_env_type *inst_env) |
2466 | { | |
2467 | int shift_steps; | |
2468 | unsigned long value; | |
2469 | unsigned long signed_extend_mask = 0; | |
2470 | ||
2471 | /* ASR can't have a prefix, so check that it doesn't. */ | |
2472 | if (inst_env->prefix_found) | |
2473 | { | |
2474 | inst_env->invalid = 1; | |
2475 | return; | |
2476 | } | |
2477 | ||
2478 | /* Check if the PC is the target register. */ | |
2479 | if (cris_get_operand2 (inst) == REG_PC) | |
2480 | { | |
2481 | /* It's invalid to change the PC in a delay slot. */ | |
2482 | if (inst_env->slot_needed) | |
2483 | { | |
2484 | inst_env->invalid = 1; | |
2485 | return; | |
2486 | } | |
2487 | /* Get the number of bits to shift. */ | |
2488 | shift_steps = cris_get_asr_shift_steps (inst_env->reg[cris_get_operand1 (inst)]); | |
2489 | value = inst_env->reg[REG_PC]; | |
2490 | ||
2491 | /* Find out how many bits the operation should apply to. */ | |
2492 | if (cris_get_size (inst) == INST_BYTE_SIZE) | |
2493 | { | |
2494 | if (value & SIGNED_BYTE_MASK) | |
2495 | { | |
2496 | signed_extend_mask = 0xFF; | |
2497 | signed_extend_mask = signed_extend_mask >> shift_steps; | |
2498 | signed_extend_mask = ~signed_extend_mask; | |
2499 | } | |
2500 | value = value >> shift_steps; | |
2501 | value |= signed_extend_mask; | |
2502 | value &= 0xFF; | |
2503 | inst_env->reg[REG_PC] &= 0xFFFFFF00; | |
2504 | inst_env->reg[REG_PC] |= value; | |
2505 | } | |
2506 | else if (cris_get_size (inst) == INST_WORD_SIZE) | |
2507 | { | |
2508 | if (value & SIGNED_WORD_MASK) | |
2509 | { | |
2510 | signed_extend_mask = 0xFFFF; | |
2511 | signed_extend_mask = signed_extend_mask >> shift_steps; | |
2512 | signed_extend_mask = ~signed_extend_mask; | |
2513 | } | |
2514 | value = value >> shift_steps; | |
2515 | value |= signed_extend_mask; | |
2516 | value &= 0xFFFF; | |
2517 | inst_env->reg[REG_PC] &= 0xFFFF0000; | |
2518 | inst_env->reg[REG_PC] |= value; | |
2519 | } | |
2520 | else if (cris_get_size (inst) == INST_DWORD_SIZE) | |
2521 | { | |
2522 | if (value & SIGNED_DWORD_MASK) | |
2523 | { | |
2524 | signed_extend_mask = 0xFFFFFFFF; | |
2525 | signed_extend_mask = signed_extend_mask >> shift_steps; | |
2526 | signed_extend_mask = ~signed_extend_mask; | |
2527 | } | |
2528 | value = value >> shift_steps; | |
2529 | value |= signed_extend_mask; | |
2530 | inst_env->reg[REG_PC] = value; | |
2531 | } | |
2532 | } | |
2533 | inst_env->slot_needed = 0; | |
2534 | inst_env->prefix_found = 0; | |
2535 | inst_env->xflag_found = 0; | |
2536 | inst_env->disable_interrupt = 0; | |
2537 | } | |
2538 | ||
2539 | /* Handles the ASRQ instruction. */ | |
2540 | ||
a78f21af | 2541 | static void |
29134980 OF |
2542 | asrq_op (unsigned short inst, inst_env_type *inst_env) |
2543 | { | |
2544 | ||
2545 | int shift_steps; | |
2546 | unsigned long value; | |
2547 | unsigned long signed_extend_mask = 0; | |
2548 | ||
2549 | /* ASRQ can't have a prefix, so check that it doesn't. */ | |
2550 | if (inst_env->prefix_found) | |
2551 | { | |
2552 | inst_env->invalid = 1; | |
2553 | return; | |
2554 | } | |
2555 | ||
2556 | /* Check if the PC is the target register. */ | |
2557 | if (cris_get_operand2 (inst) == REG_PC) | |
2558 | { | |
2559 | ||
2560 | /* It's invalid to change the PC in a delay slot. */ | |
2561 | if (inst_env->slot_needed) | |
2562 | { | |
2563 | inst_env->invalid = 1; | |
2564 | return; | |
2565 | } | |
2566 | /* The shift size is given as a 5 bit quick value, i.e. we don't | |
2567 | want the the sign bit of the quick value. */ | |
2568 | shift_steps = cris_get_asr_shift_steps (inst); | |
2569 | value = inst_env->reg[REG_PC]; | |
2570 | if (value & SIGNED_DWORD_MASK) | |
2571 | { | |
2572 | signed_extend_mask = 0xFFFFFFFF; | |
2573 | signed_extend_mask = signed_extend_mask >> shift_steps; | |
2574 | signed_extend_mask = ~signed_extend_mask; | |
2575 | } | |
2576 | value = value >> shift_steps; | |
2577 | value |= signed_extend_mask; | |
2578 | inst_env->reg[REG_PC] = value; | |
2579 | } | |
2580 | inst_env->slot_needed = 0; | |
2581 | inst_env->prefix_found = 0; | |
2582 | inst_env->xflag_found = 0; | |
2583 | inst_env->disable_interrupt = 0; | |
2584 | } | |
2585 | ||
2586 | /* Handles the AX, EI and SETF instruction. */ | |
2587 | ||
a78f21af | 2588 | static void |
29134980 OF |
2589 | ax_ei_setf_op (unsigned short inst, inst_env_type *inst_env) |
2590 | { | |
2591 | if (inst_env->prefix_found) | |
2592 | { | |
2593 | inst_env->invalid = 1; | |
2594 | return; | |
2595 | } | |
2596 | /* Check if the instruction is setting the X flag. */ | |
2597 | if (cris_is_xflag_bit_on (inst)) | |
2598 | { | |
2599 | inst_env->xflag_found = 1; | |
2600 | } | |
2601 | else | |
2602 | { | |
2603 | inst_env->xflag_found = 0; | |
2604 | } | |
2605 | inst_env->slot_needed = 0; | |
2606 | inst_env->prefix_found = 0; | |
2607 | inst_env->disable_interrupt = 1; | |
2608 | } | |
2609 | ||
2610 | /* Checks if the instruction is in assign mode. If so, it updates the assign | |
2611 | register. Note that check_assign assumes that the caller has checked that | |
2612 | there is a prefix to this instruction. The mode check depends on this. */ | |
2613 | ||
a78f21af | 2614 | static void |
29134980 OF |
2615 | check_assign (unsigned short inst, inst_env_type *inst_env) |
2616 | { | |
2617 | /* Check if it's an assign addressing mode. */ | |
2618 | if (cris_get_mode (inst) == PREFIX_ASSIGN_MODE) | |
2619 | { | |
2620 | /* Assign the prefix value to operand 1. */ | |
2621 | inst_env->reg[cris_get_operand1 (inst)] = inst_env->prefix_value; | |
2622 | } | |
2623 | } | |
2624 | ||
2625 | /* Handles the 2-operand BOUND instruction. */ | |
2626 | ||
a78f21af | 2627 | static void |
29134980 OF |
2628 | two_operand_bound_op (unsigned short inst, inst_env_type *inst_env) |
2629 | { | |
2630 | /* It's invalid to have the PC as the index operand. */ | |
2631 | if (cris_get_operand2 (inst) == REG_PC) | |
2632 | { | |
2633 | inst_env->invalid = 1; | |
2634 | return; | |
2635 | } | |
2636 | /* Check if we have a prefix. */ | |
2637 | if (inst_env->prefix_found) | |
2638 | { | |
2639 | check_assign (inst, inst_env); | |
2640 | } | |
2641 | /* Check if this is an autoincrement mode. */ | |
2642 | else if (cris_get_mode (inst) == AUTOINC_MODE) | |
2643 | { | |
2644 | /* It's invalid to change the PC in a delay slot. */ | |
2645 | if (inst_env->slot_needed) | |
2646 | { | |
2647 | inst_env->invalid = 1; | |
2648 | return; | |
2649 | } | |
2650 | process_autoincrement (cris_get_size (inst), inst, inst_env); | |
2651 | } | |
2652 | inst_env->slot_needed = 0; | |
2653 | inst_env->prefix_found = 0; | |
2654 | inst_env->xflag_found = 0; | |
2655 | inst_env->disable_interrupt = 0; | |
2656 | } | |
2657 | ||
2658 | /* Handles the 3-operand BOUND instruction. */ | |
2659 | ||
a78f21af | 2660 | static void |
29134980 OF |
2661 | three_operand_bound_op (unsigned short inst, inst_env_type *inst_env) |
2662 | { | |
2663 | /* It's an error if we haven't got a prefix. And it's also an error | |
2664 | if the PC is the destination register. */ | |
2665 | if ((!inst_env->prefix_found) || (cris_get_operand1 (inst) == REG_PC)) | |
2666 | { | |
2667 | inst_env->invalid = 1; | |
2668 | return; | |
2669 | } | |
2670 | inst_env->slot_needed = 0; | |
2671 | inst_env->prefix_found = 0; | |
2672 | inst_env->xflag_found = 0; | |
2673 | inst_env->disable_interrupt = 0; | |
2674 | } | |
2675 | ||
2676 | /* Clears the status flags in inst_env. */ | |
2677 | ||
a78f21af | 2678 | static void |
29134980 OF |
2679 | btst_nop_op (unsigned short inst, inst_env_type *inst_env) |
2680 | { | |
2681 | /* It's an error if we have got a prefix. */ | |
2682 | if (inst_env->prefix_found) | |
2683 | { | |
2684 | inst_env->invalid = 1; | |
2685 | return; | |
2686 | } | |
2687 | ||
2688 | inst_env->slot_needed = 0; | |
2689 | inst_env->prefix_found = 0; | |
2690 | inst_env->xflag_found = 0; | |
2691 | inst_env->disable_interrupt = 0; | |
2692 | } | |
2693 | ||
2694 | /* Clears the status flags in inst_env. */ | |
2695 | ||
a78f21af | 2696 | static void |
29134980 OF |
2697 | clearf_di_op (unsigned short inst, inst_env_type *inst_env) |
2698 | { | |
2699 | /* It's an error if we have got a prefix. */ | |
2700 | if (inst_env->prefix_found) | |
2701 | { | |
2702 | inst_env->invalid = 1; | |
2703 | return; | |
2704 | } | |
2705 | ||
2706 | inst_env->slot_needed = 0; | |
2707 | inst_env->prefix_found = 0; | |
2708 | inst_env->xflag_found = 0; | |
2709 | inst_env->disable_interrupt = 1; | |
2710 | } | |
2711 | ||
2712 | /* Handles the CLEAR instruction if it's in register mode. */ | |
2713 | ||
a78f21af | 2714 | static void |
29134980 OF |
2715 | reg_mode_clear_op (unsigned short inst, inst_env_type *inst_env) |
2716 | { | |
2717 | /* Check if the target is the PC. */ | |
2718 | if (cris_get_operand2 (inst) == REG_PC) | |
2719 | { | |
2720 | /* The instruction will clear the instruction's size bits. */ | |
2721 | int clear_size = cris_get_clear_size (inst); | |
2722 | if (clear_size == INST_BYTE_SIZE) | |
2723 | { | |
2724 | inst_env->delay_slot_pc = inst_env->reg[REG_PC] & 0xFFFFFF00; | |
2725 | } | |
2726 | if (clear_size == INST_WORD_SIZE) | |
2727 | { | |
2728 | inst_env->delay_slot_pc = inst_env->reg[REG_PC] & 0xFFFF0000; | |
2729 | } | |
2730 | if (clear_size == INST_DWORD_SIZE) | |
2731 | { | |
2732 | inst_env->delay_slot_pc = 0x0; | |
2733 | } | |
2734 | /* The jump will be delayed with one delay slot. So we need a delay | |
2735 | slot. */ | |
2736 | inst_env->slot_needed = 1; | |
2737 | inst_env->delay_slot_pc_active = 1; | |
2738 | } | |
2739 | else | |
2740 | { | |
2741 | /* The PC will not change => no delay slot. */ | |
2742 | inst_env->slot_needed = 0; | |
2743 | } | |
2744 | inst_env->prefix_found = 0; | |
2745 | inst_env->xflag_found = 0; | |
2746 | inst_env->disable_interrupt = 0; | |
2747 | } | |
2748 | ||
2749 | /* Handles the TEST instruction if it's in register mode. */ | |
2750 | ||
a78f21af | 2751 | static void |
29134980 OF |
2752 | reg_mode_test_op (unsigned short inst, inst_env_type *inst_env) |
2753 | { | |
2754 | /* It's an error if we have got a prefix. */ | |
2755 | if (inst_env->prefix_found) | |
2756 | { | |
2757 | inst_env->invalid = 1; | |
2758 | return; | |
2759 | } | |
2760 | inst_env->slot_needed = 0; | |
2761 | inst_env->prefix_found = 0; | |
2762 | inst_env->xflag_found = 0; | |
2763 | inst_env->disable_interrupt = 0; | |
2764 | ||
2765 | } | |
2766 | ||
2767 | /* Handles the CLEAR and TEST instruction if the instruction isn't | |
2768 | in register mode. */ | |
2769 | ||
a78f21af | 2770 | static void |
29134980 OF |
2771 | none_reg_mode_clear_test_op (unsigned short inst, inst_env_type *inst_env) |
2772 | { | |
2773 | /* Check if we are in a prefix mode. */ | |
2774 | if (inst_env->prefix_found) | |
2775 | { | |
2776 | /* The only way the PC can change is if this instruction is in | |
2777 | assign addressing mode. */ | |
2778 | check_assign (inst, inst_env); | |
2779 | } | |
2780 | /* Indirect mode can't change the PC so just check if the mode is | |
2781 | autoincrement. */ | |
2782 | else if (cris_get_mode (inst) == AUTOINC_MODE) | |
2783 | { | |
2784 | process_autoincrement (cris_get_size (inst), inst, inst_env); | |
2785 | } | |
2786 | inst_env->slot_needed = 0; | |
2787 | inst_env->prefix_found = 0; | |
2788 | inst_env->xflag_found = 0; | |
2789 | inst_env->disable_interrupt = 0; | |
2790 | } | |
2791 | ||
2792 | /* Checks that the PC isn't the destination register or the instructions has | |
2793 | a prefix. */ | |
2794 | ||
a78f21af | 2795 | static void |
29134980 OF |
2796 | dstep_logshift_mstep_neg_not_op (unsigned short inst, inst_env_type *inst_env) |
2797 | { | |
2798 | /* It's invalid to have the PC as the destination. The instruction can't | |
2799 | have a prefix. */ | |
2800 | if ((cris_get_operand2 (inst) == REG_PC) || inst_env->prefix_found) | |
2801 | { | |
2802 | inst_env->invalid = 1; | |
2803 | return; | |
2804 | } | |
2805 | ||
2806 | inst_env->slot_needed = 0; | |
2807 | inst_env->prefix_found = 0; | |
2808 | inst_env->xflag_found = 0; | |
2809 | inst_env->disable_interrupt = 0; | |
2810 | } | |
2811 | ||
2812 | /* Checks that the instruction doesn't have a prefix. */ | |
2813 | ||
a78f21af | 2814 | static void |
29134980 OF |
2815 | break_op (unsigned short inst, inst_env_type *inst_env) |
2816 | { | |
2817 | /* The instruction can't have a prefix. */ | |
2818 | if (inst_env->prefix_found) | |
2819 | { | |
2820 | inst_env->invalid = 1; | |
2821 | return; | |
2822 | } | |
2823 | ||
2824 | inst_env->slot_needed = 0; | |
2825 | inst_env->prefix_found = 0; | |
2826 | inst_env->xflag_found = 0; | |
2827 | inst_env->disable_interrupt = 1; | |
2828 | } | |
2829 | ||
2830 | /* Checks that the PC isn't the destination register and that the instruction | |
2831 | doesn't have a prefix. */ | |
2832 | ||
a78f21af | 2833 | static void |
29134980 OF |
2834 | scc_op (unsigned short inst, inst_env_type *inst_env) |
2835 | { | |
2836 | /* It's invalid to have the PC as the destination. The instruction can't | |
2837 | have a prefix. */ | |
2838 | if ((cris_get_operand2 (inst) == REG_PC) || inst_env->prefix_found) | |
2839 | { | |
2840 | inst_env->invalid = 1; | |
2841 | return; | |
2842 | } | |
2843 | ||
2844 | inst_env->slot_needed = 0; | |
2845 | inst_env->prefix_found = 0; | |
2846 | inst_env->xflag_found = 0; | |
2847 | inst_env->disable_interrupt = 1; | |
2848 | } | |
2849 | ||
2850 | /* Handles the register mode JUMP instruction. */ | |
2851 | ||
a78f21af | 2852 | static void |
29134980 OF |
2853 | reg_mode_jump_op (unsigned short inst, inst_env_type *inst_env) |
2854 | { | |
2855 | /* It's invalid to do a JUMP in a delay slot. The mode is register, so | |
2856 | you can't have a prefix. */ | |
2857 | if ((inst_env->slot_needed) || (inst_env->prefix_found)) | |
2858 | { | |
2859 | inst_env->invalid = 1; | |
2860 | return; | |
2861 | } | |
2862 | ||
2863 | /* Just change the PC. */ | |
2864 | inst_env->reg[REG_PC] = inst_env->reg[cris_get_operand1 (inst)]; | |
2865 | inst_env->slot_needed = 0; | |
2866 | inst_env->prefix_found = 0; | |
2867 | inst_env->xflag_found = 0; | |
2868 | inst_env->disable_interrupt = 1; | |
2869 | } | |
2870 | ||
2871 | /* Handles the JUMP instruction for all modes except register. */ | |
2872 | ||
a78f21af AC |
2873 | static void |
2874 | none_reg_mode_jump_op (unsigned short inst, inst_env_type *inst_env) | |
29134980 OF |
2875 | { |
2876 | unsigned long newpc; | |
2877 | CORE_ADDR address; | |
2878 | ||
2879 | /* It's invalid to do a JUMP in a delay slot. */ | |
2880 | if (inst_env->slot_needed) | |
2881 | { | |
2882 | inst_env->invalid = 1; | |
2883 | } | |
2884 | else | |
2885 | { | |
2886 | /* Check if we have a prefix. */ | |
2887 | if (inst_env->prefix_found) | |
2888 | { | |
2889 | check_assign (inst, inst_env); | |
2890 | ||
2891 | /* Get the new value for the the PC. */ | |
2892 | newpc = | |
2893 | read_memory_unsigned_integer ((CORE_ADDR) inst_env->prefix_value, | |
2894 | 4); | |
2895 | } | |
2896 | else | |
2897 | { | |
2898 | /* Get the new value for the PC. */ | |
2899 | address = (CORE_ADDR) inst_env->reg[cris_get_operand1 (inst)]; | |
2900 | newpc = read_memory_unsigned_integer (address, 4); | |
2901 | ||
2902 | /* Check if we should increment a register. */ | |
2903 | if (cris_get_mode (inst) == AUTOINC_MODE) | |
2904 | { | |
2905 | inst_env->reg[cris_get_operand1 (inst)] += 4; | |
2906 | } | |
2907 | } | |
2908 | inst_env->reg[REG_PC] = newpc; | |
2909 | } | |
2910 | inst_env->slot_needed = 0; | |
2911 | inst_env->prefix_found = 0; | |
2912 | inst_env->xflag_found = 0; | |
2913 | inst_env->disable_interrupt = 1; | |
2914 | } | |
2915 | ||
2916 | /* Handles moves to special registers (aka P-register) for all modes. */ | |
2917 | ||
a78f21af | 2918 | static void |
be8626e0 MD |
2919 | move_to_preg_op (struct gdbarch *gdbarch, unsigned short inst, |
2920 | inst_env_type *inst_env) | |
29134980 OF |
2921 | { |
2922 | if (inst_env->prefix_found) | |
2923 | { | |
2924 | /* The instruction has a prefix that means we are only interested if | |
2925 | the instruction is in assign mode. */ | |
2926 | if (cris_get_mode (inst) == PREFIX_ASSIGN_MODE) | |
2927 | { | |
2928 | /* The prefix handles the problem if we are in a delay slot. */ | |
2929 | if (cris_get_operand1 (inst) == REG_PC) | |
2930 | { | |
2931 | /* Just take care of the assign. */ | |
2932 | check_assign (inst, inst_env); | |
2933 | } | |
2934 | } | |
2935 | } | |
2936 | else if (cris_get_mode (inst) == AUTOINC_MODE) | |
2937 | { | |
2938 | /* The instruction doesn't have a prefix, the only case left that we | |
2939 | are interested in is the autoincrement mode. */ | |
2940 | if (cris_get_operand1 (inst) == REG_PC) | |
2941 | { | |
2942 | /* If the PC is to be incremented it's invalid to be in a | |
2943 | delay slot. */ | |
2944 | if (inst_env->slot_needed) | |
2945 | { | |
2946 | inst_env->invalid = 1; | |
2947 | return; | |
2948 | } | |
2a9ecef2 OF |
2949 | |
2950 | /* The increment depends on the size of the special register. */ | |
be8626e0 | 2951 | if (cris_register_size (gdbarch, cris_get_operand2 (inst)) == 1) |
29134980 OF |
2952 | { |
2953 | process_autoincrement (INST_BYTE_SIZE, inst, inst_env); | |
2954 | } | |
be8626e0 | 2955 | else if (cris_register_size (gdbarch, cris_get_operand2 (inst)) == 2) |
29134980 OF |
2956 | { |
2957 | process_autoincrement (INST_WORD_SIZE, inst, inst_env); | |
2958 | } | |
2959 | else | |
2960 | { | |
2961 | process_autoincrement (INST_DWORD_SIZE, inst, inst_env); | |
2962 | } | |
2963 | } | |
2964 | } | |
2965 | inst_env->slot_needed = 0; | |
2966 | inst_env->prefix_found = 0; | |
2967 | inst_env->xflag_found = 0; | |
2968 | inst_env->disable_interrupt = 1; | |
2969 | } | |
2970 | ||
2971 | /* Handles moves from special registers (aka P-register) for all modes | |
2972 | except register. */ | |
2973 | ||
a78f21af | 2974 | static void |
be8626e0 MD |
2975 | none_reg_mode_move_from_preg_op (struct gdbarch *gdbarch, unsigned short inst, |
2976 | inst_env_type *inst_env) | |
29134980 OF |
2977 | { |
2978 | if (inst_env->prefix_found) | |
2979 | { | |
2980 | /* The instruction has a prefix that means we are only interested if | |
2981 | the instruction is in assign mode. */ | |
2982 | if (cris_get_mode (inst) == PREFIX_ASSIGN_MODE) | |
2983 | { | |
2984 | /* The prefix handles the problem if we are in a delay slot. */ | |
2985 | if (cris_get_operand1 (inst) == REG_PC) | |
2986 | { | |
2987 | /* Just take care of the assign. */ | |
2988 | check_assign (inst, inst_env); | |
2989 | } | |
2990 | } | |
2991 | } | |
2992 | /* The instruction doesn't have a prefix, the only case left that we | |
2993 | are interested in is the autoincrement mode. */ | |
2994 | else if (cris_get_mode (inst) == AUTOINC_MODE) | |
2995 | { | |
2996 | if (cris_get_operand1 (inst) == REG_PC) | |
2997 | { | |
2998 | /* If the PC is to be incremented it's invalid to be in a | |
2999 | delay slot. */ | |
3000 | if (inst_env->slot_needed) | |
3001 | { | |
3002 | inst_env->invalid = 1; | |
3003 | return; | |
3004 | } | |
2a9ecef2 OF |
3005 | |
3006 | /* The increment depends on the size of the special register. */ | |
be8626e0 | 3007 | if (cris_register_size (gdbarch, cris_get_operand2 (inst)) == 1) |
29134980 OF |
3008 | { |
3009 | process_autoincrement (INST_BYTE_SIZE, inst, inst_env); | |
3010 | } | |
be8626e0 | 3011 | else if (cris_register_size (gdbarch, cris_get_operand2 (inst)) == 2) |
29134980 OF |
3012 | { |
3013 | process_autoincrement (INST_WORD_SIZE, inst, inst_env); | |
3014 | } | |
3015 | else | |
3016 | { | |
3017 | process_autoincrement (INST_DWORD_SIZE, inst, inst_env); | |
3018 | } | |
3019 | } | |
3020 | } | |
3021 | inst_env->slot_needed = 0; | |
3022 | inst_env->prefix_found = 0; | |
3023 | inst_env->xflag_found = 0; | |
3024 | inst_env->disable_interrupt = 1; | |
3025 | } | |
3026 | ||
3027 | /* Handles moves from special registers (aka P-register) when the mode | |
3028 | is register. */ | |
3029 | ||
a78f21af | 3030 | static void |
29134980 OF |
3031 | reg_mode_move_from_preg_op (unsigned short inst, inst_env_type *inst_env) |
3032 | { | |
3033 | /* Register mode move from special register can't have a prefix. */ | |
3034 | if (inst_env->prefix_found) | |
3035 | { | |
3036 | inst_env->invalid = 1; | |
3037 | return; | |
3038 | } | |
3039 | ||
3040 | if (cris_get_operand1 (inst) == REG_PC) | |
3041 | { | |
3042 | /* It's invalid to change the PC in a delay slot. */ | |
3043 | if (inst_env->slot_needed) | |
3044 | { | |
3045 | inst_env->invalid = 1; | |
3046 | return; | |
3047 | } | |
3048 | /* The destination is the PC, the jump will have a delay slot. */ | |
3049 | inst_env->delay_slot_pc = inst_env->preg[cris_get_operand2 (inst)]; | |
3050 | inst_env->slot_needed = 1; | |
3051 | inst_env->delay_slot_pc_active = 1; | |
3052 | } | |
3053 | else | |
3054 | { | |
3055 | /* If the destination isn't PC, there will be no jump. */ | |
3056 | inst_env->slot_needed = 0; | |
3057 | } | |
3058 | inst_env->prefix_found = 0; | |
3059 | inst_env->xflag_found = 0; | |
3060 | inst_env->disable_interrupt = 1; | |
3061 | } | |
3062 | ||
3063 | /* Handles the MOVEM from memory to general register instruction. */ | |
3064 | ||
a78f21af | 3065 | static void |
29134980 OF |
3066 | move_mem_to_reg_movem_op (unsigned short inst, inst_env_type *inst_env) |
3067 | { | |
3068 | if (inst_env->prefix_found) | |
3069 | { | |
3070 | /* The prefix handles the problem if we are in a delay slot. Is the | |
3071 | MOVEM instruction going to change the PC? */ | |
3072 | if (cris_get_operand2 (inst) >= REG_PC) | |
3073 | { | |
3074 | inst_env->reg[REG_PC] = | |
3075 | read_memory_unsigned_integer (inst_env->prefix_value, 4); | |
3076 | } | |
3077 | /* The assign value is the value after the increment. Normally, the | |
3078 | assign value is the value before the increment. */ | |
3079 | if ((cris_get_operand1 (inst) == REG_PC) | |
3080 | && (cris_get_mode (inst) == PREFIX_ASSIGN_MODE)) | |
3081 | { | |
3082 | inst_env->reg[REG_PC] = inst_env->prefix_value; | |
3083 | inst_env->reg[REG_PC] += 4 * (cris_get_operand2 (inst) + 1); | |
3084 | } | |
3085 | } | |
3086 | else | |
3087 | { | |
3088 | /* Is the MOVEM instruction going to change the PC? */ | |
3089 | if (cris_get_operand2 (inst) == REG_PC) | |
3090 | { | |
3091 | /* It's invalid to change the PC in a delay slot. */ | |
3092 | if (inst_env->slot_needed) | |
3093 | { | |
3094 | inst_env->invalid = 1; | |
3095 | return; | |
3096 | } | |
3097 | inst_env->reg[REG_PC] = | |
3098 | read_memory_unsigned_integer (inst_env->reg[cris_get_operand1 (inst)], | |
3099 | 4); | |
3100 | } | |
3101 | /* The increment is not depending on the size, instead it's depending | |
3102 | on the number of registers loaded from memory. */ | |
3103 | if ((cris_get_operand1 (inst) == REG_PC) && (cris_get_mode (inst) == AUTOINC_MODE)) | |
3104 | { | |
3105 | /* It's invalid to change the PC in a delay slot. */ | |
3106 | if (inst_env->slot_needed) | |
3107 | { | |
3108 | inst_env->invalid = 1; | |
3109 | return; | |
3110 | } | |
3111 | inst_env->reg[REG_PC] += 4 * (cris_get_operand2 (inst) + 1); | |
3112 | } | |
3113 | } | |
3114 | inst_env->slot_needed = 0; | |
3115 | inst_env->prefix_found = 0; | |
3116 | inst_env->xflag_found = 0; | |
3117 | inst_env->disable_interrupt = 0; | |
3118 | } | |
3119 | ||
3120 | /* Handles the MOVEM to memory from general register instruction. */ | |
3121 | ||
a78f21af | 3122 | static void |
29134980 OF |
3123 | move_reg_to_mem_movem_op (unsigned short inst, inst_env_type *inst_env) |
3124 | { | |
3125 | if (inst_env->prefix_found) | |
3126 | { | |
3127 | /* The assign value is the value after the increment. Normally, the | |
3128 | assign value is the value before the increment. */ | |
3129 | if ((cris_get_operand1 (inst) == REG_PC) && | |
3130 | (cris_get_mode (inst) == PREFIX_ASSIGN_MODE)) | |
3131 | { | |
3132 | /* The prefix handles the problem if we are in a delay slot. */ | |
3133 | inst_env->reg[REG_PC] = inst_env->prefix_value; | |
3134 | inst_env->reg[REG_PC] += 4 * (cris_get_operand2 (inst) + 1); | |
3135 | } | |
3136 | } | |
3137 | else | |
3138 | { | |
3139 | /* The increment is not depending on the size, instead it's depending | |
3140 | on the number of registers loaded to memory. */ | |
3141 | if ((cris_get_operand1 (inst) == REG_PC) && (cris_get_mode (inst) == AUTOINC_MODE)) | |
3142 | { | |
3143 | /* It's invalid to change the PC in a delay slot. */ | |
3144 | if (inst_env->slot_needed) | |
3145 | { | |
3146 | inst_env->invalid = 1; | |
3147 | return; | |
3148 | } | |
3149 | inst_env->reg[REG_PC] += 4 * (cris_get_operand2 (inst) + 1); | |
3150 | } | |
3151 | } | |
3152 | inst_env->slot_needed = 0; | |
3153 | inst_env->prefix_found = 0; | |
3154 | inst_env->xflag_found = 0; | |
3155 | inst_env->disable_interrupt = 0; | |
3156 | } | |
3157 | ||
29134980 OF |
3158 | /* Handles the intructions that's not yet implemented, by setting |
3159 | inst_env->invalid to true. */ | |
3160 | ||
a78f21af | 3161 | static void |
29134980 OF |
3162 | not_implemented_op (unsigned short inst, inst_env_type *inst_env) |
3163 | { | |
3164 | inst_env->invalid = 1; | |
3165 | } | |
3166 | ||
3167 | /* Handles the XOR instruction. */ | |
3168 | ||
a78f21af | 3169 | static void |
29134980 OF |
3170 | xor_op (unsigned short inst, inst_env_type *inst_env) |
3171 | { | |
3172 | /* XOR can't have a prefix. */ | |
3173 | if (inst_env->prefix_found) | |
3174 | { | |
3175 | inst_env->invalid = 1; | |
3176 | return; | |
3177 | } | |
3178 | ||
3179 | /* Check if the PC is the target. */ | |
3180 | if (cris_get_operand2 (inst) == REG_PC) | |
3181 | { | |
3182 | /* It's invalid to change the PC in a delay slot. */ | |
3183 | if (inst_env->slot_needed) | |
3184 | { | |
3185 | inst_env->invalid = 1; | |
3186 | return; | |
3187 | } | |
3188 | inst_env->reg[REG_PC] ^= inst_env->reg[cris_get_operand1 (inst)]; | |
3189 | } | |
3190 | inst_env->slot_needed = 0; | |
3191 | inst_env->prefix_found = 0; | |
3192 | inst_env->xflag_found = 0; | |
3193 | inst_env->disable_interrupt = 0; | |
3194 | } | |
3195 | ||
3196 | /* Handles the MULS instruction. */ | |
3197 | ||
a78f21af | 3198 | static void |
29134980 OF |
3199 | muls_op (unsigned short inst, inst_env_type *inst_env) |
3200 | { | |
3201 | /* MULS/U can't have a prefix. */ | |
3202 | if (inst_env->prefix_found) | |
3203 | { | |
3204 | inst_env->invalid = 1; | |
3205 | return; | |
3206 | } | |
3207 | ||
3208 | /* Consider it invalid if the PC is the target. */ | |
3209 | if (cris_get_operand2 (inst) == REG_PC) | |
3210 | { | |
3211 | inst_env->invalid = 1; | |
3212 | return; | |
3213 | } | |
3214 | inst_env->slot_needed = 0; | |
3215 | inst_env->prefix_found = 0; | |
3216 | inst_env->xflag_found = 0; | |
3217 | inst_env->disable_interrupt = 0; | |
3218 | } | |
3219 | ||
3220 | /* Handles the MULU instruction. */ | |
3221 | ||
a78f21af | 3222 | static void |
29134980 OF |
3223 | mulu_op (unsigned short inst, inst_env_type *inst_env) |
3224 | { | |
3225 | /* MULS/U can't have a prefix. */ | |
3226 | if (inst_env->prefix_found) | |
3227 | { | |
3228 | inst_env->invalid = 1; | |
3229 | return; | |
3230 | } | |
3231 | ||
3232 | /* Consider it invalid if the PC is the target. */ | |
3233 | if (cris_get_operand2 (inst) == REG_PC) | |
3234 | { | |
3235 | inst_env->invalid = 1; | |
3236 | return; | |
3237 | } | |
3238 | inst_env->slot_needed = 0; | |
3239 | inst_env->prefix_found = 0; | |
3240 | inst_env->xflag_found = 0; | |
3241 | inst_env->disable_interrupt = 0; | |
3242 | } | |
3243 | ||
3244 | /* Calculate the result of the instruction for ADD, SUB, CMP AND, OR and MOVE. | |
3245 | The MOVE instruction is the move from source to register. */ | |
3246 | ||
a78f21af | 3247 | static void |
29134980 OF |
3248 | add_sub_cmp_and_or_move_action (unsigned short inst, inst_env_type *inst_env, |
3249 | unsigned long source1, unsigned long source2) | |
3250 | { | |
3251 | unsigned long pc_mask; | |
3252 | unsigned long operation_mask; | |
3253 | ||
3254 | /* Find out how many bits the operation should apply to. */ | |
3255 | if (cris_get_size (inst) == INST_BYTE_SIZE) | |
3256 | { | |
3257 | pc_mask = 0xFFFFFF00; | |
3258 | operation_mask = 0xFF; | |
3259 | } | |
3260 | else if (cris_get_size (inst) == INST_WORD_SIZE) | |
3261 | { | |
3262 | pc_mask = 0xFFFF0000; | |
3263 | operation_mask = 0xFFFF; | |
3264 | } | |
3265 | else if (cris_get_size (inst) == INST_DWORD_SIZE) | |
3266 | { | |
3267 | pc_mask = 0x0; | |
3268 | operation_mask = 0xFFFFFFFF; | |
3269 | } | |
3270 | else | |
3271 | { | |
3272 | /* The size is out of range. */ | |
3273 | inst_env->invalid = 1; | |
3274 | return; | |
3275 | } | |
3276 | ||
3277 | /* The instruction just works on uw_operation_mask bits. */ | |
3278 | source2 &= operation_mask; | |
3279 | source1 &= operation_mask; | |
3280 | ||
3281 | /* Now calculate the result. The opcode's 3 first bits separates | |
3282 | the different actions. */ | |
3283 | switch (cris_get_opcode (inst) & 7) | |
3284 | { | |
3285 | case 0: /* add */ | |
3286 | source1 += source2; | |
3287 | break; | |
3288 | ||
3289 | case 1: /* move */ | |
3290 | source1 = source2; | |
3291 | break; | |
3292 | ||
3293 | case 2: /* subtract */ | |
3294 | source1 -= source2; | |
3295 | break; | |
3296 | ||
3297 | case 3: /* compare */ | |
3298 | break; | |
3299 | ||
3300 | case 4: /* and */ | |
3301 | source1 &= source2; | |
3302 | break; | |
3303 | ||
3304 | case 5: /* or */ | |
3305 | source1 |= source2; | |
3306 | break; | |
3307 | ||
3308 | default: | |
3309 | inst_env->invalid = 1; | |
3310 | return; | |
3311 | ||
3312 | break; | |
3313 | } | |
3314 | ||
3315 | /* Make sure that the result doesn't contain more than the instruction | |
3316 | size bits. */ | |
3317 | source2 &= operation_mask; | |
3318 | ||
3319 | /* Calculate the new breakpoint address. */ | |
3320 | inst_env->reg[REG_PC] &= pc_mask; | |
3321 | inst_env->reg[REG_PC] |= source1; | |
3322 | ||
3323 | } | |
3324 | ||
3325 | /* Extends the value from either byte or word size to a dword. If the mode | |
3326 | is zero extend then the value is extended with zero. If instead the mode | |
3327 | is signed extend the sign bit of the value is taken into consideration. */ | |
3328 | ||
a78f21af | 3329 | static unsigned long |
29134980 OF |
3330 | do_sign_or_zero_extend (unsigned long value, unsigned short *inst) |
3331 | { | |
3332 | /* The size can be either byte or word, check which one it is. | |
3333 | Don't check the highest bit, it's indicating if it's a zero | |
3334 | or sign extend. */ | |
3335 | if (cris_get_size (*inst) & INST_WORD_SIZE) | |
3336 | { | |
3337 | /* Word size. */ | |
3338 | value &= 0xFFFF; | |
3339 | ||
3340 | /* Check if the instruction is signed extend. If so, check if value has | |
3341 | the sign bit on. */ | |
3342 | if (cris_is_signed_extend_bit_on (*inst) && (value & SIGNED_WORD_MASK)) | |
3343 | { | |
3344 | value |= SIGNED_WORD_EXTEND_MASK; | |
3345 | } | |
3346 | } | |
3347 | else | |
3348 | { | |
3349 | /* Byte size. */ | |
3350 | value &= 0xFF; | |
3351 | ||
3352 | /* Check if the instruction is signed extend. If so, check if value has | |
3353 | the sign bit on. */ | |
3354 | if (cris_is_signed_extend_bit_on (*inst) && (value & SIGNED_BYTE_MASK)) | |
3355 | { | |
3356 | value |= SIGNED_BYTE_EXTEND_MASK; | |
3357 | } | |
3358 | } | |
3359 | /* The size should now be dword. */ | |
3360 | cris_set_size_to_dword (inst); | |
3361 | return value; | |
3362 | } | |
3363 | ||
3364 | /* Handles the register mode for the ADD, SUB, CMP, AND, OR and MOVE | |
3365 | instruction. The MOVE instruction is the move from source to register. */ | |
3366 | ||
a78f21af | 3367 | static void |
29134980 OF |
3368 | reg_mode_add_sub_cmp_and_or_move_op (unsigned short inst, |
3369 | inst_env_type *inst_env) | |
3370 | { | |
3371 | unsigned long operand1; | |
3372 | unsigned long operand2; | |
3373 | ||
3374 | /* It's invalid to have a prefix to the instruction. This is a register | |
3375 | mode instruction and can't have a prefix. */ | |
3376 | if (inst_env->prefix_found) | |
3377 | { | |
3378 | inst_env->invalid = 1; | |
3379 | return; | |
3380 | } | |
3381 | /* Check if the instruction has PC as its target. */ | |
3382 | if (cris_get_operand2 (inst) == REG_PC) | |
3383 | { | |
3384 | if (inst_env->slot_needed) | |
3385 | { | |
3386 | inst_env->invalid = 1; | |
3387 | return; | |
3388 | } | |
3389 | /* The instruction has the PC as its target register. */ | |
7ab98e9e | 3390 | operand1 = inst_env->reg[cris_get_operand1 (inst)]; |
29134980 OF |
3391 | operand2 = inst_env->reg[REG_PC]; |
3392 | ||
3393 | /* Check if it's a extend, signed or zero instruction. */ | |
3394 | if (cris_get_opcode (inst) < 4) | |
3395 | { | |
3396 | operand1 = do_sign_or_zero_extend (operand1, &inst); | |
3397 | } | |
3398 | /* Calculate the PC value after the instruction, i.e. where the | |
3399 | breakpoint should be. The order of the udw_operands is vital. */ | |
3400 | add_sub_cmp_and_or_move_action (inst, inst_env, operand2, operand1); | |
3401 | } | |
3402 | inst_env->slot_needed = 0; | |
3403 | inst_env->prefix_found = 0; | |
3404 | inst_env->xflag_found = 0; | |
3405 | inst_env->disable_interrupt = 0; | |
3406 | } | |
3407 | ||
3408 | /* Returns the data contained at address. The size of the data is derived from | |
3409 | the size of the operation. If the instruction is a zero or signed | |
3410 | extend instruction, the size field is changed in instruction. */ | |
3411 | ||
a78f21af | 3412 | static unsigned long |
29134980 OF |
3413 | get_data_from_address (unsigned short *inst, CORE_ADDR address) |
3414 | { | |
3415 | int size = cris_get_size (*inst); | |
3416 | unsigned long value; | |
3417 | ||
3418 | /* If it's an extend instruction we don't want the signed extend bit, | |
3419 | because it influences the size. */ | |
3420 | if (cris_get_opcode (*inst) < 4) | |
3421 | { | |
3422 | size &= ~SIGNED_EXTEND_BIT_MASK; | |
3423 | } | |
3424 | /* Is there a need for checking the size? Size should contain the number of | |
3425 | bytes to read. */ | |
3426 | size = 1 << size; | |
3427 | value = read_memory_unsigned_integer (address, size); | |
3428 | ||
3429 | /* Check if it's an extend, signed or zero instruction. */ | |
3430 | if (cris_get_opcode (*inst) < 4) | |
3431 | { | |
3432 | value = do_sign_or_zero_extend (value, inst); | |
3433 | } | |
3434 | return value; | |
3435 | } | |
3436 | ||
3437 | /* Handles the assign addresing mode for the ADD, SUB, CMP, AND, OR and MOVE | |
3438 | instructions. The MOVE instruction is the move from source to register. */ | |
3439 | ||
a78f21af | 3440 | static void |
29134980 OF |
3441 | handle_prefix_assign_mode_for_aritm_op (unsigned short inst, |
3442 | inst_env_type *inst_env) | |
3443 | { | |
3444 | unsigned long operand2; | |
3445 | unsigned long operand3; | |
3446 | ||
3447 | check_assign (inst, inst_env); | |
3448 | if (cris_get_operand2 (inst) == REG_PC) | |
3449 | { | |
3450 | operand2 = inst_env->reg[REG_PC]; | |
3451 | ||
3452 | /* Get the value of the third operand. */ | |
3453 | operand3 = get_data_from_address (&inst, inst_env->prefix_value); | |
3454 | ||
3455 | /* Calculate the PC value after the instruction, i.e. where the | |
3456 | breakpoint should be. The order of the udw_operands is vital. */ | |
3457 | add_sub_cmp_and_or_move_action (inst, inst_env, operand2, operand3); | |
3458 | } | |
3459 | inst_env->slot_needed = 0; | |
3460 | inst_env->prefix_found = 0; | |
3461 | inst_env->xflag_found = 0; | |
3462 | inst_env->disable_interrupt = 0; | |
3463 | } | |
3464 | ||
3465 | /* Handles the three-operand addressing mode for the ADD, SUB, CMP, AND and | |
3466 | OR instructions. Note that for this to work as expected, the calling | |
3467 | function must have made sure that there is a prefix to this instruction. */ | |
3468 | ||
a78f21af | 3469 | static void |
29134980 OF |
3470 | three_operand_add_sub_cmp_and_or_op (unsigned short inst, |
3471 | inst_env_type *inst_env) | |
3472 | { | |
3473 | unsigned long operand2; | |
3474 | unsigned long operand3; | |
3475 | ||
3476 | if (cris_get_operand1 (inst) == REG_PC) | |
3477 | { | |
3478 | /* The PC will be changed by the instruction. */ | |
3479 | operand2 = inst_env->reg[cris_get_operand2 (inst)]; | |
3480 | ||
3481 | /* Get the value of the third operand. */ | |
3482 | operand3 = get_data_from_address (&inst, inst_env->prefix_value); | |
3483 | ||
3484 | /* Calculate the PC value after the instruction, i.e. where the | |
3485 | breakpoint should be. */ | |
3486 | add_sub_cmp_and_or_move_action (inst, inst_env, operand2, operand3); | |
3487 | } | |
3488 | inst_env->slot_needed = 0; | |
3489 | inst_env->prefix_found = 0; | |
3490 | inst_env->xflag_found = 0; | |
3491 | inst_env->disable_interrupt = 0; | |
3492 | } | |
3493 | ||
3494 | /* Handles the index addresing mode for the ADD, SUB, CMP, AND, OR and MOVE | |
3495 | instructions. The MOVE instruction is the move from source to register. */ | |
3496 | ||
a78f21af | 3497 | static void |
29134980 OF |
3498 | handle_prefix_index_mode_for_aritm_op (unsigned short inst, |
3499 | inst_env_type *inst_env) | |
3500 | { | |
3501 | if (cris_get_operand1 (inst) != cris_get_operand2 (inst)) | |
3502 | { | |
3503 | /* If the instruction is MOVE it's invalid. If the instruction is ADD, | |
3504 | SUB, AND or OR something weird is going on (if everything works these | |
3505 | instructions should end up in the three operand version). */ | |
3506 | inst_env->invalid = 1; | |
3507 | return; | |
3508 | } | |
3509 | else | |
3510 | { | |
3511 | /* three_operand_add_sub_cmp_and_or does the same as we should do here | |
3512 | so use it. */ | |
3513 | three_operand_add_sub_cmp_and_or_op (inst, inst_env); | |
3514 | } | |
3515 | inst_env->slot_needed = 0; | |
3516 | inst_env->prefix_found = 0; | |
3517 | inst_env->xflag_found = 0; | |
3518 | inst_env->disable_interrupt = 0; | |
3519 | } | |
3520 | ||
3521 | /* Handles the autoincrement and indirect addresing mode for the ADD, SUB, | |
3522 | CMP, AND OR and MOVE instruction. The MOVE instruction is the move from | |
3523 | source to register. */ | |
3524 | ||
a78f21af | 3525 | static void |
29134980 OF |
3526 | handle_inc_and_index_mode_for_aritm_op (unsigned short inst, |
3527 | inst_env_type *inst_env) | |
3528 | { | |
3529 | unsigned long operand1; | |
3530 | unsigned long operand2; | |
3531 | unsigned long operand3; | |
3532 | int size; | |
3533 | ||
3534 | /* The instruction is either an indirect or autoincrement addressing mode. | |
3535 | Check if the destination register is the PC. */ | |
3536 | if (cris_get_operand2 (inst) == REG_PC) | |
3537 | { | |
3538 | /* Must be done here, get_data_from_address may change the size | |
3539 | field. */ | |
3540 | size = cris_get_size (inst); | |
3541 | operand2 = inst_env->reg[REG_PC]; | |
3542 | ||
3543 | /* Get the value of the third operand, i.e. the indirect operand. */ | |
3544 | operand1 = inst_env->reg[cris_get_operand1 (inst)]; | |
3545 | operand3 = get_data_from_address (&inst, operand1); | |
3546 | ||
3547 | /* Calculate the PC value after the instruction, i.e. where the | |
3548 | breakpoint should be. The order of the udw_operands is vital. */ | |
3549 | add_sub_cmp_and_or_move_action (inst, inst_env, operand2, operand3); | |
3550 | } | |
3551 | /* If this is an autoincrement addressing mode, check if the increment | |
3552 | changes the PC. */ | |
3553 | if ((cris_get_operand1 (inst) == REG_PC) && (cris_get_mode (inst) == AUTOINC_MODE)) | |
3554 | { | |
3555 | /* Get the size field. */ | |
3556 | size = cris_get_size (inst); | |
3557 | ||
3558 | /* If it's an extend instruction we don't want the signed extend bit, | |
3559 | because it influences the size. */ | |
3560 | if (cris_get_opcode (inst) < 4) | |
3561 | { | |
3562 | size &= ~SIGNED_EXTEND_BIT_MASK; | |
3563 | } | |
3564 | process_autoincrement (size, inst, inst_env); | |
3565 | } | |
3566 | inst_env->slot_needed = 0; | |
3567 | inst_env->prefix_found = 0; | |
3568 | inst_env->xflag_found = 0; | |
3569 | inst_env->disable_interrupt = 0; | |
3570 | } | |
3571 | ||
3572 | /* Handles the two-operand addressing mode, all modes except register, for | |
3573 | the ADD, SUB CMP, AND and OR instruction. */ | |
3574 | ||
a78f21af | 3575 | static void |
29134980 OF |
3576 | none_reg_mode_add_sub_cmp_and_or_move_op (unsigned short inst, |
3577 | inst_env_type *inst_env) | |
3578 | { | |
3579 | if (inst_env->prefix_found) | |
3580 | { | |
3581 | if (cris_get_mode (inst) == PREFIX_INDEX_MODE) | |
3582 | { | |
3583 | handle_prefix_index_mode_for_aritm_op (inst, inst_env); | |
3584 | } | |
3585 | else if (cris_get_mode (inst) == PREFIX_ASSIGN_MODE) | |
3586 | { | |
3587 | handle_prefix_assign_mode_for_aritm_op (inst, inst_env); | |
3588 | } | |
3589 | else | |
3590 | { | |
3591 | /* The mode is invalid for a prefixed base instruction. */ | |
3592 | inst_env->invalid = 1; | |
3593 | return; | |
3594 | } | |
3595 | } | |
3596 | else | |
3597 | { | |
3598 | handle_inc_and_index_mode_for_aritm_op (inst, inst_env); | |
3599 | } | |
3600 | } | |
3601 | ||
3602 | /* Handles the quick addressing mode for the ADD and SUB instruction. */ | |
3603 | ||
a78f21af | 3604 | static void |
29134980 OF |
3605 | quick_mode_add_sub_op (unsigned short inst, inst_env_type *inst_env) |
3606 | { | |
3607 | unsigned long operand1; | |
3608 | unsigned long operand2; | |
3609 | ||
3610 | /* It's a bad idea to be in a prefix instruction now. This is a quick mode | |
3611 | instruction and can't have a prefix. */ | |
3612 | if (inst_env->prefix_found) | |
3613 | { | |
3614 | inst_env->invalid = 1; | |
3615 | return; | |
3616 | } | |
3617 | ||
3618 | /* Check if the instruction has PC as its target. */ | |
3619 | if (cris_get_operand2 (inst) == REG_PC) | |
3620 | { | |
3621 | if (inst_env->slot_needed) | |
3622 | { | |
3623 | inst_env->invalid = 1; | |
3624 | return; | |
3625 | } | |
3626 | operand1 = cris_get_quick_value (inst); | |
3627 | operand2 = inst_env->reg[REG_PC]; | |
3628 | ||
3629 | /* The size should now be dword. */ | |
3630 | cris_set_size_to_dword (&inst); | |
3631 | ||
3632 | /* Calculate the PC value after the instruction, i.e. where the | |
3633 | breakpoint should be. */ | |
3634 | add_sub_cmp_and_or_move_action (inst, inst_env, operand2, operand1); | |
3635 | } | |
3636 | inst_env->slot_needed = 0; | |
3637 | inst_env->prefix_found = 0; | |
3638 | inst_env->xflag_found = 0; | |
3639 | inst_env->disable_interrupt = 0; | |
3640 | } | |
3641 | ||
3642 | /* Handles the quick addressing mode for the CMP, AND and OR instruction. */ | |
3643 | ||
a78f21af | 3644 | static void |
29134980 OF |
3645 | quick_mode_and_cmp_move_or_op (unsigned short inst, inst_env_type *inst_env) |
3646 | { | |
3647 | unsigned long operand1; | |
3648 | unsigned long operand2; | |
3649 | ||
3650 | /* It's a bad idea to be in a prefix instruction now. This is a quick mode | |
3651 | instruction and can't have a prefix. */ | |
3652 | if (inst_env->prefix_found) | |
3653 | { | |
3654 | inst_env->invalid = 1; | |
3655 | return; | |
3656 | } | |
3657 | /* Check if the instruction has PC as its target. */ | |
3658 | if (cris_get_operand2 (inst) == REG_PC) | |
3659 | { | |
3660 | if (inst_env->slot_needed) | |
3661 | { | |
3662 | inst_env->invalid = 1; | |
3663 | return; | |
3664 | } | |
3665 | /* The instruction has the PC as its target register. */ | |
3666 | operand1 = cris_get_quick_value (inst); | |
3667 | operand2 = inst_env->reg[REG_PC]; | |
3668 | ||
3669 | /* The quick value is signed, so check if we must do a signed extend. */ | |
3670 | if (operand1 & SIGNED_QUICK_VALUE_MASK) | |
3671 | { | |
3672 | /* sign extend */ | |
3673 | operand1 |= SIGNED_QUICK_VALUE_EXTEND_MASK; | |
3674 | } | |
3675 | /* The size should now be dword. */ | |
3676 | cris_set_size_to_dword (&inst); | |
3677 | ||
3678 | /* Calculate the PC value after the instruction, i.e. where the | |
3679 | breakpoint should be. */ | |
3680 | add_sub_cmp_and_or_move_action (inst, inst_env, operand2, operand1); | |
3681 | } | |
3682 | inst_env->slot_needed = 0; | |
3683 | inst_env->prefix_found = 0; | |
3684 | inst_env->xflag_found = 0; | |
3685 | inst_env->disable_interrupt = 0; | |
3686 | } | |
3687 | ||
3688 | /* Translate op_type to a function and call it. */ | |
3689 | ||
a78f21af | 3690 | static void |
be8626e0 MD |
3691 | cris_gdb_func (struct gdbarch *gdbarch, enum cris_op_type op_type, |
3692 | unsigned short inst, inst_env_type *inst_env) | |
29134980 OF |
3693 | { |
3694 | switch (op_type) | |
3695 | { | |
3696 | case cris_not_implemented_op: | |
3697 | not_implemented_op (inst, inst_env); | |
3698 | break; | |
3699 | ||
3700 | case cris_abs_op: | |
3701 | abs_op (inst, inst_env); | |
3702 | break; | |
3703 | ||
3704 | case cris_addi_op: | |
3705 | addi_op (inst, inst_env); | |
3706 | break; | |
3707 | ||
3708 | case cris_asr_op: | |
3709 | asr_op (inst, inst_env); | |
3710 | break; | |
3711 | ||
3712 | case cris_asrq_op: | |
3713 | asrq_op (inst, inst_env); | |
3714 | break; | |
3715 | ||
3716 | case cris_ax_ei_setf_op: | |
3717 | ax_ei_setf_op (inst, inst_env); | |
3718 | break; | |
3719 | ||
3720 | case cris_bdap_prefix: | |
3721 | bdap_prefix (inst, inst_env); | |
3722 | break; | |
3723 | ||
3724 | case cris_biap_prefix: | |
3725 | biap_prefix (inst, inst_env); | |
3726 | break; | |
3727 | ||
3728 | case cris_break_op: | |
3729 | break_op (inst, inst_env); | |
3730 | break; | |
3731 | ||
3732 | case cris_btst_nop_op: | |
3733 | btst_nop_op (inst, inst_env); | |
3734 | break; | |
3735 | ||
3736 | case cris_clearf_di_op: | |
3737 | clearf_di_op (inst, inst_env); | |
3738 | break; | |
3739 | ||
3740 | case cris_dip_prefix: | |
3741 | dip_prefix (inst, inst_env); | |
3742 | break; | |
3743 | ||
3744 | case cris_dstep_logshift_mstep_neg_not_op: | |
3745 | dstep_logshift_mstep_neg_not_op (inst, inst_env); | |
3746 | break; | |
3747 | ||
3748 | case cris_eight_bit_offset_branch_op: | |
3749 | eight_bit_offset_branch_op (inst, inst_env); | |
3750 | break; | |
3751 | ||
3752 | case cris_move_mem_to_reg_movem_op: | |
3753 | move_mem_to_reg_movem_op (inst, inst_env); | |
3754 | break; | |
3755 | ||
3756 | case cris_move_reg_to_mem_movem_op: | |
3757 | move_reg_to_mem_movem_op (inst, inst_env); | |
3758 | break; | |
3759 | ||
3760 | case cris_move_to_preg_op: | |
be8626e0 | 3761 | move_to_preg_op (gdbarch, inst, inst_env); |
29134980 OF |
3762 | break; |
3763 | ||
3764 | case cris_muls_op: | |
3765 | muls_op (inst, inst_env); | |
3766 | break; | |
3767 | ||
3768 | case cris_mulu_op: | |
3769 | mulu_op (inst, inst_env); | |
3770 | break; | |
3771 | ||
3772 | case cris_none_reg_mode_add_sub_cmp_and_or_move_op: | |
3773 | none_reg_mode_add_sub_cmp_and_or_move_op (inst, inst_env); | |
3774 | break; | |
3775 | ||
3776 | case cris_none_reg_mode_clear_test_op: | |
3777 | none_reg_mode_clear_test_op (inst, inst_env); | |
3778 | break; | |
3779 | ||
3780 | case cris_none_reg_mode_jump_op: | |
3781 | none_reg_mode_jump_op (inst, inst_env); | |
3782 | break; | |
3783 | ||
3784 | case cris_none_reg_mode_move_from_preg_op: | |
be8626e0 | 3785 | none_reg_mode_move_from_preg_op (gdbarch, inst, inst_env); |
29134980 OF |
3786 | break; |
3787 | ||
3788 | case cris_quick_mode_add_sub_op: | |
3789 | quick_mode_add_sub_op (inst, inst_env); | |
3790 | break; | |
3791 | ||
3792 | case cris_quick_mode_and_cmp_move_or_op: | |
3793 | quick_mode_and_cmp_move_or_op (inst, inst_env); | |
3794 | break; | |
3795 | ||
3796 | case cris_quick_mode_bdap_prefix: | |
3797 | quick_mode_bdap_prefix (inst, inst_env); | |
3798 | break; | |
3799 | ||
3800 | case cris_reg_mode_add_sub_cmp_and_or_move_op: | |
3801 | reg_mode_add_sub_cmp_and_or_move_op (inst, inst_env); | |
3802 | break; | |
3803 | ||
3804 | case cris_reg_mode_clear_op: | |
3805 | reg_mode_clear_op (inst, inst_env); | |
3806 | break; | |
3807 | ||
3808 | case cris_reg_mode_jump_op: | |
3809 | reg_mode_jump_op (inst, inst_env); | |
3810 | break; | |
3811 | ||
3812 | case cris_reg_mode_move_from_preg_op: | |
3813 | reg_mode_move_from_preg_op (inst, inst_env); | |
3814 | break; | |
3815 | ||
3816 | case cris_reg_mode_test_op: | |
3817 | reg_mode_test_op (inst, inst_env); | |
3818 | break; | |
3819 | ||
3820 | case cris_scc_op: | |
3821 | scc_op (inst, inst_env); | |
3822 | break; | |
3823 | ||
3824 | case cris_sixteen_bit_offset_branch_op: | |
3825 | sixteen_bit_offset_branch_op (inst, inst_env); | |
3826 | break; | |
3827 | ||
3828 | case cris_three_operand_add_sub_cmp_and_or_op: | |
3829 | three_operand_add_sub_cmp_and_or_op (inst, inst_env); | |
3830 | break; | |
3831 | ||
3832 | case cris_three_operand_bound_op: | |
3833 | three_operand_bound_op (inst, inst_env); | |
3834 | break; | |
3835 | ||
3836 | case cris_two_operand_bound_op: | |
3837 | two_operand_bound_op (inst, inst_env); | |
3838 | break; | |
3839 | ||
3840 | case cris_xor_op: | |
3841 | xor_op (inst, inst_env); | |
3842 | break; | |
3843 | } | |
3844 | } | |
3845 | ||
3846 | /* This wrapper is to avoid cris_get_assembler being called before | |
3847 | exec_bfd has been set. */ | |
3848 | ||
3849 | static int | |
a89aa300 | 3850 | cris_delayed_get_disassembler (bfd_vma addr, struct disassemble_info *info) |
29134980 | 3851 | { |
a89aa300 | 3852 | int (*print_insn) (bfd_vma addr, struct disassemble_info *info); |
36482093 AC |
3853 | /* FIXME: cagney/2003-08-27: It should be possible to select a CRIS |
3854 | disassembler, even when there is no BFD. Does something like | |
3855 | "gdb; target remote; disassmeble *0x123" work? */ | |
3856 | gdb_assert (exec_bfd != NULL); | |
a5f6c8f5 | 3857 | print_insn = cris_get_disassembler (exec_bfd); |
36482093 AC |
3858 | gdb_assert (print_insn != NULL); |
3859 | return print_insn (addr, info); | |
29134980 OF |
3860 | } |
3861 | ||
dbbff683 OF |
3862 | /* Copied from <asm/elf.h>. */ |
3863 | typedef unsigned long elf_greg_t; | |
3864 | ||
3865 | /* Same as user_regs_struct struct in <asm/user.h>. */ | |
c600d464 OF |
3866 | #define CRISV10_ELF_NGREG 35 |
3867 | typedef elf_greg_t elf_gregset_t[CRISV10_ELF_NGREG]; | |
3868 | ||
3869 | #define CRISV32_ELF_NGREG 32 | |
3870 | typedef elf_greg_t crisv32_elf_gregset_t[CRISV32_ELF_NGREG]; | |
dbbff683 OF |
3871 | |
3872 | /* Unpack an elf_gregset_t into GDB's register cache. */ | |
3873 | ||
a78f21af | 3874 | static void |
c6b4e5a2 | 3875 | cris_supply_gregset (struct regcache *regcache, elf_gregset_t *gregsetp) |
dbbff683 | 3876 | { |
7fbe2eba UW |
3877 | struct gdbarch *gdbarch = get_regcache_arch (regcache); |
3878 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
dbbff683 OF |
3879 | int i; |
3880 | elf_greg_t *regp = *gregsetp; | |
3881 | static char zerobuf[4] = {0}; | |
3882 | ||
3883 | /* The kernel dumps all 32 registers as unsigned longs, but supply_register | |
3884 | knows about the actual size of each register so that's no problem. */ | |
3885 | for (i = 0; i < NUM_GENREGS + NUM_SPECREGS; i++) | |
3886 | { | |
c6b4e5a2 | 3887 | regcache_raw_supply (regcache, i, (char *)®p[i]); |
dbbff683 | 3888 | } |
c600d464 OF |
3889 | |
3890 | if (tdep->cris_version == 32) | |
3891 | { | |
3892 | /* Needed to set pseudo-register PC for CRISv32. */ | |
3893 | /* FIXME: If ERP is in a delay slot at this point then the PC will | |
3894 | be wrong. Issue a warning to alert the user. */ | |
7fbe2eba | 3895 | regcache_raw_supply (regcache, gdbarch_pc_regnum (gdbarch), |
c600d464 OF |
3896 | (char *)®p[ERP_REGNUM]); |
3897 | ||
3898 | if (*(char *)®p[ERP_REGNUM] & 0x1) | |
3899 | fprintf_unfiltered (gdb_stderr, "Warning: PC in delay slot\n"); | |
3900 | } | |
dbbff683 OF |
3901 | } |
3902 | ||
3903 | /* Use a local version of this function to get the correct types for | |
3904 | regsets, until multi-arch core support is ready. */ | |
3905 | ||
3906 | static void | |
9eefc95f UW |
3907 | fetch_core_registers (struct regcache *regcache, |
3908 | char *core_reg_sect, unsigned core_reg_size, | |
dbbff683 OF |
3909 | int which, CORE_ADDR reg_addr) |
3910 | { | |
3911 | elf_gregset_t gregset; | |
3912 | ||
3913 | switch (which) | |
3914 | { | |
3915 | case 0: | |
c600d464 OF |
3916 | if (core_reg_size != sizeof (elf_gregset_t) |
3917 | && core_reg_size != sizeof (crisv32_elf_gregset_t)) | |
dbbff683 | 3918 | { |
8a3fe4f8 | 3919 | warning (_("wrong size gregset struct in core file")); |
dbbff683 OF |
3920 | } |
3921 | else | |
3922 | { | |
3923 | memcpy (&gregset, core_reg_sect, sizeof (gregset)); | |
9eefc95f | 3924 | cris_supply_gregset (regcache, &gregset); |
dbbff683 OF |
3925 | } |
3926 | ||
3927 | default: | |
3928 | /* We've covered all the kinds of registers we know about here, | |
3929 | so this must be something we wouldn't know what to do with | |
3930 | anyway. Just ignore it. */ | |
3931 | break; | |
3932 | } | |
3933 | } | |
3934 | ||
3935 | static struct core_fns cris_elf_core_fns = | |
3936 | { | |
3937 | bfd_target_elf_flavour, /* core_flavour */ | |
3938 | default_check_format, /* check_format */ | |
3939 | default_core_sniffer, /* core_sniffer */ | |
3940 | fetch_core_registers, /* core_read_registers */ | |
3941 | NULL /* next */ | |
3942 | }; | |
3943 | ||
a78f21af AC |
3944 | extern initialize_file_ftype _initialize_cris_tdep; /* -Wmissing-prototypes */ |
3945 | ||
29134980 OF |
3946 | void |
3947 | _initialize_cris_tdep (void) | |
3948 | { | |
a5f6c8f5 OF |
3949 | static struct cmd_list_element *cris_set_cmdlist; |
3950 | static struct cmd_list_element *cris_show_cmdlist; | |
3951 | ||
29134980 OF |
3952 | struct cmd_list_element *c; |
3953 | ||
3954 | gdbarch_register (bfd_arch_cris, cris_gdbarch_init, cris_dump_tdep); | |
3955 | ||
29134980 | 3956 | /* CRIS-specific user-commands. */ |
a5f6c8f5 OF |
3957 | add_setshow_uinteger_cmd ("cris-version", class_support, |
3958 | &usr_cmd_cris_version, | |
7915a72c AC |
3959 | _("Set the current CRIS version."), |
3960 | _("Show the current CRIS version."), | |
bdd56253 OF |
3961 | _("\ |
3962 | Set to 10 for CRISv10 or 32 for CRISv32 if autodetection fails.\n\ | |
3963 | Defaults to 10. "), | |
2c5b56ce | 3964 | set_cris_version, |
7915a72c | 3965 | NULL, /* FIXME: i18n: Current CRIS version is %s. */ |
a5f6c8f5 | 3966 | &setlist, &showlist); |
0e6bdb31 OF |
3967 | |
3968 | add_setshow_enum_cmd ("cris-mode", class_support, | |
3969 | cris_modes, &usr_cmd_cris_mode, | |
3970 | _("Set the current CRIS mode."), | |
3971 | _("Show the current CRIS mode."), | |
bdd56253 OF |
3972 | _("\ |
3973 | Set to CRIS_MODE_GURU when debugging in guru mode.\n\ | |
3974 | Makes GDB use the NRP register instead of the ERP register in certain cases."), | |
0e6bdb31 OF |
3975 | set_cris_mode, |
3976 | NULL, /* FIXME: i18n: Current CRIS version is %s. */ | |
3977 | &setlist, &showlist); | |
dbbff683 | 3978 | |
a5f6c8f5 OF |
3979 | add_setshow_boolean_cmd ("cris-dwarf2-cfi", class_support, |
3980 | &usr_cmd_cris_dwarf2_cfi, | |
7915a72c AC |
3981 | _("Set the usage of Dwarf-2 CFI for CRIS."), |
3982 | _("Show the usage of Dwarf-2 CFI for CRIS."), | |
bdd56253 | 3983 | _("Set this to \"off\" if using gcc-cris < R59."), |
2c5b56ce | 3984 | set_cris_dwarf2_cfi, |
7915a72c | 3985 | NULL, /* FIXME: i18n: Usage of Dwarf-2 CFI for CRIS is %d. */ |
a5f6c8f5 OF |
3986 | &setlist, &showlist); |
3987 | ||
52bd1401 | 3988 | deprecated_add_core_fns (&cris_elf_core_fns); |
29134980 OF |
3989 | } |
3990 | ||
3991 | /* Prints out all target specific values. */ | |
3992 | ||
3993 | static void | |
3994 | cris_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file) | |
3995 | { | |
7fbe2eba | 3996 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
29134980 OF |
3997 | if (tdep != NULL) |
3998 | { | |
3999 | fprintf_unfiltered (file, "cris_dump_tdep: tdep->cris_version = %i\n", | |
4000 | tdep->cris_version); | |
0e6bdb31 OF |
4001 | fprintf_unfiltered (file, "cris_dump_tdep: tdep->cris_mode = %s\n", |
4002 | tdep->cris_mode); | |
a5f6c8f5 OF |
4003 | fprintf_unfiltered (file, "cris_dump_tdep: tdep->cris_dwarf2_cfi = %i\n", |
4004 | tdep->cris_dwarf2_cfi); | |
29134980 OF |
4005 | } |
4006 | } | |
4007 | ||
4008 | static void | |
a5f6c8f5 OF |
4009 | set_cris_version (char *ignore_args, int from_tty, |
4010 | struct cmd_list_element *c) | |
29134980 OF |
4011 | { |
4012 | struct gdbarch_info info; | |
4013 | ||
a5f6c8f5 | 4014 | usr_cmd_cris_version_valid = 1; |
29134980 | 4015 | |
a5f6c8f5 OF |
4016 | /* Update the current architecture, if needed. */ |
4017 | gdbarch_info_init (&info); | |
4018 | if (!gdbarch_update_p (info)) | |
4019 | internal_error (__FILE__, __LINE__, | |
e2e0b3e5 | 4020 | _("cris_gdbarch_update: failed to update architecture.")); |
29134980 OF |
4021 | } |
4022 | ||
0e6bdb31 OF |
4023 | static void |
4024 | set_cris_mode (char *ignore_args, int from_tty, | |
4025 | struct cmd_list_element *c) | |
4026 | { | |
4027 | struct gdbarch_info info; | |
4028 | ||
4029 | /* Update the current architecture, if needed. */ | |
4030 | gdbarch_info_init (&info); | |
4031 | if (!gdbarch_update_p (info)) | |
4032 | internal_error (__FILE__, __LINE__, | |
4033 | "cris_gdbarch_update: failed to update architecture."); | |
4034 | } | |
4035 | ||
29134980 | 4036 | static void |
a5f6c8f5 OF |
4037 | set_cris_dwarf2_cfi (char *ignore_args, int from_tty, |
4038 | struct cmd_list_element *c) | |
29134980 OF |
4039 | { |
4040 | struct gdbarch_info info; | |
a5f6c8f5 OF |
4041 | |
4042 | /* Update the current architecture, if needed. */ | |
4043 | gdbarch_info_init (&info); | |
4044 | if (!gdbarch_update_p (info)) | |
4045 | internal_error (__FILE__, __LINE__, | |
e2e0b3e5 | 4046 | _("cris_gdbarch_update: failed to update architecture.")); |
29134980 OF |
4047 | } |
4048 | ||
29134980 OF |
4049 | static struct gdbarch * |
4050 | cris_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches) | |
4051 | { | |
4052 | struct gdbarch *gdbarch; | |
4053 | struct gdbarch_tdep *tdep; | |
4054 | int cris_version; | |
29134980 OF |
4055 | |
4056 | if (usr_cmd_cris_version_valid) | |
4057 | { | |
4058 | /* Trust the user's CRIS version setting. */ | |
4059 | cris_version = usr_cmd_cris_version; | |
4060 | } | |
c600d464 OF |
4061 | else if (info.abfd && bfd_get_mach (info.abfd) == bfd_mach_cris_v32) |
4062 | { | |
4063 | cris_version = 32; | |
4064 | } | |
29134980 OF |
4065 | else |
4066 | { | |
4067 | /* Assume it's CRIS version 10. */ | |
4068 | cris_version = 10; | |
4069 | } | |
4070 | ||
29134980 OF |
4071 | /* Make the current settings visible to the user. */ |
4072 | usr_cmd_cris_version = cris_version; | |
29134980 | 4073 | |
0e6bdb31 | 4074 | /* Find a candidate among the list of pre-declared architectures. */ |
29134980 OF |
4075 | for (arches = gdbarch_list_lookup_by_info (arches, &info); |
4076 | arches != NULL; | |
4077 | arches = gdbarch_list_lookup_by_info (arches->next, &info)) | |
4078 | { | |
a5f6c8f5 OF |
4079 | if ((gdbarch_tdep (arches->gdbarch)->cris_version |
4080 | == usr_cmd_cris_version) | |
0e6bdb31 OF |
4081 | && (gdbarch_tdep (arches->gdbarch)->cris_mode |
4082 | == usr_cmd_cris_mode) | |
a5f6c8f5 OF |
4083 | && (gdbarch_tdep (arches->gdbarch)->cris_dwarf2_cfi |
4084 | == usr_cmd_cris_dwarf2_cfi)) | |
29134980 OF |
4085 | return arches->gdbarch; |
4086 | } | |
4087 | ||
4088 | /* No matching architecture was found. Create a new one. */ | |
4089 | tdep = (struct gdbarch_tdep *) xmalloc (sizeof (struct gdbarch_tdep)); | |
4090 | gdbarch = gdbarch_alloc (&info, tdep); | |
4091 | ||
a5f6c8f5 | 4092 | tdep->cris_version = usr_cmd_cris_version; |
0e6bdb31 | 4093 | tdep->cris_mode = usr_cmd_cris_mode; |
a5f6c8f5 | 4094 | tdep->cris_dwarf2_cfi = usr_cmd_cris_dwarf2_cfi; |
29134980 OF |
4095 | |
4096 | /* INIT shall ensure that the INFO.BYTE_ORDER is non-zero. */ | |
4097 | switch (info.byte_order) | |
4098 | { | |
778eb05e | 4099 | case BFD_ENDIAN_LITTLE: |
29134980 OF |
4100 | /* Ok. */ |
4101 | break; | |
4102 | ||
d7449b42 | 4103 | case BFD_ENDIAN_BIG: |
e2e0b3e5 | 4104 | internal_error (__FILE__, __LINE__, _("cris_gdbarch_init: big endian byte order in info")); |
29134980 OF |
4105 | break; |
4106 | ||
4107 | default: | |
e2e0b3e5 | 4108 | internal_error (__FILE__, __LINE__, _("cris_gdbarch_init: unknown byte order in info")); |
29134980 OF |
4109 | } |
4110 | ||
b4206d25 | 4111 | set_gdbarch_return_value (gdbarch, cris_return_value); |
29134980 | 4112 | |
29134980 | 4113 | set_gdbarch_sp_regnum (gdbarch, 14); |
c600d464 OF |
4114 | |
4115 | /* Length of ordinary registers used in push_word and a few other | |
4116 | places. register_size() is the real way to know how big a | |
4117 | register is. */ | |
a5f6c8f5 | 4118 | |
2e4b5889 | 4119 | set_gdbarch_double_bit (gdbarch, 64); |
ea06eb3d | 4120 | /* The default definition of a long double is 2 * gdbarch_double_bit, |
2e4b5889 | 4121 | which means we have to set this explicitly. */ |
c600d464 | 4122 | set_gdbarch_long_double_bit (gdbarch, 64); |
29134980 | 4123 | |
29134980 OF |
4124 | /* The total amount of space needed to store (in an array called registers) |
4125 | GDB's copy of the machine's register state. Note: We can not use | |
d93859e2 | 4126 | cris_register_size at this point, since it relies on gdbarch |
29134980 OF |
4127 | being set. */ |
4128 | switch (tdep->cris_version) | |
4129 | { | |
4130 | case 0: | |
4131 | case 1: | |
4132 | case 2: | |
4133 | case 3: | |
29134980 OF |
4134 | case 8: |
4135 | case 9: | |
a5f6c8f5 OF |
4136 | /* Old versions; not supported. */ |
4137 | internal_error (__FILE__, __LINE__, | |
e2e0b3e5 | 4138 | _("cris_gdbarch_init: unsupported CRIS version")); |
29134980 OF |
4139 | break; |
4140 | ||
4141 | case 10: | |
4142 | case 11: | |
4143 | /* CRIS v10 and v11, a.k.a. ETRAX 100LX. In addition to ETRAX 100, | |
4144 | P7 (32 bits), and P15 (32 bits) have been implemented. */ | |
c600d464 OF |
4145 | set_gdbarch_pc_regnum (gdbarch, 15); |
4146 | set_gdbarch_register_type (gdbarch, cris_register_type); | |
4147 | /* There are 32 registers (some of which may not be implemented). */ | |
4148 | set_gdbarch_num_regs (gdbarch, 32); | |
4149 | set_gdbarch_register_name (gdbarch, cris_register_name); | |
4150 | set_gdbarch_cannot_store_register (gdbarch, cris_cannot_store_register); | |
4151 | set_gdbarch_cannot_fetch_register (gdbarch, cris_cannot_fetch_register); | |
4152 | ||
4153 | set_gdbarch_software_single_step (gdbarch, cris_software_single_step); | |
4154 | break; | |
4155 | ||
4156 | case 32: | |
4157 | /* CRIS v32. General registers R0 - R15 (32 bits), special registers | |
4158 | P0 - P15 (32 bits) except P0, P1, P3 (8 bits) and P4 (16 bits) | |
4159 | and pseudo-register PC (32 bits). */ | |
4160 | set_gdbarch_pc_regnum (gdbarch, 32); | |
4161 | set_gdbarch_register_type (gdbarch, crisv32_register_type); | |
4162 | /* 32 registers + pseudo-register PC + 16 support registers. */ | |
4163 | set_gdbarch_num_regs (gdbarch, 32 + 1 + 16); | |
4164 | set_gdbarch_register_name (gdbarch, crisv32_register_name); | |
4165 | ||
4166 | set_gdbarch_cannot_store_register | |
4167 | (gdbarch, crisv32_cannot_store_register); | |
4168 | set_gdbarch_cannot_fetch_register | |
4169 | (gdbarch, crisv32_cannot_fetch_register); | |
4170 | ||
4171 | set_gdbarch_have_nonsteppable_watchpoint (gdbarch, 1); | |
4172 | ||
4173 | set_gdbarch_single_step_through_delay | |
4174 | (gdbarch, crisv32_single_step_through_delay); | |
4175 | ||
29134980 OF |
4176 | break; |
4177 | ||
4178 | default: | |
c600d464 | 4179 | internal_error (__FILE__, __LINE__, |
e2e0b3e5 | 4180 | _("cris_gdbarch_init: unknown CRIS version")); |
29134980 OF |
4181 | } |
4182 | ||
c600d464 OF |
4183 | /* Dummy frame functions (shared between CRISv10 and CRISv32 since they |
4184 | have the same ABI). */ | |
2e4b5889 OF |
4185 | set_gdbarch_push_dummy_code (gdbarch, cris_push_dummy_code); |
4186 | set_gdbarch_push_dummy_call (gdbarch, cris_push_dummy_call); | |
4187 | set_gdbarch_frame_align (gdbarch, cris_frame_align); | |
29134980 | 4188 | set_gdbarch_skip_prologue (gdbarch, cris_skip_prologue); |
29134980 OF |
4189 | |
4190 | /* The stack grows downward. */ | |
4191 | set_gdbarch_inner_than (gdbarch, core_addr_lessthan); | |
4192 | ||
4193 | set_gdbarch_breakpoint_from_pc (gdbarch, cris_breakpoint_from_pc); | |
4194 | ||
2e4b5889 OF |
4195 | set_gdbarch_unwind_pc (gdbarch, cris_unwind_pc); |
4196 | set_gdbarch_unwind_sp (gdbarch, cris_unwind_sp); | |
94afd7a6 | 4197 | set_gdbarch_dummy_id (gdbarch, cris_dummy_id); |
2e4b5889 | 4198 | |
a5f6c8f5 OF |
4199 | if (tdep->cris_dwarf2_cfi == 1) |
4200 | { | |
4201 | /* Hook in the Dwarf-2 frame sniffer. */ | |
4202 | set_gdbarch_dwarf2_reg_to_regnum (gdbarch, cris_dwarf2_reg_to_regnum); | |
4203 | dwarf2_frame_set_init_reg (gdbarch, cris_dwarf2_frame_init_reg); | |
94afd7a6 | 4204 | dwarf2_append_unwinders (gdbarch); |
a5f6c8f5 OF |
4205 | } |
4206 | ||
0e6bdb31 OF |
4207 | if (tdep->cris_mode != cris_mode_guru) |
4208 | { | |
94afd7a6 | 4209 | frame_unwind_append_unwinder (gdbarch, &cris_sigtramp_frame_unwind); |
0e6bdb31 | 4210 | } |
a5f6c8f5 | 4211 | |
94afd7a6 | 4212 | frame_unwind_append_unwinder (gdbarch, &cris_frame_unwind); |
2e4b5889 | 4213 | frame_base_set_default (gdbarch, &cris_frame_base); |
6c0e89ed | 4214 | |
76a9d10f MK |
4215 | set_solib_svr4_fetch_link_map_offsets |
4216 | (gdbarch, svr4_ilp32_fetch_link_map_offsets); | |
dbbff683 | 4217 | |
36482093 AC |
4218 | /* FIXME: cagney/2003-08-27: It should be possible to select a CRIS |
4219 | disassembler, even when there is no BFD. Does something like | |
4220 | "gdb; target remote; disassmeble *0x123" work? */ | |
4221 | set_gdbarch_print_insn (gdbarch, cris_delayed_get_disassembler); | |
4222 | ||
29134980 OF |
4223 | return gdbarch; |
4224 | } |