Commit | Line | Data |
---|---|---|
29134980 | 1 | /* Target dependent code for CRIS, for GDB, the GNU debugger. |
6b4d5c91 | 2 | |
0b302171 | 3 | Copyright (C) 2001-2012 Free Software Foundation, Inc. |
6b4d5c91 | 4 | |
29134980 OF |
5 | Contributed by Axis Communications AB. |
6 | Written by Hendrik Ruijter, Stefan Andersson, and Orjan Friberg. | |
7 | ||
a9762ec7 | 8 | This file is part of GDB. |
29134980 | 9 | |
a9762ec7 JB |
10 | This program is free software; you can redistribute it and/or modify |
11 | it under the terms of the GNU General Public License as published by | |
12 | the Free Software Foundation; either version 3 of the License, or | |
13 | (at your option) any later version. | |
29134980 | 14 | |
a9762ec7 JB |
15 | This program is distributed in the hope that it will be useful, |
16 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | GNU General Public License for more details. | |
29134980 | 19 | |
a9762ec7 JB |
20 | You should have received a copy of the GNU General Public License |
21 | along with this program. If not, see <http://www.gnu.org/licenses/>. */ | |
29134980 OF |
22 | |
23 | #include "defs.h" | |
24 | #include "frame.h" | |
2e4b5889 OF |
25 | #include "frame-unwind.h" |
26 | #include "frame-base.h" | |
27 | #include "trad-frame.h" | |
28 | #include "dwarf2-frame.h" | |
29134980 OF |
29 | #include "symtab.h" |
30 | #include "inferior.h" | |
31 | #include "gdbtypes.h" | |
32 | #include "gdbcore.h" | |
33 | #include "gdbcmd.h" | |
34 | #include "target.h" | |
35 | #include "value.h" | |
36 | #include "opcode/cris.h" | |
37 | #include "arch-utils.h" | |
38 | #include "regcache.h" | |
36482093 | 39 | #include "gdb_assert.h" |
29134980 | 40 | |
9ab9195f | 41 | #include "objfiles.h" |
29134980 | 42 | |
a5f6c8f5 | 43 | #include "solib.h" /* Support for shared libraries. */ |
76a9d10f | 44 | #include "solib-svr4.h" |
9bbe19fb | 45 | #include "gdb_string.h" |
a89aa300 | 46 | #include "dis-asm.h" |
dbbff683 | 47 | |
29134980 OF |
48 | enum cris_num_regs |
49 | { | |
50 | /* There are no floating point registers. Used in gdbserver low-linux.c. */ | |
51 | NUM_FREGS = 0, | |
52 | ||
53 | /* There are 16 general registers. */ | |
54 | NUM_GENREGS = 16, | |
55 | ||
56 | /* There are 16 special registers. */ | |
c600d464 OF |
57 | NUM_SPECREGS = 16, |
58 | ||
59 | /* CRISv32 has a pseudo PC register, not noted here. */ | |
60 | ||
61 | /* CRISv32 has 16 support registers. */ | |
62 | NUM_SUPPREGS = 16 | |
29134980 OF |
63 | }; |
64 | ||
65 | /* Register numbers of various important registers. | |
2e4b5889 | 66 | CRIS_FP_REGNUM Contains address of executing stack frame. |
29134980 OF |
67 | STR_REGNUM Contains the address of structure return values. |
68 | RET_REGNUM Contains the return value when shorter than or equal to 32 bits | |
69 | ARG1_REGNUM Contains the first parameter to a function. | |
70 | ARG2_REGNUM Contains the second parameter to a function. | |
71 | ARG3_REGNUM Contains the third parameter to a function. | |
0963b4bd | 72 | ARG4_REGNUM Contains the fourth parameter to a function. Rest on stack. |
3e8c568d UW |
73 | gdbarch_sp_regnum Contains address of top of stack. |
74 | gdbarch_pc_regnum Contains address of next instruction. | |
29134980 OF |
75 | SRP_REGNUM Subroutine return pointer register. |
76 | BRP_REGNUM Breakpoint return pointer register. */ | |
77 | ||
29134980 OF |
78 | enum cris_regnums |
79 | { | |
80 | /* Enums with respect to the general registers, valid for all | |
c600d464 | 81 | CRIS versions. The frame pointer is always in R8. */ |
2e4b5889 | 82 | CRIS_FP_REGNUM = 8, |
c600d464 | 83 | /* ABI related registers. */ |
29134980 OF |
84 | STR_REGNUM = 9, |
85 | RET_REGNUM = 10, | |
86 | ARG1_REGNUM = 10, | |
87 | ARG2_REGNUM = 11, | |
88 | ARG3_REGNUM = 12, | |
89 | ARG4_REGNUM = 13, | |
90 | ||
c600d464 | 91 | /* Registers which happen to be common. */ |
29134980 | 92 | VR_REGNUM = 17, |
c600d464 OF |
93 | MOF_REGNUM = 23, |
94 | SRP_REGNUM = 27, | |
95 | ||
0963b4bd | 96 | /* CRISv10 et al. specific registers. */ |
c600d464 | 97 | P0_REGNUM = 16, |
29134980 OF |
98 | P4_REGNUM = 20, |
99 | CCR_REGNUM = 21, | |
29134980 OF |
100 | P8_REGNUM = 24, |
101 | IBR_REGNUM = 25, | |
102 | IRP_REGNUM = 26, | |
29134980 | 103 | BAR_REGNUM = 28, |
2a9ecef2 | 104 | DCCR_REGNUM = 29, |
29134980 | 105 | BRP_REGNUM = 30, |
c600d464 OF |
106 | USP_REGNUM = 31, |
107 | ||
108 | /* CRISv32 specific registers. */ | |
109 | ACR_REGNUM = 15, | |
110 | BZ_REGNUM = 16, | |
111 | PID_REGNUM = 18, | |
112 | SRS_REGNUM = 19, | |
113 | WZ_REGNUM = 20, | |
114 | EXS_REGNUM = 21, | |
115 | EDA_REGNUM = 22, | |
116 | DZ_REGNUM = 24, | |
117 | EBP_REGNUM = 25, | |
118 | ERP_REGNUM = 26, | |
119 | NRP_REGNUM = 28, | |
120 | CCS_REGNUM = 29, | |
121 | CRISV32USP_REGNUM = 30, /* Shares name but not number with CRISv10. */ | |
122 | SPC_REGNUM = 31, | |
123 | CRISV32PC_REGNUM = 32, /* Shares name but not number with CRISv10. */ | |
124 | ||
125 | S0_REGNUM = 33, | |
126 | S1_REGNUM = 34, | |
127 | S2_REGNUM = 35, | |
128 | S3_REGNUM = 36, | |
129 | S4_REGNUM = 37, | |
130 | S5_REGNUM = 38, | |
131 | S6_REGNUM = 39, | |
132 | S7_REGNUM = 40, | |
133 | S8_REGNUM = 41, | |
134 | S9_REGNUM = 42, | |
135 | S10_REGNUM = 43, | |
136 | S11_REGNUM = 44, | |
137 | S12_REGNUM = 45, | |
138 | S13_REGNUM = 46, | |
139 | S14_REGNUM = 47, | |
140 | S15_REGNUM = 48, | |
29134980 OF |
141 | }; |
142 | ||
143 | extern const struct cris_spec_reg cris_spec_regs[]; | |
144 | ||
145 | /* CRIS version, set via the user command 'set cris-version'. Affects | |
0e6bdb31 OF |
146 | register names and sizes. */ |
147 | static int usr_cmd_cris_version; | |
29134980 OF |
148 | |
149 | /* Indicates whether to trust the above variable. */ | |
150 | static int usr_cmd_cris_version_valid = 0; | |
151 | ||
41922353 OF |
152 | static const char cris_mode_normal[] = "normal"; |
153 | static const char cris_mode_guru[] = "guru"; | |
40478521 | 154 | static const char *const cris_modes[] = { |
0e6bdb31 OF |
155 | cris_mode_normal, |
156 | cris_mode_guru, | |
157 | 0 | |
158 | }; | |
159 | ||
160 | /* CRIS mode, set via the user command 'set cris-mode'. Affects | |
161 | type of break instruction among other things. */ | |
162 | static const char *usr_cmd_cris_mode = cris_mode_normal; | |
163 | ||
a5f6c8f5 OF |
164 | /* Whether to make use of Dwarf-2 CFI (default on). */ |
165 | static int usr_cmd_cris_dwarf2_cfi = 1; | |
29134980 | 166 | |
29134980 OF |
167 | /* CRIS architecture specific information. */ |
168 | struct gdbarch_tdep | |
169 | { | |
0e6bdb31 OF |
170 | int cris_version; |
171 | const char *cris_mode; | |
a5f6c8f5 | 172 | int cris_dwarf2_cfi; |
29134980 OF |
173 | }; |
174 | ||
a5f6c8f5 OF |
175 | /* Sigtramp identification code copied from i386-linux-tdep.c. */ |
176 | ||
177 | #define SIGTRAMP_INSN0 0x9c5f /* movu.w 0xXX, $r9 */ | |
178 | #define SIGTRAMP_OFFSET0 0 | |
179 | #define SIGTRAMP_INSN1 0xe93d /* break 13 */ | |
180 | #define SIGTRAMP_OFFSET1 4 | |
181 | ||
182 | static const unsigned short sigtramp_code[] = | |
183 | { | |
184 | SIGTRAMP_INSN0, 0x0077, /* movu.w $0x77, $r9 */ | |
185 | SIGTRAMP_INSN1 /* break 13 */ | |
186 | }; | |
187 | ||
188 | #define SIGTRAMP_LEN (sizeof sigtramp_code) | |
189 | ||
190 | /* Note: same length as normal sigtramp code. */ | |
191 | ||
192 | static const unsigned short rt_sigtramp_code[] = | |
29134980 | 193 | { |
a5f6c8f5 OF |
194 | SIGTRAMP_INSN0, 0x00ad, /* movu.w $0xad, $r9 */ |
195 | SIGTRAMP_INSN1 /* break 13 */ | |
196 | }; | |
197 | ||
198 | /* If PC is in a sigtramp routine, return the address of the start of | |
199 | the routine. Otherwise, return 0. */ | |
200 | ||
201 | static CORE_ADDR | |
94afd7a6 | 202 | cris_sigtramp_start (struct frame_info *this_frame) |
a5f6c8f5 | 203 | { |
94afd7a6 | 204 | CORE_ADDR pc = get_frame_pc (this_frame); |
e2a2a3e8 | 205 | gdb_byte buf[SIGTRAMP_LEN]; |
a5f6c8f5 | 206 | |
94afd7a6 | 207 | if (!safe_frame_unwind_memory (this_frame, pc, buf, SIGTRAMP_LEN)) |
a5f6c8f5 OF |
208 | return 0; |
209 | ||
e2a2a3e8 | 210 | if (((buf[1] << 8) + buf[0]) != SIGTRAMP_INSN0) |
a5f6c8f5 | 211 | { |
e2a2a3e8 | 212 | if (((buf[1] << 8) + buf[0]) != SIGTRAMP_INSN1) |
a5f6c8f5 OF |
213 | return 0; |
214 | ||
215 | pc -= SIGTRAMP_OFFSET1; | |
94afd7a6 | 216 | if (!safe_frame_unwind_memory (this_frame, pc, buf, SIGTRAMP_LEN)) |
a5f6c8f5 OF |
217 | return 0; |
218 | } | |
219 | ||
220 | if (memcmp (buf, sigtramp_code, SIGTRAMP_LEN) != 0) | |
221 | return 0; | |
222 | ||
223 | return pc; | |
224 | } | |
225 | ||
226 | /* If PC is in a RT sigtramp routine, return the address of the start of | |
227 | the routine. Otherwise, return 0. */ | |
228 | ||
229 | static CORE_ADDR | |
94afd7a6 | 230 | cris_rt_sigtramp_start (struct frame_info *this_frame) |
a5f6c8f5 | 231 | { |
94afd7a6 | 232 | CORE_ADDR pc = get_frame_pc (this_frame); |
e2a2a3e8 | 233 | gdb_byte buf[SIGTRAMP_LEN]; |
a5f6c8f5 | 234 | |
94afd7a6 | 235 | if (!safe_frame_unwind_memory (this_frame, pc, buf, SIGTRAMP_LEN)) |
a5f6c8f5 OF |
236 | return 0; |
237 | ||
e2a2a3e8 | 238 | if (((buf[1] << 8) + buf[0]) != SIGTRAMP_INSN0) |
a5f6c8f5 | 239 | { |
e2a2a3e8 | 240 | if (((buf[1] << 8) + buf[0]) != SIGTRAMP_INSN1) |
a5f6c8f5 OF |
241 | return 0; |
242 | ||
243 | pc -= SIGTRAMP_OFFSET1; | |
94afd7a6 | 244 | if (!safe_frame_unwind_memory (this_frame, pc, buf, SIGTRAMP_LEN)) |
a5f6c8f5 OF |
245 | return 0; |
246 | } | |
247 | ||
248 | if (memcmp (buf, rt_sigtramp_code, SIGTRAMP_LEN) != 0) | |
249 | return 0; | |
250 | ||
251 | return pc; | |
252 | } | |
253 | ||
94afd7a6 UW |
254 | /* Assuming THIS_FRAME is a frame for a GNU/Linux sigtramp routine, |
255 | return the address of the associated sigcontext structure. */ | |
a5f6c8f5 OF |
256 | |
257 | static CORE_ADDR | |
94afd7a6 | 258 | cris_sigcontext_addr (struct frame_info *this_frame) |
a5f6c8f5 | 259 | { |
e17a4113 UW |
260 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
261 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
a5f6c8f5 OF |
262 | CORE_ADDR pc; |
263 | CORE_ADDR sp; | |
264 | char buf[4]; | |
265 | ||
e17a4113 UW |
266 | get_frame_register (this_frame, gdbarch_sp_regnum (gdbarch), buf); |
267 | sp = extract_unsigned_integer (buf, 4, byte_order); | |
a5f6c8f5 OF |
268 | |
269 | /* Look for normal sigtramp frame first. */ | |
94afd7a6 | 270 | pc = cris_sigtramp_start (this_frame); |
a5f6c8f5 OF |
271 | if (pc) |
272 | { | |
273 | /* struct signal_frame (arch/cris/kernel/signal.c) contains | |
274 | struct sigcontext as its first member, meaning the SP points to | |
275 | it already. */ | |
276 | return sp; | |
277 | } | |
278 | ||
94afd7a6 | 279 | pc = cris_rt_sigtramp_start (this_frame); |
a5f6c8f5 OF |
280 | if (pc) |
281 | { | |
282 | /* struct rt_signal_frame (arch/cris/kernel/signal.c) contains | |
283 | a struct ucontext, which in turn contains a struct sigcontext. | |
284 | Magic digging: | |
285 | 4 + 4 + 128 to struct ucontext, then | |
286 | 4 + 4 + 12 to struct sigcontext. */ | |
287 | return (sp + 156); | |
288 | } | |
289 | ||
8a3fe4f8 | 290 | error (_("Couldn't recognize signal trampoline.")); |
a5f6c8f5 | 291 | return 0; |
29134980 OF |
292 | } |
293 | ||
2e4b5889 | 294 | struct cris_unwind_cache |
29134980 | 295 | { |
2e4b5889 OF |
296 | /* The previous frame's inner most stack address. Used as this |
297 | frame ID's stack_addr. */ | |
298 | CORE_ADDR prev_sp; | |
299 | /* The frame's base, optionally used by the high-level debug info. */ | |
300 | CORE_ADDR base; | |
301 | int size; | |
302 | /* How far the SP and r8 (FP) have been offset from the start of | |
303 | the stack frame (as defined by the previous frame's stack | |
304 | pointer). */ | |
305 | LONGEST sp_offset; | |
306 | LONGEST r8_offset; | |
307 | int uses_frame; | |
308 | ||
309 | /* From old frame_extra_info struct. */ | |
29134980 OF |
310 | CORE_ADDR return_pc; |
311 | int leaf_function; | |
2e4b5889 OF |
312 | |
313 | /* Table indicating the location of each and every register. */ | |
314 | struct trad_frame_saved_reg *saved_regs; | |
29134980 OF |
315 | }; |
316 | ||
a5f6c8f5 | 317 | static struct cris_unwind_cache * |
94afd7a6 | 318 | cris_sigtramp_frame_unwind_cache (struct frame_info *this_frame, |
a5f6c8f5 OF |
319 | void **this_cache) |
320 | { | |
94afd7a6 | 321 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
7fbe2eba | 322 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
e17a4113 | 323 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
a5f6c8f5 OF |
324 | struct cris_unwind_cache *info; |
325 | CORE_ADDR pc; | |
326 | CORE_ADDR sp; | |
327 | CORE_ADDR addr; | |
328 | char buf[4]; | |
329 | int i; | |
330 | ||
331 | if ((*this_cache)) | |
332 | return (*this_cache); | |
333 | ||
334 | info = FRAME_OBSTACK_ZALLOC (struct cris_unwind_cache); | |
335 | (*this_cache) = info; | |
94afd7a6 | 336 | info->saved_regs = trad_frame_alloc_saved_regs (this_frame); |
a5f6c8f5 OF |
337 | |
338 | /* Zero all fields. */ | |
339 | info->prev_sp = 0; | |
340 | info->base = 0; | |
341 | info->size = 0; | |
342 | info->sp_offset = 0; | |
343 | info->r8_offset = 0; | |
344 | info->uses_frame = 0; | |
345 | info->return_pc = 0; | |
346 | info->leaf_function = 0; | |
347 | ||
94afd7a6 | 348 | get_frame_register (this_frame, gdbarch_sp_regnum (gdbarch), buf); |
e17a4113 | 349 | info->base = extract_unsigned_integer (buf, 4, byte_order); |
a5f6c8f5 | 350 | |
94afd7a6 | 351 | addr = cris_sigcontext_addr (this_frame); |
a5f6c8f5 OF |
352 | |
353 | /* Layout of the sigcontext struct: | |
354 | struct sigcontext { | |
355 | struct pt_regs regs; | |
356 | unsigned long oldmask; | |
357 | unsigned long usp; | |
358 | }; */ | |
359 | ||
c600d464 OF |
360 | if (tdep->cris_version == 10) |
361 | { | |
362 | /* R0 to R13 are stored in reverse order at offset (2 * 4) in | |
363 | struct pt_regs. */ | |
364 | for (i = 0; i <= 13; i++) | |
365 | info->saved_regs[i].addr = addr + ((15 - i) * 4); | |
366 | ||
367 | info->saved_regs[MOF_REGNUM].addr = addr + (16 * 4); | |
368 | info->saved_regs[DCCR_REGNUM].addr = addr + (17 * 4); | |
369 | info->saved_regs[SRP_REGNUM].addr = addr + (18 * 4); | |
370 | /* Note: IRP is off by 2 at this point. There's no point in correcting | |
371 | it though since that will mean that the backtrace will show a PC | |
372 | different from what is shown when stopped. */ | |
373 | info->saved_regs[IRP_REGNUM].addr = addr + (19 * 4); | |
7fbe2eba | 374 | info->saved_regs[gdbarch_pc_regnum (gdbarch)] |
3e8c568d | 375 | = info->saved_regs[IRP_REGNUM]; |
7fbe2eba | 376 | info->saved_regs[gdbarch_sp_regnum (gdbarch)].addr = addr + (24 * 4); |
c600d464 OF |
377 | } |
378 | else | |
379 | { | |
380 | /* CRISv32. */ | |
381 | /* R0 to R13 are stored in order at offset (1 * 4) in | |
382 | struct pt_regs. */ | |
383 | for (i = 0; i <= 13; i++) | |
384 | info->saved_regs[i].addr = addr + ((i + 1) * 4); | |
385 | ||
386 | info->saved_regs[ACR_REGNUM].addr = addr + (15 * 4); | |
387 | info->saved_regs[SRS_REGNUM].addr = addr + (16 * 4); | |
388 | info->saved_regs[MOF_REGNUM].addr = addr + (17 * 4); | |
389 | info->saved_regs[SPC_REGNUM].addr = addr + (18 * 4); | |
390 | info->saved_regs[CCS_REGNUM].addr = addr + (19 * 4); | |
391 | info->saved_regs[SRP_REGNUM].addr = addr + (20 * 4); | |
392 | info->saved_regs[ERP_REGNUM].addr = addr + (21 * 4); | |
393 | info->saved_regs[EXS_REGNUM].addr = addr + (22 * 4); | |
394 | info->saved_regs[EDA_REGNUM].addr = addr + (23 * 4); | |
395 | ||
396 | /* FIXME: If ERP is in a delay slot at this point then the PC will | |
397 | be wrong at this point. This problem manifests itself in the | |
398 | sigaltstack.exp test case, which occasionally generates FAILs when | |
0963b4bd | 399 | the signal is received while in a delay slot. |
c600d464 OF |
400 | |
401 | This could be solved by a couple of read_memory_unsigned_integer and a | |
402 | trad_frame_set_value. */ | |
7fbe2eba | 403 | info->saved_regs[gdbarch_pc_regnum (gdbarch)] |
3e8c568d | 404 | = info->saved_regs[ERP_REGNUM]; |
c600d464 | 405 | |
7fbe2eba | 406 | info->saved_regs[gdbarch_sp_regnum (gdbarch)].addr |
3e8c568d | 407 | = addr + (25 * 4); |
c600d464 | 408 | } |
a5f6c8f5 OF |
409 | |
410 | return info; | |
411 | } | |
412 | ||
413 | static void | |
94afd7a6 | 414 | cris_sigtramp_frame_this_id (struct frame_info *this_frame, void **this_cache, |
a5f6c8f5 OF |
415 | struct frame_id *this_id) |
416 | { | |
417 | struct cris_unwind_cache *cache = | |
94afd7a6 UW |
418 | cris_sigtramp_frame_unwind_cache (this_frame, this_cache); |
419 | (*this_id) = frame_id_build (cache->base, get_frame_pc (this_frame)); | |
a5f6c8f5 OF |
420 | } |
421 | ||
422 | /* Forward declaration. */ | |
423 | ||
94afd7a6 UW |
424 | static struct value *cris_frame_prev_register (struct frame_info *this_frame, |
425 | void **this_cache, int regnum); | |
426 | static struct value * | |
427 | cris_sigtramp_frame_prev_register (struct frame_info *this_frame, | |
428 | void **this_cache, int regnum) | |
a5f6c8f5 OF |
429 | { |
430 | /* Make sure we've initialized the cache. */ | |
94afd7a6 UW |
431 | cris_sigtramp_frame_unwind_cache (this_frame, this_cache); |
432 | return cris_frame_prev_register (this_frame, this_cache, regnum); | |
433 | } | |
434 | ||
435 | static int | |
436 | cris_sigtramp_frame_sniffer (const struct frame_unwind *self, | |
437 | struct frame_info *this_frame, | |
438 | void **this_cache) | |
439 | { | |
440 | if (cris_sigtramp_start (this_frame) | |
441 | || cris_rt_sigtramp_start (this_frame)) | |
442 | return 1; | |
443 | ||
444 | return 0; | |
a5f6c8f5 OF |
445 | } |
446 | ||
447 | static const struct frame_unwind cris_sigtramp_frame_unwind = | |
448 | { | |
449 | SIGTRAMP_FRAME, | |
8fbca658 | 450 | default_frame_unwind_stop_reason, |
a5f6c8f5 | 451 | cris_sigtramp_frame_this_id, |
94afd7a6 UW |
452 | cris_sigtramp_frame_prev_register, |
453 | NULL, | |
454 | cris_sigtramp_frame_sniffer | |
a5f6c8f5 OF |
455 | }; |
456 | ||
63807e1d | 457 | static int |
c600d464 OF |
458 | crisv32_single_step_through_delay (struct gdbarch *gdbarch, |
459 | struct frame_info *this_frame) | |
460 | { | |
7fbe2eba | 461 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
c600d464 OF |
462 | ULONGEST erp; |
463 | int ret = 0; | |
c600d464 | 464 | |
35488783 | 465 | if (tdep->cris_mode == cris_mode_guru) |
395f2fc2 | 466 | erp = get_frame_register_unsigned (this_frame, NRP_REGNUM); |
0e6bdb31 | 467 | else |
395f2fc2 | 468 | erp = get_frame_register_unsigned (this_frame, ERP_REGNUM); |
c600d464 OF |
469 | |
470 | if (erp & 0x1) | |
471 | { | |
472 | /* In delay slot - check if there's a breakpoint at the preceding | |
473 | instruction. */ | |
6c95b8df | 474 | if (breakpoint_here_p (get_frame_address_space (this_frame), erp & ~0x1)) |
c600d464 OF |
475 | ret = 1; |
476 | } | |
477 | return ret; | |
478 | } | |
479 | ||
29134980 | 480 | /* The instruction environment needed to find single-step breakpoints. */ |
c600d464 | 481 | |
29134980 OF |
482 | typedef |
483 | struct instruction_environment | |
484 | { | |
485 | unsigned long reg[NUM_GENREGS]; | |
486 | unsigned long preg[NUM_SPECREGS]; | |
487 | unsigned long branch_break_address; | |
488 | unsigned long delay_slot_pc; | |
489 | unsigned long prefix_value; | |
490 | int branch_found; | |
491 | int prefix_found; | |
492 | int invalid; | |
493 | int slot_needed; | |
494 | int delay_slot_pc_active; | |
495 | int xflag_found; | |
496 | int disable_interrupt; | |
e17a4113 | 497 | int byte_order; |
29134980 OF |
498 | } inst_env_type; |
499 | ||
29134980 OF |
500 | /* Machine-dependencies in CRIS for opcodes. */ |
501 | ||
502 | /* Instruction sizes. */ | |
503 | enum cris_instruction_sizes | |
504 | { | |
505 | INST_BYTE_SIZE = 0, | |
506 | INST_WORD_SIZE = 1, | |
507 | INST_DWORD_SIZE = 2 | |
508 | }; | |
509 | ||
510 | /* Addressing modes. */ | |
511 | enum cris_addressing_modes | |
512 | { | |
513 | REGISTER_MODE = 1, | |
514 | INDIRECT_MODE = 2, | |
515 | AUTOINC_MODE = 3 | |
516 | }; | |
517 | ||
518 | /* Prefix addressing modes. */ | |
519 | enum cris_prefix_addressing_modes | |
520 | { | |
521 | PREFIX_INDEX_MODE = 2, | |
522 | PREFIX_ASSIGN_MODE = 3, | |
523 | ||
524 | /* Handle immediate byte offset addressing mode prefix format. */ | |
525 | PREFIX_OFFSET_MODE = 2 | |
526 | }; | |
527 | ||
528 | /* Masks for opcodes. */ | |
529 | enum cris_opcode_masks | |
530 | { | |
531 | BRANCH_SIGNED_SHORT_OFFSET_MASK = 0x1, | |
532 | SIGNED_EXTEND_BIT_MASK = 0x2, | |
533 | SIGNED_BYTE_MASK = 0x80, | |
534 | SIGNED_BYTE_EXTEND_MASK = 0xFFFFFF00, | |
535 | SIGNED_WORD_MASK = 0x8000, | |
536 | SIGNED_WORD_EXTEND_MASK = 0xFFFF0000, | |
537 | SIGNED_DWORD_MASK = 0x80000000, | |
538 | SIGNED_QUICK_VALUE_MASK = 0x20, | |
539 | SIGNED_QUICK_VALUE_EXTEND_MASK = 0xFFFFFFC0 | |
540 | }; | |
541 | ||
542 | /* Functions for opcodes. The general form of the ETRAX 16-bit instruction: | |
543 | Bit 15 - 12 Operand2 | |
544 | 11 - 10 Mode | |
545 | 9 - 6 Opcode | |
546 | 5 - 4 Size | |
547 | 3 - 0 Operand1 */ | |
548 | ||
549 | static int | |
550 | cris_get_operand2 (unsigned short insn) | |
551 | { | |
552 | return ((insn & 0xF000) >> 12); | |
553 | } | |
554 | ||
555 | static int | |
556 | cris_get_mode (unsigned short insn) | |
557 | { | |
558 | return ((insn & 0x0C00) >> 10); | |
559 | } | |
560 | ||
561 | static int | |
562 | cris_get_opcode (unsigned short insn) | |
563 | { | |
564 | return ((insn & 0x03C0) >> 6); | |
565 | } | |
566 | ||
567 | static int | |
568 | cris_get_size (unsigned short insn) | |
569 | { | |
570 | return ((insn & 0x0030) >> 4); | |
571 | } | |
572 | ||
573 | static int | |
574 | cris_get_operand1 (unsigned short insn) | |
575 | { | |
576 | return (insn & 0x000F); | |
577 | } | |
578 | ||
579 | /* Additional functions in order to handle opcodes. */ | |
580 | ||
29134980 OF |
581 | static int |
582 | cris_get_quick_value (unsigned short insn) | |
583 | { | |
584 | return (insn & 0x003F); | |
585 | } | |
586 | ||
587 | static int | |
588 | cris_get_bdap_quick_offset (unsigned short insn) | |
589 | { | |
590 | return (insn & 0x00FF); | |
591 | } | |
592 | ||
593 | static int | |
594 | cris_get_branch_short_offset (unsigned short insn) | |
595 | { | |
596 | return (insn & 0x00FF); | |
597 | } | |
598 | ||
599 | static int | |
600 | cris_get_asr_shift_steps (unsigned long value) | |
601 | { | |
602 | return (value & 0x3F); | |
603 | } | |
604 | ||
29134980 OF |
605 | static int |
606 | cris_get_clear_size (unsigned short insn) | |
607 | { | |
608 | return ((insn) & 0xC000); | |
609 | } | |
610 | ||
611 | static int | |
612 | cris_is_signed_extend_bit_on (unsigned short insn) | |
613 | { | |
614 | return (((insn) & 0x20) == 0x20); | |
615 | } | |
616 | ||
617 | static int | |
618 | cris_is_xflag_bit_on (unsigned short insn) | |
619 | { | |
620 | return (((insn) & 0x1000) == 0x1000); | |
621 | } | |
622 | ||
623 | static void | |
624 | cris_set_size_to_dword (unsigned short *insn) | |
625 | { | |
626 | *insn &= 0xFFCF; | |
627 | *insn |= 0x20; | |
628 | } | |
629 | ||
8535cb38 | 630 | static signed char |
29134980 OF |
631 | cris_get_signed_offset (unsigned short insn) |
632 | { | |
8535cb38 | 633 | return ((signed char) (insn & 0x00FF)); |
29134980 OF |
634 | } |
635 | ||
636 | /* Calls an op function given the op-type, working on the insn and the | |
637 | inst_env. */ | |
be8626e0 MD |
638 | static void cris_gdb_func (struct gdbarch *, enum cris_op_type, unsigned short, |
639 | inst_env_type *); | |
29134980 | 640 | |
29134980 OF |
641 | static struct gdbarch *cris_gdbarch_init (struct gdbarch_info, |
642 | struct gdbarch_list *); | |
643 | ||
29134980 OF |
644 | static void cris_dump_tdep (struct gdbarch *, struct ui_file *); |
645 | ||
a5f6c8f5 OF |
646 | static void set_cris_version (char *ignore_args, int from_tty, |
647 | struct cmd_list_element *c); | |
29134980 | 648 | |
0e6bdb31 OF |
649 | static void set_cris_mode (char *ignore_args, int from_tty, |
650 | struct cmd_list_element *c); | |
651 | ||
a5f6c8f5 OF |
652 | static void set_cris_dwarf2_cfi (char *ignore_args, int from_tty, |
653 | struct cmd_list_element *c); | |
29134980 | 654 | |
2e4b5889 | 655 | static CORE_ADDR cris_scan_prologue (CORE_ADDR pc, |
94afd7a6 | 656 | struct frame_info *this_frame, |
2e4b5889 OF |
657 | struct cris_unwind_cache *info); |
658 | ||
5114e29d | 659 | static CORE_ADDR crisv32_scan_prologue (CORE_ADDR pc, |
94afd7a6 | 660 | struct frame_info *this_frame, |
5114e29d OF |
661 | struct cris_unwind_cache *info); |
662 | ||
2e4b5889 OF |
663 | static CORE_ADDR cris_unwind_pc (struct gdbarch *gdbarch, |
664 | struct frame_info *next_frame); | |
665 | ||
666 | static CORE_ADDR cris_unwind_sp (struct gdbarch *gdbarch, | |
667 | struct frame_info *next_frame); | |
668 | ||
669 | /* When arguments must be pushed onto the stack, they go on in reverse | |
0963b4bd | 670 | order. The below implements a FILO (stack) to do this. |
a5f6c8f5 | 671 | Copied from d10v-tdep.c. */ |
2e4b5889 OF |
672 | |
673 | struct stack_item | |
674 | { | |
675 | int len; | |
676 | struct stack_item *prev; | |
677 | void *data; | |
678 | }; | |
679 | ||
680 | static struct stack_item * | |
681 | push_stack_item (struct stack_item *prev, void *contents, int len) | |
682 | { | |
683 | struct stack_item *si; | |
684 | si = xmalloc (sizeof (struct stack_item)); | |
685 | si->data = xmalloc (len); | |
686 | si->len = len; | |
687 | si->prev = prev; | |
688 | memcpy (si->data, contents, len); | |
689 | return si; | |
690 | } | |
691 | ||
692 | static struct stack_item * | |
693 | pop_stack_item (struct stack_item *si) | |
694 | { | |
695 | struct stack_item *dead = si; | |
696 | si = si->prev; | |
697 | xfree (dead->data); | |
698 | xfree (dead); | |
699 | return si; | |
700 | } | |
701 | ||
702 | /* Put here the code to store, into fi->saved_regs, the addresses of | |
703 | the saved registers of frame described by FRAME_INFO. This | |
704 | includes special registers such as pc and fp saved in special ways | |
705 | in the stack frame. sp is even more special: the address we return | |
a5f6c8f5 | 706 | for it IS the sp for the next frame. */ |
2e4b5889 | 707 | |
63807e1d | 708 | static struct cris_unwind_cache * |
94afd7a6 | 709 | cris_frame_unwind_cache (struct frame_info *this_frame, |
2e4b5889 OF |
710 | void **this_prologue_cache) |
711 | { | |
35488783 UW |
712 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
713 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
2e4b5889 OF |
714 | CORE_ADDR pc; |
715 | struct cris_unwind_cache *info; | |
716 | int i; | |
717 | ||
718 | if ((*this_prologue_cache)) | |
719 | return (*this_prologue_cache); | |
720 | ||
721 | info = FRAME_OBSTACK_ZALLOC (struct cris_unwind_cache); | |
722 | (*this_prologue_cache) = info; | |
94afd7a6 | 723 | info->saved_regs = trad_frame_alloc_saved_regs (this_frame); |
2e4b5889 OF |
724 | |
725 | /* Zero all fields. */ | |
726 | info->prev_sp = 0; | |
727 | info->base = 0; | |
728 | info->size = 0; | |
729 | info->sp_offset = 0; | |
730 | info->r8_offset = 0; | |
731 | info->uses_frame = 0; | |
732 | info->return_pc = 0; | |
733 | info->leaf_function = 0; | |
734 | ||
735 | /* Prologue analysis does the rest... */ | |
35488783 | 736 | if (tdep->cris_version == 32) |
94afd7a6 | 737 | crisv32_scan_prologue (get_frame_func (this_frame), this_frame, info); |
5114e29d | 738 | else |
94afd7a6 | 739 | cris_scan_prologue (get_frame_func (this_frame), this_frame, info); |
2e4b5889 OF |
740 | |
741 | return info; | |
742 | } | |
743 | ||
744 | /* Given a GDB frame, determine the address of the calling function's | |
745 | frame. This will be used to create a new GDB frame struct. */ | |
746 | ||
747 | static void | |
94afd7a6 | 748 | cris_frame_this_id (struct frame_info *this_frame, |
2e4b5889 OF |
749 | void **this_prologue_cache, |
750 | struct frame_id *this_id) | |
751 | { | |
752 | struct cris_unwind_cache *info | |
94afd7a6 | 753 | = cris_frame_unwind_cache (this_frame, this_prologue_cache); |
2e4b5889 OF |
754 | CORE_ADDR base; |
755 | CORE_ADDR func; | |
756 | struct frame_id id; | |
757 | ||
758 | /* The FUNC is easy. */ | |
94afd7a6 | 759 | func = get_frame_func (this_frame); |
2e4b5889 OF |
760 | |
761 | /* Hopefully the prologue analysis either correctly determined the | |
762 | frame's base (which is the SP from the previous frame), or set | |
763 | that base to "NULL". */ | |
764 | base = info->prev_sp; | |
765 | if (base == 0) | |
766 | return; | |
767 | ||
768 | id = frame_id_build (base, func); | |
769 | ||
770 | (*this_id) = id; | |
771 | } | |
772 | ||
94afd7a6 UW |
773 | static struct value * |
774 | cris_frame_prev_register (struct frame_info *this_frame, | |
775 | void **this_prologue_cache, int regnum) | |
2e4b5889 OF |
776 | { |
777 | struct cris_unwind_cache *info | |
94afd7a6 UW |
778 | = cris_frame_unwind_cache (this_frame, this_prologue_cache); |
779 | return trad_frame_get_prev_register (this_frame, info->saved_regs, regnum); | |
2e4b5889 OF |
780 | } |
781 | ||
94afd7a6 UW |
782 | /* Assuming THIS_FRAME is a dummy, return the frame ID of that dummy |
783 | frame. The frame ID's base needs to match the TOS value saved by | |
784 | save_dummy_frame_tos(), and the PC match the dummy frame's breakpoint. */ | |
2e4b5889 OF |
785 | |
786 | static struct frame_id | |
94afd7a6 | 787 | cris_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame) |
2e4b5889 | 788 | { |
94afd7a6 UW |
789 | CORE_ADDR sp; |
790 | sp = get_frame_register_unsigned (this_frame, gdbarch_sp_regnum (gdbarch)); | |
791 | return frame_id_build (sp, get_frame_pc (this_frame)); | |
2e4b5889 OF |
792 | } |
793 | ||
794 | static CORE_ADDR | |
795 | cris_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp) | |
796 | { | |
797 | /* Align to the size of an instruction (so that they can safely be | |
798 | pushed onto the stack). */ | |
799 | return sp & ~3; | |
800 | } | |
801 | ||
802 | static CORE_ADDR | |
803 | cris_push_dummy_code (struct gdbarch *gdbarch, | |
82585c72 | 804 | CORE_ADDR sp, CORE_ADDR funaddr, |
2e4b5889 OF |
805 | struct value **args, int nargs, |
806 | struct type *value_type, | |
e4fd649a UW |
807 | CORE_ADDR *real_pc, CORE_ADDR *bp_addr, |
808 | struct regcache *regcache) | |
2e4b5889 OF |
809 | { |
810 | /* Allocate space sufficient for a breakpoint. */ | |
811 | sp = (sp - 4) & ~3; | |
812 | /* Store the address of that breakpoint */ | |
813 | *bp_addr = sp; | |
814 | /* CRIS always starts the call at the callee's entry point. */ | |
815 | *real_pc = funaddr; | |
816 | return sp; | |
817 | } | |
818 | ||
819 | static CORE_ADDR | |
7d9b040b | 820 | cris_push_dummy_call (struct gdbarch *gdbarch, struct value *function, |
2e4b5889 OF |
821 | struct regcache *regcache, CORE_ADDR bp_addr, |
822 | int nargs, struct value **args, CORE_ADDR sp, | |
823 | int struct_return, CORE_ADDR struct_addr) | |
824 | { | |
e17a4113 | 825 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
2e4b5889 OF |
826 | int stack_alloc; |
827 | int stack_offset; | |
828 | int argreg; | |
829 | int argnum; | |
830 | ||
831 | CORE_ADDR regval; | |
832 | ||
833 | /* The function's arguments and memory allocated by gdb for the arguments to | |
834 | point at reside in separate areas on the stack. | |
835 | Both frame pointers grow toward higher addresses. */ | |
836 | CORE_ADDR fp_arg; | |
837 | CORE_ADDR fp_mem; | |
838 | ||
839 | struct stack_item *si = NULL; | |
840 | ||
a5f6c8f5 | 841 | /* Push the return address. */ |
2e4b5889 OF |
842 | regcache_cooked_write_unsigned (regcache, SRP_REGNUM, bp_addr); |
843 | ||
844 | /* Are we returning a value using a structure return or a normal value | |
845 | return? struct_addr is the address of the reserved space for the return | |
846 | structure to be written on the stack. */ | |
847 | if (struct_return) | |
848 | { | |
849 | regcache_cooked_write_unsigned (regcache, STR_REGNUM, struct_addr); | |
850 | } | |
851 | ||
852 | /* Now load as many as possible of the first arguments into registers, | |
853 | and push the rest onto the stack. */ | |
854 | argreg = ARG1_REGNUM; | |
855 | stack_offset = 0; | |
856 | ||
857 | for (argnum = 0; argnum < nargs; argnum++) | |
858 | { | |
859 | int len; | |
860 | char *val; | |
861 | int reg_demand; | |
862 | int i; | |
863 | ||
4991999e | 864 | len = TYPE_LENGTH (value_type (args[argnum])); |
0fd88904 | 865 | val = (char *) value_contents (args[argnum]); |
2e4b5889 OF |
866 | |
867 | /* How may registers worth of storage do we need for this argument? */ | |
868 | reg_demand = (len / 4) + (len % 4 != 0 ? 1 : 0); | |
869 | ||
870 | if (len <= (2 * 4) && (argreg + reg_demand - 1 <= ARG4_REGNUM)) | |
871 | { | |
872 | /* Data passed by value. Fits in available register(s). */ | |
873 | for (i = 0; i < reg_demand; i++) | |
874 | { | |
f6e56ab3 | 875 | regcache_cooked_write (regcache, argreg, val); |
2e4b5889 OF |
876 | argreg++; |
877 | val += 4; | |
878 | } | |
879 | } | |
880 | else if (len <= (2 * 4) && argreg <= ARG4_REGNUM) | |
881 | { | |
882 | /* Data passed by value. Does not fit in available register(s). | |
883 | Use the register(s) first, then the stack. */ | |
884 | for (i = 0; i < reg_demand; i++) | |
885 | { | |
886 | if (argreg <= ARG4_REGNUM) | |
887 | { | |
f6e56ab3 | 888 | regcache_cooked_write (regcache, argreg, val); |
2e4b5889 OF |
889 | argreg++; |
890 | val += 4; | |
891 | } | |
892 | else | |
893 | { | |
894 | /* Push item for later so that pushed arguments | |
895 | come in the right order. */ | |
896 | si = push_stack_item (si, val, 4); | |
897 | val += 4; | |
898 | } | |
899 | } | |
900 | } | |
901 | else if (len > (2 * 4)) | |
902 | { | |
f6e56ab3 UW |
903 | /* Data passed by reference. Push copy of data onto stack |
904 | and pass pointer to this copy as argument. */ | |
905 | sp = (sp - len) & ~3; | |
906 | write_memory (sp, val, len); | |
907 | ||
908 | if (argreg <= ARG4_REGNUM) | |
909 | { | |
910 | regcache_cooked_write_unsigned (regcache, argreg, sp); | |
911 | argreg++; | |
912 | } | |
913 | else | |
914 | { | |
915 | gdb_byte buf[4]; | |
e17a4113 | 916 | store_unsigned_integer (buf, 4, byte_order, sp); |
f6e56ab3 UW |
917 | si = push_stack_item (si, buf, 4); |
918 | } | |
2e4b5889 OF |
919 | } |
920 | else | |
921 | { | |
922 | /* Data passed by value. No available registers. Put it on | |
923 | the stack. */ | |
924 | si = push_stack_item (si, val, len); | |
925 | } | |
926 | } | |
927 | ||
928 | while (si) | |
929 | { | |
930 | /* fp_arg must be word-aligned (i.e., don't += len) to match | |
931 | the function prologue. */ | |
932 | sp = (sp - si->len) & ~3; | |
933 | write_memory (sp, si->data, si->len); | |
934 | si = pop_stack_item (si); | |
935 | } | |
936 | ||
937 | /* Finally, update the SP register. */ | |
7fbe2eba | 938 | regcache_cooked_write_unsigned (regcache, gdbarch_sp_regnum (gdbarch), sp); |
2e4b5889 OF |
939 | |
940 | return sp; | |
941 | } | |
942 | ||
e2a2a3e8 OF |
943 | static const struct frame_unwind cris_frame_unwind = |
944 | { | |
2e4b5889 | 945 | NORMAL_FRAME, |
8fbca658 | 946 | default_frame_unwind_stop_reason, |
2e4b5889 | 947 | cris_frame_this_id, |
94afd7a6 UW |
948 | cris_frame_prev_register, |
949 | NULL, | |
950 | default_frame_sniffer | |
2e4b5889 OF |
951 | }; |
952 | ||
2e4b5889 | 953 | static CORE_ADDR |
94afd7a6 | 954 | cris_frame_base_address (struct frame_info *this_frame, void **this_cache) |
2e4b5889 OF |
955 | { |
956 | struct cris_unwind_cache *info | |
94afd7a6 | 957 | = cris_frame_unwind_cache (this_frame, this_cache); |
2e4b5889 OF |
958 | return info->base; |
959 | } | |
960 | ||
e2a2a3e8 OF |
961 | static const struct frame_base cris_frame_base = |
962 | { | |
2e4b5889 OF |
963 | &cris_frame_unwind, |
964 | cris_frame_base_address, | |
965 | cris_frame_base_address, | |
966 | cris_frame_base_address | |
967 | }; | |
968 | ||
29134980 OF |
969 | /* Frames information. The definition of the struct frame_info is |
970 | ||
971 | CORE_ADDR frame | |
972 | CORE_ADDR pc | |
5a203e44 | 973 | enum frame_type type; |
29134980 OF |
974 | CORE_ADDR return_pc |
975 | int leaf_function | |
976 | ||
977 | If the compilation option -fno-omit-frame-pointer is present the | |
978 | variable frame will be set to the content of R8 which is the frame | |
979 | pointer register. | |
980 | ||
981 | The variable pc contains the address where execution is performed | |
982 | in the present frame. The innermost frame contains the current content | |
983 | of the register PC. All other frames contain the content of the | |
984 | register PC in the next frame. | |
985 | ||
5a203e44 AC |
986 | The variable `type' indicates the frame's type: normal, SIGTRAMP |
987 | (associated with a signal handler), dummy (associated with a dummy | |
988 | frame). | |
29134980 OF |
989 | |
990 | The variable return_pc contains the address where execution should be | |
991 | resumed when the present frame has finished, the return address. | |
992 | ||
993 | The variable leaf_function is 1 if the return address is in the register | |
994 | SRP, and 0 if it is on the stack. | |
995 | ||
996 | Prologue instructions C-code. | |
997 | The prologue may consist of (-fno-omit-frame-pointer) | |
998 | 1) 2) | |
999 | push srp | |
1000 | push r8 push r8 | |
1001 | move.d sp,r8 move.d sp,r8 | |
1002 | subq X,sp subq X,sp | |
1003 | movem rY,[sp] movem rY,[sp] | |
1004 | move.S rZ,[r8-U] move.S rZ,[r8-U] | |
1005 | ||
1006 | where 1 is a non-terminal function, and 2 is a leaf-function. | |
1007 | ||
1008 | Note that this assumption is extremely brittle, and will break at the | |
1009 | slightest change in GCC's prologue. | |
1010 | ||
1011 | If local variables are declared or register contents are saved on stack | |
1012 | the subq-instruction will be present with X as the number of bytes | |
1013 | needed for storage. The reshuffle with respect to r8 may be performed | |
1014 | with any size S (b, w, d) and any of the general registers Z={0..13}. | |
0963b4bd | 1015 | The offset U should be representable by a signed 8-bit value in all cases. |
29134980 OF |
1016 | Thus, the prefix word is assumed to be immediate byte offset mode followed |
1017 | by another word containing the instruction. | |
1018 | ||
1019 | Degenerate cases: | |
1020 | 3) | |
1021 | push r8 | |
1022 | move.d sp,r8 | |
1023 | move.d r8,sp | |
1024 | pop r8 | |
1025 | ||
1026 | Prologue instructions C++-code. | |
1027 | Case 1) and 2) in the C-code may be followed by | |
1028 | ||
1029 | move.d r10,rS ; this | |
1030 | move.d r11,rT ; P1 | |
1031 | move.d r12,rU ; P2 | |
1032 | move.d r13,rV ; P3 | |
1033 | move.S [r8+U],rZ ; P4 | |
1034 | ||
0963b4bd | 1035 | if any of the call parameters are stored. The host expects these |
29134980 OF |
1036 | instructions to be executed in order to get the call parameters right. */ |
1037 | ||
1038 | /* Examine the prologue of a function. The variable ip is the address of | |
1039 | the first instruction of the prologue. The variable limit is the address | |
1040 | of the first instruction after the prologue. The variable fi contains the | |
1041 | information in struct frame_info. The variable frameless_p controls whether | |
1042 | the entire prologue is examined (0) or just enough instructions to | |
1043 | determine that it is a prologue (1). */ | |
1044 | ||
a78f21af | 1045 | static CORE_ADDR |
94afd7a6 | 1046 | cris_scan_prologue (CORE_ADDR pc, struct frame_info *this_frame, |
2e4b5889 | 1047 | struct cris_unwind_cache *info) |
29134980 | 1048 | { |
94afd7a6 | 1049 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
e17a4113 UW |
1050 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
1051 | ||
29134980 OF |
1052 | /* Present instruction. */ |
1053 | unsigned short insn; | |
1054 | ||
1055 | /* Next instruction, lookahead. */ | |
1056 | unsigned short insn_next; | |
1057 | int regno; | |
1058 | ||
1059 | /* Is there a push fp? */ | |
1060 | int have_fp; | |
1061 | ||
1062 | /* Number of byte on stack used for local variables and movem. */ | |
1063 | int val; | |
1064 | ||
1065 | /* Highest register number in a movem. */ | |
1066 | int regsave; | |
1067 | ||
1068 | /* move.d r<source_register>,rS */ | |
1069 | short source_register; | |
1070 | ||
2e4b5889 OF |
1071 | /* Scan limit. */ |
1072 | int limit; | |
29134980 | 1073 | |
2e4b5889 OF |
1074 | /* This frame is with respect to a leaf until a push srp is found. */ |
1075 | if (info) | |
1076 | { | |
1077 | info->leaf_function = 1; | |
1078 | } | |
29134980 OF |
1079 | |
1080 | /* Assume nothing on stack. */ | |
1081 | val = 0; | |
1082 | regsave = -1; | |
1083 | ||
94afd7a6 | 1084 | /* If we were called without a this_frame, that means we were called |
2e4b5889 OF |
1085 | from cris_skip_prologue which already tried to find the end of the |
1086 | prologue through the symbol information. 64 instructions past current | |
1087 | pc is arbitrarily chosen, but at least it means we'll stop eventually. */ | |
94afd7a6 | 1088 | limit = this_frame ? get_frame_pc (this_frame) : pc + 64; |
29134980 | 1089 | |
29134980 | 1090 | /* Find the prologue instructions. */ |
a5f6c8f5 | 1091 | while (pc > 0 && pc < limit) |
29134980 | 1092 | { |
e17a4113 | 1093 | insn = read_memory_unsigned_integer (pc, 2, byte_order); |
2e4b5889 | 1094 | pc += 2; |
29134980 OF |
1095 | if (insn == 0xE1FC) |
1096 | { | |
0963b4bd | 1097 | /* push <reg> 32 bit instruction. */ |
e17a4113 | 1098 | insn_next = read_memory_unsigned_integer (pc, 2, byte_order); |
2e4b5889 | 1099 | pc += 2; |
29134980 | 1100 | regno = cris_get_operand2 (insn_next); |
2e4b5889 OF |
1101 | if (info) |
1102 | { | |
1103 | info->sp_offset += 4; | |
1104 | } | |
dbbff683 OF |
1105 | /* This check, meant to recognize srp, used to be regno == |
1106 | (SRP_REGNUM - NUM_GENREGS), but that covers r11 also. */ | |
1107 | if (insn_next == 0xBE7E) | |
29134980 | 1108 | { |
2e4b5889 OF |
1109 | if (info) |
1110 | { | |
1111 | info->leaf_function = 0; | |
1112 | } | |
29134980 | 1113 | } |
b4206d25 OF |
1114 | else if (insn_next == 0x8FEE) |
1115 | { | |
1116 | /* push $r8 */ | |
1117 | if (info) | |
1118 | { | |
1119 | info->r8_offset = info->sp_offset; | |
1120 | } | |
1121 | } | |
29134980 OF |
1122 | } |
1123 | else if (insn == 0x866E) | |
1124 | { | |
1125 | /* move.d sp,r8 */ | |
2e4b5889 OF |
1126 | if (info) |
1127 | { | |
1128 | info->uses_frame = 1; | |
2e4b5889 | 1129 | } |
29134980 OF |
1130 | continue; |
1131 | } | |
7fbe2eba | 1132 | else if (cris_get_operand2 (insn) == gdbarch_sp_regnum (gdbarch) |
29134980 OF |
1133 | && cris_get_mode (insn) == 0x0000 |
1134 | && cris_get_opcode (insn) == 0x000A) | |
1135 | { | |
1136 | /* subq <val>,sp */ | |
2e4b5889 OF |
1137 | if (info) |
1138 | { | |
1139 | info->sp_offset += cris_get_quick_value (insn); | |
1140 | } | |
29134980 OF |
1141 | } |
1142 | else if (cris_get_mode (insn) == 0x0002 | |
1143 | && cris_get_opcode (insn) == 0x000F | |
1144 | && cris_get_size (insn) == 0x0003 | |
7fbe2eba | 1145 | && cris_get_operand1 (insn) == gdbarch_sp_regnum (gdbarch)) |
29134980 OF |
1146 | { |
1147 | /* movem r<regsave>,[sp] */ | |
29134980 OF |
1148 | regsave = cris_get_operand2 (insn); |
1149 | } | |
7fbe2eba | 1150 | else if (cris_get_operand2 (insn) == gdbarch_sp_regnum (gdbarch) |
29134980 OF |
1151 | && ((insn & 0x0F00) >> 8) == 0x0001 |
1152 | && (cris_get_signed_offset (insn) < 0)) | |
1153 | { | |
1154 | /* Immediate byte offset addressing prefix word with sp as base | |
1155 | register. Used for CRIS v8 i.e. ETRAX 100 and newer if <val> | |
1156 | is between 64 and 128. | |
1157 | movem r<regsave>,[sp=sp-<val>] */ | |
2e4b5889 OF |
1158 | if (info) |
1159 | { | |
1160 | info->sp_offset += -cris_get_signed_offset (insn); | |
1161 | } | |
e17a4113 | 1162 | insn_next = read_memory_unsigned_integer (pc, 2, byte_order); |
2e4b5889 | 1163 | pc += 2; |
29134980 OF |
1164 | if (cris_get_mode (insn_next) == PREFIX_ASSIGN_MODE |
1165 | && cris_get_opcode (insn_next) == 0x000F | |
1166 | && cris_get_size (insn_next) == 0x0003 | |
3e8c568d | 1167 | && cris_get_operand1 (insn_next) == gdbarch_sp_regnum |
7fbe2eba | 1168 | (gdbarch)) |
29134980 | 1169 | { |
29134980 OF |
1170 | regsave = cris_get_operand2 (insn_next); |
1171 | } | |
1172 | else | |
1173 | { | |
1174 | /* The prologue ended before the limit was reached. */ | |
2e4b5889 | 1175 | pc -= 4; |
29134980 OF |
1176 | break; |
1177 | } | |
1178 | } | |
1179 | else if (cris_get_mode (insn) == 0x0001 | |
1180 | && cris_get_opcode (insn) == 0x0009 | |
1181 | && cris_get_size (insn) == 0x0002) | |
1182 | { | |
1183 | /* move.d r<10..13>,r<0..15> */ | |
29134980 | 1184 | source_register = cris_get_operand1 (insn); |
2a9ecef2 OF |
1185 | |
1186 | /* FIXME? In the glibc solibs, the prologue might contain something | |
1187 | like (this example taken from relocate_doit): | |
1188 | move.d $pc,$r0 | |
1189 | sub.d 0xfffef426,$r0 | |
1190 | which isn't covered by the source_register check below. Question | |
1191 | is whether to add a check for this combo, or make better use of | |
1192 | the limit variable instead. */ | |
29134980 OF |
1193 | if (source_register < ARG1_REGNUM || source_register > ARG4_REGNUM) |
1194 | { | |
1195 | /* The prologue ended before the limit was reached. */ | |
2e4b5889 | 1196 | pc -= 2; |
29134980 OF |
1197 | break; |
1198 | } | |
1199 | } | |
2e4b5889 | 1200 | else if (cris_get_operand2 (insn) == CRIS_FP_REGNUM |
29134980 OF |
1201 | /* The size is a fixed-size. */ |
1202 | && ((insn & 0x0F00) >> 8) == 0x0001 | |
1203 | /* A negative offset. */ | |
1204 | && (cris_get_signed_offset (insn) < 0)) | |
1205 | { | |
1206 | /* move.S rZ,[r8-U] (?) */ | |
e17a4113 | 1207 | insn_next = read_memory_unsigned_integer (pc, 2, byte_order); |
2e4b5889 | 1208 | pc += 2; |
29134980 | 1209 | regno = cris_get_operand2 (insn_next); |
7fbe2eba | 1210 | if ((regno >= 0 && regno < gdbarch_sp_regnum (gdbarch)) |
29134980 OF |
1211 | && cris_get_mode (insn_next) == PREFIX_OFFSET_MODE |
1212 | && cris_get_opcode (insn_next) == 0x000F) | |
1213 | { | |
1214 | /* move.S rZ,[r8-U] */ | |
1215 | continue; | |
1216 | } | |
1217 | else | |
1218 | { | |
1219 | /* The prologue ended before the limit was reached. */ | |
2e4b5889 | 1220 | pc -= 4; |
29134980 OF |
1221 | break; |
1222 | } | |
1223 | } | |
2e4b5889 | 1224 | else if (cris_get_operand2 (insn) == CRIS_FP_REGNUM |
29134980 OF |
1225 | /* The size is a fixed-size. */ |
1226 | && ((insn & 0x0F00) >> 8) == 0x0001 | |
1227 | /* A positive offset. */ | |
1228 | && (cris_get_signed_offset (insn) > 0)) | |
1229 | { | |
1230 | /* move.S [r8+U],rZ (?) */ | |
e17a4113 | 1231 | insn_next = read_memory_unsigned_integer (pc, 2, byte_order); |
2e4b5889 | 1232 | pc += 2; |
29134980 | 1233 | regno = cris_get_operand2 (insn_next); |
7fbe2eba | 1234 | if ((regno >= 0 && regno < gdbarch_sp_regnum (gdbarch)) |
29134980 OF |
1235 | && cris_get_mode (insn_next) == PREFIX_OFFSET_MODE |
1236 | && cris_get_opcode (insn_next) == 0x0009 | |
1237 | && cris_get_operand1 (insn_next) == regno) | |
1238 | { | |
1239 | /* move.S [r8+U],rZ */ | |
1240 | continue; | |
1241 | } | |
1242 | else | |
1243 | { | |
1244 | /* The prologue ended before the limit was reached. */ | |
2e4b5889 | 1245 | pc -= 4; |
29134980 OF |
1246 | break; |
1247 | } | |
1248 | } | |
1249 | else | |
1250 | { | |
1251 | /* The prologue ended before the limit was reached. */ | |
2e4b5889 | 1252 | pc -= 2; |
29134980 OF |
1253 | break; |
1254 | } | |
1255 | } | |
29134980 | 1256 | |
94afd7a6 | 1257 | /* We only want to know the end of the prologue when this_frame and info |
2e4b5889 | 1258 | are NULL (called from cris_skip_prologue i.e.). */ |
94afd7a6 | 1259 | if (this_frame == NULL && info == NULL) |
2e4b5889 OF |
1260 | { |
1261 | return pc; | |
1262 | } | |
29134980 | 1263 | |
2e4b5889 OF |
1264 | info->size = info->sp_offset; |
1265 | ||
1266 | /* Compute the previous frame's stack pointer (which is also the | |
1267 | frame's ID's stack address), and this frame's base pointer. */ | |
1268 | if (info->uses_frame) | |
29134980 | 1269 | { |
2e4b5889 OF |
1270 | ULONGEST this_base; |
1271 | /* The SP was moved to the FP. This indicates that a new frame | |
1272 | was created. Get THIS frame's FP value by unwinding it from | |
1273 | the next frame. */ | |
94afd7a6 | 1274 | this_base = get_frame_register_unsigned (this_frame, CRIS_FP_REGNUM); |
2e4b5889 | 1275 | info->base = this_base; |
b4206d25 OF |
1276 | info->saved_regs[CRIS_FP_REGNUM].addr = info->base; |
1277 | ||
2e4b5889 OF |
1278 | /* The FP points at the last saved register. Adjust the FP back |
1279 | to before the first saved register giving the SP. */ | |
1280 | info->prev_sp = info->base + info->r8_offset; | |
1281 | } | |
1282 | else | |
1283 | { | |
1284 | ULONGEST this_base; | |
1285 | /* Assume that the FP is this frame's SP but with that pushed | |
1286 | stack space added back. */ | |
94afd7a6 UW |
1287 | this_base = get_frame_register_unsigned (this_frame, |
1288 | gdbarch_sp_regnum (gdbarch)); | |
2e4b5889 OF |
1289 | info->base = this_base; |
1290 | info->prev_sp = info->base + info->size; | |
1291 | } | |
29134980 | 1292 | |
2e4b5889 OF |
1293 | /* Calculate the addresses for the saved registers on the stack. */ |
1294 | /* FIXME: The address calculation should really be done on the fly while | |
1295 | we're analyzing the prologue (we only hold one regsave value as it is | |
1296 | now). */ | |
1297 | val = info->sp_offset; | |
1298 | ||
1299 | for (regno = regsave; regno >= 0; regno--) | |
1300 | { | |
1301 | info->saved_regs[regno].addr = info->base + info->r8_offset - val; | |
1302 | val -= 4; | |
1303 | } | |
1304 | ||
1305 | /* The previous frame's SP needed to be computed. Save the computed | |
1306 | value. */ | |
3e8c568d | 1307 | trad_frame_set_value (info->saved_regs, |
7fbe2eba | 1308 | gdbarch_sp_regnum (gdbarch), info->prev_sp); |
2e4b5889 OF |
1309 | |
1310 | if (!info->leaf_function) | |
1311 | { | |
b4206d25 OF |
1312 | /* SRP saved on the stack. But where? */ |
1313 | if (info->r8_offset == 0) | |
1314 | { | |
1315 | /* R8 not pushed yet. */ | |
1316 | info->saved_regs[SRP_REGNUM].addr = info->base; | |
1317 | } | |
1318 | else | |
1319 | { | |
1320 | /* R8 pushed, but SP may or may not be moved to R8 yet. */ | |
1321 | info->saved_regs[SRP_REGNUM].addr = info->base + 4; | |
1322 | } | |
29134980 | 1323 | } |
2e4b5889 OF |
1324 | |
1325 | /* The PC is found in SRP (the actual register or located on the stack). */ | |
7fbe2eba | 1326 | info->saved_regs[gdbarch_pc_regnum (gdbarch)] |
3e8c568d | 1327 | = info->saved_regs[SRP_REGNUM]; |
2e4b5889 OF |
1328 | |
1329 | return pc; | |
29134980 OF |
1330 | } |
1331 | ||
5114e29d | 1332 | static CORE_ADDR |
94afd7a6 | 1333 | crisv32_scan_prologue (CORE_ADDR pc, struct frame_info *this_frame, |
5114e29d OF |
1334 | struct cris_unwind_cache *info) |
1335 | { | |
94afd7a6 | 1336 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
5114e29d OF |
1337 | ULONGEST this_base; |
1338 | ||
1339 | /* Unlike the CRISv10 prologue scanner (cris_scan_prologue), this is not | |
1340 | meant to be a full-fledged prologue scanner. It is only needed for | |
1341 | the cases where we end up in code always lacking DWARF-2 CFI, notably: | |
1342 | ||
1343 | * PLT stubs (library calls) | |
1344 | * call dummys | |
1345 | * signal trampolines | |
1346 | ||
1347 | For those cases, it is assumed that there is no actual prologue; that | |
1348 | the stack pointer is not adjusted, and (as a consequence) the return | |
1349 | address is not pushed onto the stack. */ | |
1350 | ||
94afd7a6 | 1351 | /* We only want to know the end of the prologue when this_frame and info |
5114e29d | 1352 | are NULL (called from cris_skip_prologue i.e.). */ |
94afd7a6 | 1353 | if (this_frame == NULL && info == NULL) |
5114e29d OF |
1354 | { |
1355 | return pc; | |
1356 | } | |
1357 | ||
1358 | /* The SP is assumed to be unaltered. */ | |
94afd7a6 UW |
1359 | this_base = get_frame_register_unsigned (this_frame, |
1360 | gdbarch_sp_regnum (gdbarch)); | |
5114e29d OF |
1361 | info->base = this_base; |
1362 | info->prev_sp = this_base; | |
1363 | ||
1364 | /* The PC is assumed to be found in SRP. */ | |
7fbe2eba | 1365 | info->saved_regs[gdbarch_pc_regnum (gdbarch)] |
3e8c568d | 1366 | = info->saved_regs[SRP_REGNUM]; |
5114e29d OF |
1367 | |
1368 | return pc; | |
1369 | } | |
1370 | ||
29134980 OF |
1371 | /* Advance pc beyond any function entry prologue instructions at pc |
1372 | to reach some "real" code. */ | |
1373 | ||
29134980 OF |
1374 | /* Given a PC value corresponding to the start of a function, return the PC |
1375 | of the first instruction after the function prologue. */ | |
1376 | ||
a78f21af | 1377 | static CORE_ADDR |
6093d2eb | 1378 | cris_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc) |
29134980 | 1379 | { |
35488783 | 1380 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
2e4b5889 OF |
1381 | CORE_ADDR func_addr, func_end; |
1382 | struct symtab_and_line sal; | |
29134980 OF |
1383 | CORE_ADDR pc_after_prologue; |
1384 | ||
2e4b5889 OF |
1385 | /* If we have line debugging information, then the end of the prologue |
1386 | should the first assembly instruction of the first source line. */ | |
1387 | if (find_pc_partial_function (pc, NULL, &func_addr, &func_end)) | |
1388 | { | |
1389 | sal = find_pc_line (func_addr, 0); | |
1390 | if (sal.end > 0 && sal.end < func_end) | |
1391 | return sal.end; | |
1392 | } | |
29134980 | 1393 | |
35488783 | 1394 | if (tdep->cris_version == 32) |
5114e29d OF |
1395 | pc_after_prologue = crisv32_scan_prologue (pc, NULL, NULL); |
1396 | else | |
1397 | pc_after_prologue = cris_scan_prologue (pc, NULL, NULL); | |
1398 | ||
29134980 OF |
1399 | return pc_after_prologue; |
1400 | } | |
1401 | ||
2e4b5889 OF |
1402 | static CORE_ADDR |
1403 | cris_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame) | |
1404 | { | |
1405 | ULONGEST pc; | |
11411de3 DJ |
1406 | pc = frame_unwind_register_unsigned (next_frame, |
1407 | gdbarch_pc_regnum (gdbarch)); | |
2e4b5889 OF |
1408 | return pc; |
1409 | } | |
1410 | ||
1411 | static CORE_ADDR | |
1412 | cris_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame) | |
1413 | { | |
1414 | ULONGEST sp; | |
11411de3 DJ |
1415 | sp = frame_unwind_register_unsigned (next_frame, |
1416 | gdbarch_sp_regnum (gdbarch)); | |
2e4b5889 OF |
1417 | return sp; |
1418 | } | |
1419 | ||
29134980 OF |
1420 | /* Use the program counter to determine the contents and size of a breakpoint |
1421 | instruction. It returns a pointer to a string of bytes that encode a | |
1422 | breakpoint instruction, stores the length of the string to *lenptr, and | |
1423 | adjusts pcptr (if necessary) to point to the actual memory location where | |
1424 | the breakpoint should be inserted. */ | |
1425 | ||
a78f21af | 1426 | static const unsigned char * |
0963b4bd MS |
1427 | cris_breakpoint_from_pc (struct gdbarch *gdbarch, |
1428 | CORE_ADDR *pcptr, int *lenptr) | |
29134980 | 1429 | { |
35488783 | 1430 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
0e6bdb31 OF |
1431 | static unsigned char break8_insn[] = {0x38, 0xe9}; |
1432 | static unsigned char break15_insn[] = {0x3f, 0xe9}; | |
29134980 OF |
1433 | *lenptr = 2; |
1434 | ||
35488783 | 1435 | if (tdep->cris_mode == cris_mode_guru) |
0e6bdb31 OF |
1436 | return break15_insn; |
1437 | else | |
1438 | return break8_insn; | |
29134980 OF |
1439 | } |
1440 | ||
29134980 OF |
1441 | /* Returns 1 if spec_reg is applicable to the current gdbarch's CRIS version, |
1442 | 0 otherwise. */ | |
1443 | ||
a78f21af | 1444 | static int |
35488783 UW |
1445 | cris_spec_reg_applicable (struct gdbarch *gdbarch, |
1446 | struct cris_spec_reg spec_reg) | |
29134980 | 1447 | { |
35488783 UW |
1448 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
1449 | int version = tdep->cris_version; | |
29134980 OF |
1450 | |
1451 | switch (spec_reg.applicable_version) | |
1452 | { | |
1453 | case cris_ver_version_all: | |
1454 | return 1; | |
1455 | case cris_ver_warning: | |
1456 | /* Indeterminate/obsolete. */ | |
1457 | return 0; | |
29134980 OF |
1458 | case cris_ver_v0_3: |
1459 | return (version >= 0 && version <= 3); | |
1460 | case cris_ver_v3p: | |
1461 | return (version >= 3); | |
1462 | case cris_ver_v8: | |
1463 | return (version == 8 || version == 9); | |
1464 | case cris_ver_v8p: | |
1465 | return (version >= 8); | |
c600d464 OF |
1466 | case cris_ver_v0_10: |
1467 | return (version >= 0 && version <= 10); | |
1468 | case cris_ver_v3_10: | |
1469 | return (version >= 3 && version <= 10); | |
1470 | case cris_ver_v8_10: | |
1471 | return (version >= 8 && version <= 10); | |
1472 | case cris_ver_v10: | |
1473 | return (version == 10); | |
29134980 OF |
1474 | case cris_ver_v10p: |
1475 | return (version >= 10); | |
c600d464 OF |
1476 | case cris_ver_v32p: |
1477 | return (version >= 32); | |
29134980 OF |
1478 | default: |
1479 | /* Invalid cris version. */ | |
1480 | return 0; | |
1481 | } | |
1482 | } | |
1483 | ||
1d94326f AC |
1484 | /* Returns the register size in unit byte. Returns 0 for an unimplemented |
1485 | register, -1 for an invalid register. */ | |
1486 | ||
1487 | static int | |
be8626e0 | 1488 | cris_register_size (struct gdbarch *gdbarch, int regno) |
1d94326f | 1489 | { |
be8626e0 | 1490 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
1d94326f AC |
1491 | int i; |
1492 | int spec_regno; | |
1493 | ||
1494 | if (regno >= 0 && regno < NUM_GENREGS) | |
1495 | { | |
1496 | /* General registers (R0 - R15) are 32 bits. */ | |
1497 | return 4; | |
1498 | } | |
c600d464 | 1499 | else if (regno >= NUM_GENREGS && regno < (NUM_GENREGS + NUM_SPECREGS)) |
1d94326f AC |
1500 | { |
1501 | /* Special register (R16 - R31). cris_spec_regs is zero-based. | |
1502 | Adjust regno accordingly. */ | |
1503 | spec_regno = regno - NUM_GENREGS; | |
1504 | ||
c600d464 | 1505 | for (i = 0; cris_spec_regs[i].name != NULL; i++) |
1d94326f AC |
1506 | { |
1507 | if (cris_spec_regs[i].number == spec_regno | |
35488783 | 1508 | && cris_spec_reg_applicable (gdbarch, cris_spec_regs[i])) |
1d94326f AC |
1509 | /* Go with the first applicable register. */ |
1510 | return cris_spec_regs[i].reg_size; | |
1511 | } | |
1512 | /* Special register not applicable to this CRIS version. */ | |
1513 | return 0; | |
1514 | } | |
be8626e0 MD |
1515 | else if (regno >= gdbarch_pc_regnum (gdbarch) |
1516 | && regno < gdbarch_num_regs (gdbarch)) | |
1d94326f | 1517 | { |
c600d464 OF |
1518 | /* This will apply to CRISv32 only where there are additional registers |
1519 | after the special registers (pseudo PC and support registers). */ | |
1520 | return 4; | |
1d94326f | 1521 | } |
c600d464 OF |
1522 | |
1523 | ||
1524 | return -1; | |
1d94326f AC |
1525 | } |
1526 | ||
29134980 OF |
1527 | /* Nonzero if regno should not be fetched from the target. This is the case |
1528 | for unimplemented (size 0) and non-existant registers. */ | |
1529 | ||
a78f21af | 1530 | static int |
64a3914f | 1531 | cris_cannot_fetch_register (struct gdbarch *gdbarch, int regno) |
29134980 | 1532 | { |
64a3914f | 1533 | return ((regno < 0 || regno >= gdbarch_num_regs (gdbarch)) |
be8626e0 | 1534 | || (cris_register_size (gdbarch, regno) == 0)); |
29134980 OF |
1535 | } |
1536 | ||
1537 | /* Nonzero if regno should not be written to the target, for various | |
1538 | reasons. */ | |
1539 | ||
a78f21af | 1540 | static int |
64a3914f | 1541 | cris_cannot_store_register (struct gdbarch *gdbarch, int regno) |
29134980 OF |
1542 | { |
1543 | /* There are three kinds of registers we refuse to write to. | |
1544 | 1. Those that not implemented. | |
1545 | 2. Those that are read-only (depends on the processor mode). | |
0963b4bd | 1546 | 3. Those registers to which a write has no effect. */ |
29134980 | 1547 | |
f57d151a | 1548 | if (regno < 0 |
64a3914f | 1549 | || regno >= gdbarch_num_regs (gdbarch) |
be8626e0 | 1550 | || cris_register_size (gdbarch, regno) == 0) |
29134980 OF |
1551 | /* Not implemented. */ |
1552 | return 1; | |
1553 | ||
1554 | else if (regno == VR_REGNUM) | |
1555 | /* Read-only. */ | |
1556 | return 1; | |
1557 | ||
1558 | else if (regno == P0_REGNUM || regno == P4_REGNUM || regno == P8_REGNUM) | |
1559 | /* Writing has no effect. */ | |
1560 | return 1; | |
1561 | ||
a5f6c8f5 OF |
1562 | /* IBR, BAR, BRP and IRP are read-only in user mode. Let the debug |
1563 | agent decide whether they are writable. */ | |
29134980 OF |
1564 | |
1565 | return 0; | |
1566 | } | |
1567 | ||
c600d464 OF |
1568 | /* Nonzero if regno should not be fetched from the target. This is the case |
1569 | for unimplemented (size 0) and non-existant registers. */ | |
1570 | ||
1571 | static int | |
64a3914f | 1572 | crisv32_cannot_fetch_register (struct gdbarch *gdbarch, int regno) |
c600d464 | 1573 | { |
64a3914f | 1574 | return ((regno < 0 || regno >= gdbarch_num_regs (gdbarch)) |
be8626e0 | 1575 | || (cris_register_size (gdbarch, regno) == 0)); |
c600d464 OF |
1576 | } |
1577 | ||
1578 | /* Nonzero if regno should not be written to the target, for various | |
1579 | reasons. */ | |
1580 | ||
1581 | static int | |
64a3914f | 1582 | crisv32_cannot_store_register (struct gdbarch *gdbarch, int regno) |
c600d464 OF |
1583 | { |
1584 | /* There are three kinds of registers we refuse to write to. | |
1585 | 1. Those that not implemented. | |
1586 | 2. Those that are read-only (depends on the processor mode). | |
0963b4bd | 1587 | 3. Those registers to which a write has no effect. */ |
c600d464 | 1588 | |
f57d151a | 1589 | if (regno < 0 |
64a3914f | 1590 | || regno >= gdbarch_num_regs (gdbarch) |
be8626e0 | 1591 | || cris_register_size (gdbarch, regno) == 0) |
c600d464 OF |
1592 | /* Not implemented. */ |
1593 | return 1; | |
1594 | ||
1595 | else if (regno == VR_REGNUM) | |
1596 | /* Read-only. */ | |
1597 | return 1; | |
1598 | ||
1599 | else if (regno == BZ_REGNUM || regno == WZ_REGNUM || regno == DZ_REGNUM) | |
1600 | /* Writing has no effect. */ | |
1601 | return 1; | |
1602 | ||
1603 | /* Many special registers are read-only in user mode. Let the debug | |
1604 | agent decide whether they are writable. */ | |
1605 | ||
1606 | return 0; | |
1607 | } | |
1608 | ||
29134980 OF |
1609 | /* Return the GDB type (defined in gdbtypes.c) for the "standard" data type |
1610 | of data in register regno. */ | |
1611 | ||
a78f21af | 1612 | static struct type * |
c1d546cd | 1613 | cris_register_type (struct gdbarch *gdbarch, int regno) |
29134980 | 1614 | { |
7fbe2eba | 1615 | if (regno == gdbarch_pc_regnum (gdbarch)) |
0dfff4cb | 1616 | return builtin_type (gdbarch)->builtin_func_ptr; |
7fbe2eba | 1617 | else if (regno == gdbarch_sp_regnum (gdbarch) |
3e8c568d | 1618 | || regno == CRIS_FP_REGNUM) |
0dfff4cb | 1619 | return builtin_type (gdbarch)->builtin_data_ptr; |
7fbe2eba | 1620 | else if ((regno >= 0 && regno < gdbarch_sp_regnum (gdbarch)) |
a5f6c8f5 OF |
1621 | || (regno >= MOF_REGNUM && regno <= USP_REGNUM)) |
1622 | /* Note: R8 taken care of previous clause. */ | |
df4df182 | 1623 | return builtin_type (gdbarch)->builtin_uint32; |
a5f6c8f5 | 1624 | else if (regno >= P4_REGNUM && regno <= CCR_REGNUM) |
df4df182 | 1625 | return builtin_type (gdbarch)->builtin_uint16; |
a5f6c8f5 | 1626 | else if (regno >= P0_REGNUM && regno <= VR_REGNUM) |
df4df182 | 1627 | return builtin_type (gdbarch)->builtin_uint8; |
29134980 | 1628 | else |
a5f6c8f5 | 1629 | /* Invalid (unimplemented) register. */ |
df4df182 | 1630 | return builtin_type (gdbarch)->builtin_int0; |
29134980 OF |
1631 | } |
1632 | ||
c600d464 OF |
1633 | static struct type * |
1634 | crisv32_register_type (struct gdbarch *gdbarch, int regno) | |
1635 | { | |
7fbe2eba | 1636 | if (regno == gdbarch_pc_regnum (gdbarch)) |
0dfff4cb | 1637 | return builtin_type (gdbarch)->builtin_func_ptr; |
7fbe2eba | 1638 | else if (regno == gdbarch_sp_regnum (gdbarch) |
3e8c568d | 1639 | || regno == CRIS_FP_REGNUM) |
0dfff4cb | 1640 | return builtin_type (gdbarch)->builtin_data_ptr; |
c600d464 OF |
1641 | else if ((regno >= 0 && regno <= ACR_REGNUM) |
1642 | || (regno >= EXS_REGNUM && regno <= SPC_REGNUM) | |
1643 | || (regno == PID_REGNUM) | |
1644 | || (regno >= S0_REGNUM && regno <= S15_REGNUM)) | |
1645 | /* Note: R8 and SP taken care of by previous clause. */ | |
df4df182 | 1646 | return builtin_type (gdbarch)->builtin_uint32; |
c600d464 | 1647 | else if (regno == WZ_REGNUM) |
df4df182 | 1648 | return builtin_type (gdbarch)->builtin_uint16; |
c600d464 | 1649 | else if (regno == BZ_REGNUM || regno == VR_REGNUM || regno == SRS_REGNUM) |
df4df182 | 1650 | return builtin_type (gdbarch)->builtin_uint8; |
c600d464 OF |
1651 | else |
1652 | { | |
1653 | /* Invalid (unimplemented) register. Should not happen as there are | |
1654 | no unimplemented CRISv32 registers. */ | |
8a3fe4f8 | 1655 | warning (_("crisv32_register_type: unknown regno %d"), regno); |
df4df182 | 1656 | return builtin_type (gdbarch)->builtin_int0; |
c600d464 OF |
1657 | } |
1658 | } | |
1659 | ||
2e4b5889 OF |
1660 | /* Stores a function return value of type type, where valbuf is the address |
1661 | of the value to be stored. */ | |
29134980 | 1662 | |
2e4b5889 | 1663 | /* In the CRIS ABI, R10 and R11 are used to store return values. */ |
29134980 | 1664 | |
2e4b5889 OF |
1665 | static void |
1666 | cris_store_return_value (struct type *type, struct regcache *regcache, | |
1667 | const void *valbuf) | |
29134980 | 1668 | { |
e17a4113 UW |
1669 | struct gdbarch *gdbarch = get_regcache_arch (regcache); |
1670 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
2e4b5889 OF |
1671 | ULONGEST val; |
1672 | int len = TYPE_LENGTH (type); | |
29134980 | 1673 | |
2e4b5889 | 1674 | if (len <= 4) |
29134980 | 1675 | { |
2e4b5889 | 1676 | /* Put the return value in R10. */ |
e17a4113 | 1677 | val = extract_unsigned_integer (valbuf, len, byte_order); |
2e4b5889 | 1678 | regcache_cooked_write_unsigned (regcache, ARG1_REGNUM, val); |
29134980 | 1679 | } |
2e4b5889 | 1680 | else if (len <= 8) |
29134980 | 1681 | { |
2e4b5889 | 1682 | /* Put the return value in R10 and R11. */ |
e17a4113 | 1683 | val = extract_unsigned_integer (valbuf, 4, byte_order); |
2e4b5889 | 1684 | regcache_cooked_write_unsigned (regcache, ARG1_REGNUM, val); |
e17a4113 | 1685 | val = extract_unsigned_integer ((char *)valbuf + 4, len - 4, byte_order); |
2e4b5889 | 1686 | regcache_cooked_write_unsigned (regcache, ARG2_REGNUM, val); |
29134980 | 1687 | } |
2e4b5889 | 1688 | else |
8a3fe4f8 | 1689 | error (_("cris_store_return_value: type length too large.")); |
29134980 OF |
1690 | } |
1691 | ||
0963b4bd MS |
1692 | /* Return the name of register regno as a string. Return NULL for an |
1693 | invalid or unimplemented register. */ | |
29134980 | 1694 | |
c600d464 | 1695 | static const char * |
35488783 | 1696 | cris_special_register_name (struct gdbarch *gdbarch, int regno) |
c600d464 OF |
1697 | { |
1698 | int spec_regno; | |
1699 | int i; | |
1700 | ||
1701 | /* Special register (R16 - R31). cris_spec_regs is zero-based. | |
1702 | Adjust regno accordingly. */ | |
1703 | spec_regno = regno - NUM_GENREGS; | |
1704 | ||
1705 | /* Assume nothing about the layout of the cris_spec_regs struct | |
1706 | when searching. */ | |
1707 | for (i = 0; cris_spec_regs[i].name != NULL; i++) | |
1708 | { | |
1709 | if (cris_spec_regs[i].number == spec_regno | |
35488783 | 1710 | && cris_spec_reg_applicable (gdbarch, cris_spec_regs[i])) |
c600d464 OF |
1711 | /* Go with the first applicable register. */ |
1712 | return cris_spec_regs[i].name; | |
1713 | } | |
1714 | /* Special register not applicable to this CRIS version. */ | |
1715 | return NULL; | |
1716 | } | |
1717 | ||
2e4b5889 | 1718 | static const char * |
d93859e2 | 1719 | cris_register_name (struct gdbarch *gdbarch, int regno) |
2e4b5889 OF |
1720 | { |
1721 | static char *cris_genreg_names[] = | |
1722 | { "r0", "r1", "r2", "r3", \ | |
1723 | "r4", "r5", "r6", "r7", \ | |
1724 | "r8", "r9", "r10", "r11", \ | |
1725 | "r12", "r13", "sp", "pc" }; | |
29134980 | 1726 | |
2e4b5889 | 1727 | if (regno >= 0 && regno < NUM_GENREGS) |
29134980 | 1728 | { |
2e4b5889 OF |
1729 | /* General register. */ |
1730 | return cris_genreg_names[regno]; | |
29134980 | 1731 | } |
d93859e2 | 1732 | else if (regno >= NUM_GENREGS && regno < gdbarch_num_regs (gdbarch)) |
29134980 | 1733 | { |
35488783 | 1734 | return cris_special_register_name (gdbarch, regno); |
c600d464 OF |
1735 | } |
1736 | else | |
1737 | { | |
1738 | /* Invalid register. */ | |
2e4b5889 OF |
1739 | return NULL; |
1740 | } | |
c600d464 OF |
1741 | } |
1742 | ||
1743 | static const char * | |
d93859e2 | 1744 | crisv32_register_name (struct gdbarch *gdbarch, int regno) |
c600d464 OF |
1745 | { |
1746 | static char *crisv32_genreg_names[] = | |
1747 | { "r0", "r1", "r2", "r3", \ | |
1748 | "r4", "r5", "r6", "r7", \ | |
1749 | "r8", "r9", "r10", "r11", \ | |
1750 | "r12", "r13", "sp", "acr" | |
1751 | }; | |
1752 | ||
1753 | static char *crisv32_sreg_names[] = | |
1754 | { "s0", "s1", "s2", "s3", \ | |
1755 | "s4", "s5", "s6", "s7", \ | |
1756 | "s8", "s9", "s10", "s11", \ | |
1757 | "s12", "s13", "s14", "s15" | |
1758 | }; | |
1759 | ||
1760 | if (regno >= 0 && regno < NUM_GENREGS) | |
1761 | { | |
1762 | /* General register. */ | |
1763 | return crisv32_genreg_names[regno]; | |
1764 | } | |
1765 | else if (regno >= NUM_GENREGS && regno < (NUM_GENREGS + NUM_SPECREGS)) | |
1766 | { | |
35488783 | 1767 | return cris_special_register_name (gdbarch, regno); |
c600d464 | 1768 | } |
d93859e2 | 1769 | else if (regno == gdbarch_pc_regnum (gdbarch)) |
c600d464 OF |
1770 | { |
1771 | return "pc"; | |
1772 | } | |
1773 | else if (regno >= S0_REGNUM && regno <= S15_REGNUM) | |
1774 | { | |
1775 | return crisv32_sreg_names[regno - S0_REGNUM]; | |
1776 | } | |
2e4b5889 OF |
1777 | else |
1778 | { | |
1779 | /* Invalid register. */ | |
1780 | return NULL; | |
29134980 | 1781 | } |
29134980 OF |
1782 | } |
1783 | ||
a5f6c8f5 OF |
1784 | /* Convert DWARF register number REG to the appropriate register |
1785 | number used by GDB. */ | |
1786 | ||
2e4b5889 | 1787 | static int |
d3f73121 | 1788 | cris_dwarf2_reg_to_regnum (struct gdbarch *gdbarch, int reg) |
29134980 | 1789 | { |
a5f6c8f5 OF |
1790 | /* We need to re-map a couple of registers (SRP is 16 in Dwarf-2 register |
1791 | numbering, MOF is 18). | |
1792 | Adapted from gcc/config/cris/cris.h. */ | |
1793 | static int cris_dwarf_regmap[] = { | |
1794 | 0, 1, 2, 3, | |
1795 | 4, 5, 6, 7, | |
1796 | 8, 9, 10, 11, | |
1797 | 12, 13, 14, 15, | |
1798 | 27, -1, -1, -1, | |
1799 | -1, -1, -1, 23, | |
1800 | -1, -1, -1, 27, | |
1801 | -1, -1, -1, -1 | |
1802 | }; | |
1803 | int regnum = -1; | |
1804 | ||
1805 | if (reg >= 0 && reg < ARRAY_SIZE (cris_dwarf_regmap)) | |
1806 | regnum = cris_dwarf_regmap[reg]; | |
1807 | ||
1808 | if (regnum == -1) | |
8a3fe4f8 | 1809 | warning (_("Unmapped DWARF Register #%d encountered."), reg); |
a5f6c8f5 OF |
1810 | |
1811 | return regnum; | |
1812 | } | |
1813 | ||
1814 | /* DWARF-2 frame support. */ | |
1815 | ||
1816 | static void | |
1817 | cris_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum, | |
aff37fc1 | 1818 | struct dwarf2_frame_state_reg *reg, |
4a4e5149 | 1819 | struct frame_info *this_frame) |
a5f6c8f5 OF |
1820 | { |
1821 | /* The return address column. */ | |
7fbe2eba | 1822 | if (regnum == gdbarch_pc_regnum (gdbarch)) |
a5f6c8f5 OF |
1823 | reg->how = DWARF2_FRAME_REG_RA; |
1824 | ||
1825 | /* The call frame address. */ | |
7fbe2eba | 1826 | else if (regnum == gdbarch_sp_regnum (gdbarch)) |
a5f6c8f5 | 1827 | reg->how = DWARF2_FRAME_REG_CFA; |
29134980 OF |
1828 | } |
1829 | ||
2e4b5889 OF |
1830 | /* Extract from an array regbuf containing the raw register state a function |
1831 | return value of type type, and copy that, in virtual format, into | |
1832 | valbuf. */ | |
1833 | ||
1834 | /* In the CRIS ABI, R10 and R11 are used to store return values. */ | |
29134980 | 1835 | |
2e4b5889 OF |
1836 | static void |
1837 | cris_extract_return_value (struct type *type, struct regcache *regcache, | |
1838 | void *valbuf) | |
29134980 | 1839 | { |
e17a4113 UW |
1840 | struct gdbarch *gdbarch = get_regcache_arch (regcache); |
1841 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
2e4b5889 OF |
1842 | ULONGEST val; |
1843 | int len = TYPE_LENGTH (type); | |
29134980 | 1844 | |
2e4b5889 | 1845 | if (len <= 4) |
29134980 | 1846 | { |
2e4b5889 OF |
1847 | /* Get the return value from R10. */ |
1848 | regcache_cooked_read_unsigned (regcache, ARG1_REGNUM, &val); | |
e17a4113 | 1849 | store_unsigned_integer (valbuf, len, byte_order, val); |
29134980 | 1850 | } |
2e4b5889 | 1851 | else if (len <= 8) |
29134980 | 1852 | { |
2e4b5889 OF |
1853 | /* Get the return value from R10 and R11. */ |
1854 | regcache_cooked_read_unsigned (regcache, ARG1_REGNUM, &val); | |
e17a4113 | 1855 | store_unsigned_integer (valbuf, 4, byte_order, val); |
2e4b5889 | 1856 | regcache_cooked_read_unsigned (regcache, ARG2_REGNUM, &val); |
e17a4113 | 1857 | store_unsigned_integer ((char *)valbuf + 4, len - 4, byte_order, val); |
29134980 | 1858 | } |
2e4b5889 | 1859 | else |
8a3fe4f8 | 1860 | error (_("cris_extract_return_value: type length too large")); |
2e4b5889 OF |
1861 | } |
1862 | ||
b4206d25 OF |
1863 | /* Handle the CRIS return value convention. */ |
1864 | ||
1865 | static enum return_value_convention | |
c055b101 CV |
1866 | cris_return_value (struct gdbarch *gdbarch, struct type *func_type, |
1867 | struct type *type, struct regcache *regcache, | |
1868 | gdb_byte *readbuf, const gdb_byte *writebuf) | |
b4206d25 OF |
1869 | { |
1870 | if (TYPE_CODE (type) == TYPE_CODE_STRUCT | |
1871 | || TYPE_CODE (type) == TYPE_CODE_UNION | |
1872 | || TYPE_LENGTH (type) > 8) | |
1873 | /* Structs, unions, and anything larger than 8 bytes (2 registers) | |
1874 | goes on the stack. */ | |
1875 | return RETURN_VALUE_STRUCT_CONVENTION; | |
1876 | ||
1877 | if (readbuf) | |
1878 | cris_extract_return_value (type, regcache, readbuf); | |
1879 | if (writebuf) | |
1880 | cris_store_return_value (type, regcache, writebuf); | |
1881 | ||
1882 | return RETURN_VALUE_REGISTER_CONVENTION; | |
1883 | } | |
1884 | ||
29134980 OF |
1885 | /* Calculates a value that measures how good inst_args constraints an |
1886 | instruction. It stems from cris_constraint, found in cris-dis.c. */ | |
1887 | ||
1888 | static int | |
1889 | constraint (unsigned int insn, const signed char *inst_args, | |
1890 | inst_env_type *inst_env) | |
1891 | { | |
1892 | int retval = 0; | |
1893 | int tmp, i; | |
1894 | ||
1895 | const char *s = inst_args; | |
1896 | ||
1897 | for (; *s; s++) | |
1898 | switch (*s) | |
1899 | { | |
1900 | case 'm': | |
1901 | if ((insn & 0x30) == 0x30) | |
1902 | return -1; | |
1903 | break; | |
1904 | ||
1905 | case 'S': | |
1906 | /* A prefix operand. */ | |
1907 | if (inst_env->prefix_found) | |
1908 | break; | |
1909 | else | |
1910 | return -1; | |
1911 | ||
1912 | case 'B': | |
1913 | /* A "push" prefix. (This check was REMOVED by san 970921.) Check for | |
1914 | valid "push" size. In case of special register, it may be != 4. */ | |
1915 | if (inst_env->prefix_found) | |
1916 | break; | |
1917 | else | |
1918 | return -1; | |
1919 | ||
1920 | case 'D': | |
1921 | retval = (((insn >> 0xC) & 0xF) == (insn & 0xF)); | |
1922 | if (!retval) | |
1923 | return -1; | |
1924 | else | |
1925 | retval += 4; | |
1926 | break; | |
1927 | ||
1928 | case 'P': | |
1929 | tmp = (insn >> 0xC) & 0xF; | |
fa4e4598 OF |
1930 | |
1931 | for (i = 0; cris_spec_regs[i].name != NULL; i++) | |
1932 | { | |
1933 | /* Since we match four bits, we will give a value of | |
1934 | 4 - 1 = 3 in a match. If there is a corresponding | |
1935 | exact match of a special register in another pattern, it | |
1936 | will get a value of 4, which will be higher. This should | |
1937 | be correct in that an exact pattern would match better that | |
1938 | a general pattern. | |
1939 | Note that there is a reason for not returning zero; the | |
1940 | pattern for "clear" is partly matched in the bit-pattern | |
1941 | (the two lower bits must be zero), while the bit-pattern | |
1942 | for a move from a special register is matched in the | |
1943 | register constraint. | |
1944 | This also means we will will have a race condition if | |
1945 | there is a partly match in three bits in the bit pattern. */ | |
1946 | if (tmp == cris_spec_regs[i].number) | |
1947 | { | |
1948 | retval += 3; | |
1949 | break; | |
1950 | } | |
1951 | } | |
1952 | ||
1953 | if (cris_spec_regs[i].name == NULL) | |
29134980 OF |
1954 | return -1; |
1955 | break; | |
1956 | } | |
1957 | return retval; | |
1958 | } | |
1959 | ||
1960 | /* Returns the number of bits set in the variable value. */ | |
1961 | ||
1962 | static int | |
1963 | number_of_bits (unsigned int value) | |
1964 | { | |
1965 | int number_of_bits = 0; | |
1966 | ||
1967 | while (value != 0) | |
1968 | { | |
1969 | number_of_bits += 1; | |
1970 | value &= (value - 1); | |
1971 | } | |
1972 | return number_of_bits; | |
1973 | } | |
1974 | ||
1975 | /* Finds the address that should contain the single step breakpoint(s). | |
1976 | It stems from code in cris-dis.c. */ | |
1977 | ||
1978 | static int | |
1979 | find_cris_op (unsigned short insn, inst_env_type *inst_env) | |
1980 | { | |
1981 | int i; | |
1982 | int max_level_of_match = -1; | |
1983 | int max_matched = -1; | |
1984 | int level_of_match; | |
1985 | ||
1986 | for (i = 0; cris_opcodes[i].name != NULL; i++) | |
1987 | { | |
1988 | if (((cris_opcodes[i].match & insn) == cris_opcodes[i].match) | |
c600d464 OF |
1989 | && ((cris_opcodes[i].lose & insn) == 0) |
1990 | /* Only CRISv10 instructions, please. */ | |
1991 | && (cris_opcodes[i].applicable_version != cris_ver_v32p)) | |
29134980 OF |
1992 | { |
1993 | level_of_match = constraint (insn, cris_opcodes[i].args, inst_env); | |
1994 | if (level_of_match >= 0) | |
1995 | { | |
1996 | level_of_match += | |
1997 | number_of_bits (cris_opcodes[i].match | cris_opcodes[i].lose); | |
1998 | if (level_of_match > max_level_of_match) | |
1999 | { | |
2000 | max_matched = i; | |
2001 | max_level_of_match = level_of_match; | |
2002 | if (level_of_match == 16) | |
2003 | { | |
2004 | /* All bits matched, cannot find better. */ | |
2005 | break; | |
2006 | } | |
2007 | } | |
2008 | } | |
2009 | } | |
2010 | } | |
2011 | return max_matched; | |
2012 | } | |
2013 | ||
2014 | /* Attempts to find single-step breakpoints. Returns -1 on failure which is | |
2015 | actually an internal error. */ | |
2016 | ||
2017 | static int | |
0b1b3e42 | 2018 | find_step_target (struct frame_info *frame, inst_env_type *inst_env) |
29134980 OF |
2019 | { |
2020 | int i; | |
2021 | int offset; | |
2022 | unsigned short insn; | |
7fbe2eba | 2023 | struct gdbarch *gdbarch = get_frame_arch (frame); |
e17a4113 | 2024 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
29134980 OF |
2025 | |
2026 | /* Create a local register image and set the initial state. */ | |
2027 | for (i = 0; i < NUM_GENREGS; i++) | |
2028 | { | |
0b1b3e42 UW |
2029 | inst_env->reg[i] = |
2030 | (unsigned long) get_frame_register_unsigned (frame, i); | |
29134980 OF |
2031 | } |
2032 | offset = NUM_GENREGS; | |
2033 | for (i = 0; i < NUM_SPECREGS; i++) | |
2034 | { | |
0b1b3e42 UW |
2035 | inst_env->preg[i] = |
2036 | (unsigned long) get_frame_register_unsigned (frame, offset + i); | |
29134980 OF |
2037 | } |
2038 | inst_env->branch_found = 0; | |
2039 | inst_env->slot_needed = 0; | |
2040 | inst_env->delay_slot_pc_active = 0; | |
2041 | inst_env->prefix_found = 0; | |
2042 | inst_env->invalid = 0; | |
2043 | inst_env->xflag_found = 0; | |
2044 | inst_env->disable_interrupt = 0; | |
e17a4113 | 2045 | inst_env->byte_order = byte_order; |
29134980 OF |
2046 | |
2047 | /* Look for a step target. */ | |
2048 | do | |
2049 | { | |
2050 | /* Read an instruction from the client. */ | |
3e8c568d | 2051 | insn = read_memory_unsigned_integer |
e17a4113 | 2052 | (inst_env->reg[gdbarch_pc_regnum (gdbarch)], 2, byte_order); |
29134980 OF |
2053 | |
2054 | /* If the instruction is not in a delay slot the new content of the | |
2055 | PC is [PC] + 2. If the instruction is in a delay slot it is not | |
2056 | that simple. Since a instruction in a delay slot cannot change | |
2057 | the content of the PC, it does not matter what value PC will have. | |
2058 | Just make sure it is a valid instruction. */ | |
2059 | if (!inst_env->delay_slot_pc_active) | |
2060 | { | |
7fbe2eba | 2061 | inst_env->reg[gdbarch_pc_regnum (gdbarch)] += 2; |
29134980 OF |
2062 | } |
2063 | else | |
2064 | { | |
2065 | inst_env->delay_slot_pc_active = 0; | |
7fbe2eba | 2066 | inst_env->reg[gdbarch_pc_regnum (gdbarch)] |
3e8c568d | 2067 | = inst_env->delay_slot_pc; |
29134980 OF |
2068 | } |
2069 | /* Analyse the present instruction. */ | |
2070 | i = find_cris_op (insn, inst_env); | |
2071 | if (i == -1) | |
2072 | { | |
2073 | inst_env->invalid = 1; | |
2074 | } | |
2075 | else | |
2076 | { | |
be8626e0 | 2077 | cris_gdb_func (gdbarch, cris_opcodes[i].op, insn, inst_env); |
29134980 OF |
2078 | } |
2079 | } while (!inst_env->invalid | |
2080 | && (inst_env->prefix_found || inst_env->xflag_found | |
2081 | || inst_env->slot_needed)); | |
2082 | return i; | |
2083 | } | |
2084 | ||
2085 | /* There is no hardware single-step support. The function find_step_target | |
0963b4bd | 2086 | digs through the opcodes in order to find all possible targets. |
29134980 OF |
2087 | Either one ordinary target or two targets for branches may be found. */ |
2088 | ||
e6590a1b | 2089 | static int |
0b1b3e42 | 2090 | cris_software_single_step (struct frame_info *frame) |
29134980 | 2091 | { |
a6d9a66e | 2092 | struct gdbarch *gdbarch = get_frame_arch (frame); |
6c95b8df | 2093 | struct address_space *aspace = get_frame_address_space (frame); |
29134980 | 2094 | inst_env_type inst_env; |
8181d85f | 2095 | |
e0cd558a UW |
2096 | /* Analyse the present instruction environment and insert |
2097 | breakpoints. */ | |
0b1b3e42 | 2098 | int status = find_step_target (frame, &inst_env); |
e0cd558a | 2099 | if (status == -1) |
29134980 | 2100 | { |
e0cd558a UW |
2101 | /* Could not find a target. Things are likely to go downhill |
2102 | from here. */ | |
2103 | warning (_("CRIS software single step could not find a step target.")); | |
29134980 OF |
2104 | } |
2105 | else | |
e0cd558a UW |
2106 | { |
2107 | /* Insert at most two breakpoints. One for the next PC content | |
2108 | and possibly another one for a branch, jump, etc. */ | |
a6d9a66e UW |
2109 | CORE_ADDR next_pc |
2110 | = (CORE_ADDR) inst_env.reg[gdbarch_pc_regnum (gdbarch)]; | |
6c95b8df | 2111 | insert_single_step_breakpoint (gdbarch, aspace, next_pc); |
e0cd558a UW |
2112 | if (inst_env.branch_found |
2113 | && (CORE_ADDR) inst_env.branch_break_address != next_pc) | |
2114 | { | |
2115 | CORE_ADDR branch_target_address | |
2116 | = (CORE_ADDR) inst_env.branch_break_address; | |
6c95b8df PA |
2117 | insert_single_step_breakpoint (gdbarch, |
2118 | aspace, branch_target_address); | |
e0cd558a UW |
2119 | } |
2120 | } | |
e6590a1b UW |
2121 | |
2122 | return 1; | |
29134980 OF |
2123 | } |
2124 | ||
2125 | /* Calculates the prefix value for quick offset addressing mode. */ | |
2126 | ||
a78f21af | 2127 | static void |
29134980 OF |
2128 | quick_mode_bdap_prefix (unsigned short inst, inst_env_type *inst_env) |
2129 | { | |
2130 | /* It's invalid to be in a delay slot. You can't have a prefix to this | |
2131 | instruction (not 100% sure). */ | |
2132 | if (inst_env->slot_needed || inst_env->prefix_found) | |
2133 | { | |
2134 | inst_env->invalid = 1; | |
2135 | return; | |
2136 | } | |
2137 | ||
2138 | inst_env->prefix_value = inst_env->reg[cris_get_operand2 (inst)]; | |
2139 | inst_env->prefix_value += cris_get_bdap_quick_offset (inst); | |
2140 | ||
2141 | /* A prefix doesn't change the xflag_found. But the rest of the flags | |
2142 | need updating. */ | |
2143 | inst_env->slot_needed = 0; | |
2144 | inst_env->prefix_found = 1; | |
2145 | } | |
2146 | ||
2147 | /* Updates the autoincrement register. The size of the increment is derived | |
2148 | from the size of the operation. The PC is always kept aligned on even | |
2149 | word addresses. */ | |
2150 | ||
a78f21af | 2151 | static void |
29134980 OF |
2152 | process_autoincrement (int size, unsigned short inst, inst_env_type *inst_env) |
2153 | { | |
2154 | if (size == INST_BYTE_SIZE) | |
2155 | { | |
2156 | inst_env->reg[cris_get_operand1 (inst)] += 1; | |
2157 | ||
2158 | /* The PC must be word aligned, so increase the PC with one | |
2159 | word even if the size is byte. */ | |
2160 | if (cris_get_operand1 (inst) == REG_PC) | |
2161 | { | |
2162 | inst_env->reg[REG_PC] += 1; | |
2163 | } | |
2164 | } | |
2165 | else if (size == INST_WORD_SIZE) | |
2166 | { | |
2167 | inst_env->reg[cris_get_operand1 (inst)] += 2; | |
2168 | } | |
2169 | else if (size == INST_DWORD_SIZE) | |
2170 | { | |
2171 | inst_env->reg[cris_get_operand1 (inst)] += 4; | |
2172 | } | |
2173 | else | |
2174 | { | |
2175 | /* Invalid size. */ | |
2176 | inst_env->invalid = 1; | |
2177 | } | |
2178 | } | |
2179 | ||
2a9ecef2 OF |
2180 | /* Just a forward declaration. */ |
2181 | ||
a78f21af | 2182 | static unsigned long get_data_from_address (unsigned short *inst, |
e17a4113 UW |
2183 | CORE_ADDR address, |
2184 | enum bfd_endian byte_order); | |
2a9ecef2 | 2185 | |
29134980 OF |
2186 | /* Calculates the prefix value for the general case of offset addressing |
2187 | mode. */ | |
2188 | ||
a78f21af | 2189 | static void |
29134980 OF |
2190 | bdap_prefix (unsigned short inst, inst_env_type *inst_env) |
2191 | { | |
2192 | ||
2193 | long offset; | |
2194 | ||
2195 | /* It's invalid to be in a delay slot. */ | |
2196 | if (inst_env->slot_needed || inst_env->prefix_found) | |
2197 | { | |
2198 | inst_env->invalid = 1; | |
2199 | return; | |
2200 | } | |
2201 | ||
fa4e4598 OF |
2202 | /* The calculation of prefix_value used to be after process_autoincrement, |
2203 | but that fails for an instruction such as jsr [$r0+12] which is encoded | |
2204 | as 5f0d 0c00 30b9 when compiled with -fpic. Since PC is operand1 it | |
2205 | mustn't be incremented until we have read it and what it points at. */ | |
29134980 OF |
2206 | inst_env->prefix_value = inst_env->reg[cris_get_operand2 (inst)]; |
2207 | ||
2208 | /* The offset is an indirection of the contents of the operand1 register. */ | |
2209 | inst_env->prefix_value += | |
e17a4113 UW |
2210 | get_data_from_address (&inst, inst_env->reg[cris_get_operand1 (inst)], |
2211 | inst_env->byte_order); | |
2a9ecef2 | 2212 | |
fa4e4598 OF |
2213 | if (cris_get_mode (inst) == AUTOINC_MODE) |
2214 | { | |
2215 | process_autoincrement (cris_get_size (inst), inst, inst_env); | |
2216 | } | |
2217 | ||
29134980 OF |
2218 | /* A prefix doesn't change the xflag_found. But the rest of the flags |
2219 | need updating. */ | |
2220 | inst_env->slot_needed = 0; | |
2221 | inst_env->prefix_found = 1; | |
2222 | } | |
2223 | ||
2224 | /* Calculates the prefix value for the index addressing mode. */ | |
2225 | ||
a78f21af | 2226 | static void |
29134980 OF |
2227 | biap_prefix (unsigned short inst, inst_env_type *inst_env) |
2228 | { | |
2229 | /* It's invalid to be in a delay slot. I can't see that it's possible to | |
2230 | have a prefix to this instruction. So I will treat this as invalid. */ | |
2231 | if (inst_env->slot_needed || inst_env->prefix_found) | |
2232 | { | |
2233 | inst_env->invalid = 1; | |
2234 | return; | |
2235 | } | |
2236 | ||
2237 | inst_env->prefix_value = inst_env->reg[cris_get_operand1 (inst)]; | |
2238 | ||
2239 | /* The offset is the operand2 value shifted the size of the instruction | |
2240 | to the left. */ | |
2241 | inst_env->prefix_value += | |
2242 | inst_env->reg[cris_get_operand2 (inst)] << cris_get_size (inst); | |
2243 | ||
2244 | /* If the PC is operand1 (base) the address used is the address after | |
2245 | the main instruction, i.e. address + 2 (the PC is already compensated | |
2246 | for the prefix operation). */ | |
2247 | if (cris_get_operand1 (inst) == REG_PC) | |
2248 | { | |
2249 | inst_env->prefix_value += 2; | |
2250 | } | |
2251 | ||
2252 | /* A prefix doesn't change the xflag_found. But the rest of the flags | |
2253 | need updating. */ | |
2254 | inst_env->slot_needed = 0; | |
2255 | inst_env->xflag_found = 0; | |
2256 | inst_env->prefix_found = 1; | |
2257 | } | |
2258 | ||
2259 | /* Calculates the prefix value for the double indirect addressing mode. */ | |
2260 | ||
a78f21af | 2261 | static void |
29134980 OF |
2262 | dip_prefix (unsigned short inst, inst_env_type *inst_env) |
2263 | { | |
2264 | ||
2265 | CORE_ADDR address; | |
2266 | ||
2267 | /* It's invalid to be in a delay slot. */ | |
2268 | if (inst_env->slot_needed || inst_env->prefix_found) | |
2269 | { | |
2270 | inst_env->invalid = 1; | |
2271 | return; | |
2272 | } | |
2273 | ||
2274 | /* The prefix value is one dereference of the contents of the operand1 | |
2275 | register. */ | |
2276 | address = (CORE_ADDR) inst_env->reg[cris_get_operand1 (inst)]; | |
e17a4113 UW |
2277 | inst_env->prefix_value |
2278 | = read_memory_unsigned_integer (address, 4, inst_env->byte_order); | |
29134980 OF |
2279 | |
2280 | /* Check if the mode is autoincrement. */ | |
2281 | if (cris_get_mode (inst) == AUTOINC_MODE) | |
2282 | { | |
2283 | inst_env->reg[cris_get_operand1 (inst)] += 4; | |
2284 | } | |
2285 | ||
2286 | /* A prefix doesn't change the xflag_found. But the rest of the flags | |
2287 | need updating. */ | |
2288 | inst_env->slot_needed = 0; | |
2289 | inst_env->xflag_found = 0; | |
2290 | inst_env->prefix_found = 1; | |
2291 | } | |
2292 | ||
2293 | /* Finds the destination for a branch with 8-bits offset. */ | |
2294 | ||
a78f21af | 2295 | static void |
29134980 OF |
2296 | eight_bit_offset_branch_op (unsigned short inst, inst_env_type *inst_env) |
2297 | { | |
2298 | ||
2299 | short offset; | |
2300 | ||
2301 | /* If we have a prefix or are in a delay slot it's bad. */ | |
2302 | if (inst_env->slot_needed || inst_env->prefix_found) | |
2303 | { | |
2304 | inst_env->invalid = 1; | |
2305 | return; | |
2306 | } | |
2307 | ||
2308 | /* We have a branch, find out where the branch will land. */ | |
2309 | offset = cris_get_branch_short_offset (inst); | |
2310 | ||
2311 | /* Check if the offset is signed. */ | |
2312 | if (offset & BRANCH_SIGNED_SHORT_OFFSET_MASK) | |
2313 | { | |
2314 | offset |= 0xFF00; | |
2315 | } | |
2316 | ||
2317 | /* The offset ends with the sign bit, set it to zero. The address | |
2318 | should always be word aligned. */ | |
2319 | offset &= ~BRANCH_SIGNED_SHORT_OFFSET_MASK; | |
2320 | ||
2321 | inst_env->branch_found = 1; | |
2322 | inst_env->branch_break_address = inst_env->reg[REG_PC] + offset; | |
2323 | ||
2324 | inst_env->slot_needed = 1; | |
2325 | inst_env->prefix_found = 0; | |
2326 | inst_env->xflag_found = 0; | |
2327 | inst_env->disable_interrupt = 1; | |
2328 | } | |
2329 | ||
2330 | /* Finds the destination for a branch with 16-bits offset. */ | |
2331 | ||
a78f21af | 2332 | static void |
29134980 OF |
2333 | sixteen_bit_offset_branch_op (unsigned short inst, inst_env_type *inst_env) |
2334 | { | |
2335 | short offset; | |
2336 | ||
2337 | /* If we have a prefix or is in a delay slot it's bad. */ | |
2338 | if (inst_env->slot_needed || inst_env->prefix_found) | |
2339 | { | |
2340 | inst_env->invalid = 1; | |
2341 | return; | |
2342 | } | |
2343 | ||
2344 | /* We have a branch, find out the offset for the branch. */ | |
0963b4bd MS |
2345 | offset = read_memory_integer (inst_env->reg[REG_PC], 2, |
2346 | inst_env->byte_order); | |
29134980 OF |
2347 | |
2348 | /* The instruction is one word longer than normal, so add one word | |
2349 | to the PC. */ | |
2350 | inst_env->reg[REG_PC] += 2; | |
2351 | ||
2352 | inst_env->branch_found = 1; | |
2353 | inst_env->branch_break_address = inst_env->reg[REG_PC] + offset; | |
2354 | ||
2355 | ||
2356 | inst_env->slot_needed = 1; | |
2357 | inst_env->prefix_found = 0; | |
2358 | inst_env->xflag_found = 0; | |
2359 | inst_env->disable_interrupt = 1; | |
2360 | } | |
2361 | ||
2362 | /* Handles the ABS instruction. */ | |
2363 | ||
a78f21af | 2364 | static void |
29134980 OF |
2365 | abs_op (unsigned short inst, inst_env_type *inst_env) |
2366 | { | |
2367 | ||
2368 | long value; | |
2369 | ||
2370 | /* ABS can't have a prefix, so it's bad if it does. */ | |
2371 | if (inst_env->prefix_found) | |
2372 | { | |
2373 | inst_env->invalid = 1; | |
2374 | return; | |
2375 | } | |
2376 | ||
2377 | /* Check if the operation affects the PC. */ | |
2378 | if (cris_get_operand2 (inst) == REG_PC) | |
2379 | { | |
2380 | ||
2381 | /* It's invalid to change to the PC if we are in a delay slot. */ | |
2382 | if (inst_env->slot_needed) | |
2383 | { | |
2384 | inst_env->invalid = 1; | |
2385 | return; | |
2386 | } | |
2387 | ||
2388 | value = (long) inst_env->reg[REG_PC]; | |
2389 | ||
2390 | /* The value of abs (SIGNED_DWORD_MASK) is SIGNED_DWORD_MASK. */ | |
2391 | if (value != SIGNED_DWORD_MASK) | |
2392 | { | |
2393 | value = -value; | |
2394 | inst_env->reg[REG_PC] = (long) value; | |
2395 | } | |
2396 | } | |
2397 | ||
2398 | inst_env->slot_needed = 0; | |
2399 | inst_env->prefix_found = 0; | |
2400 | inst_env->xflag_found = 0; | |
2401 | inst_env->disable_interrupt = 0; | |
2402 | } | |
2403 | ||
2404 | /* Handles the ADDI instruction. */ | |
2405 | ||
a78f21af | 2406 | static void |
29134980 OF |
2407 | addi_op (unsigned short inst, inst_env_type *inst_env) |
2408 | { | |
2409 | /* It's invalid to have the PC as base register. And ADDI can't have | |
2410 | a prefix. */ | |
2411 | if (inst_env->prefix_found || (cris_get_operand1 (inst) == REG_PC)) | |
2412 | { | |
2413 | inst_env->invalid = 1; | |
2414 | return; | |
2415 | } | |
2416 | ||
2417 | inst_env->slot_needed = 0; | |
2418 | inst_env->prefix_found = 0; | |
2419 | inst_env->xflag_found = 0; | |
2420 | inst_env->disable_interrupt = 0; | |
2421 | } | |
2422 | ||
2423 | /* Handles the ASR instruction. */ | |
2424 | ||
a78f21af | 2425 | static void |
29134980 OF |
2426 | asr_op (unsigned short inst, inst_env_type *inst_env) |
2427 | { | |
2428 | int shift_steps; | |
2429 | unsigned long value; | |
2430 | unsigned long signed_extend_mask = 0; | |
2431 | ||
2432 | /* ASR can't have a prefix, so check that it doesn't. */ | |
2433 | if (inst_env->prefix_found) | |
2434 | { | |
2435 | inst_env->invalid = 1; | |
2436 | return; | |
2437 | } | |
2438 | ||
2439 | /* Check if the PC is the target register. */ | |
2440 | if (cris_get_operand2 (inst) == REG_PC) | |
2441 | { | |
2442 | /* It's invalid to change the PC in a delay slot. */ | |
2443 | if (inst_env->slot_needed) | |
2444 | { | |
2445 | inst_env->invalid = 1; | |
2446 | return; | |
2447 | } | |
2448 | /* Get the number of bits to shift. */ | |
0963b4bd MS |
2449 | shift_steps |
2450 | = cris_get_asr_shift_steps (inst_env->reg[cris_get_operand1 (inst)]); | |
29134980 OF |
2451 | value = inst_env->reg[REG_PC]; |
2452 | ||
2453 | /* Find out how many bits the operation should apply to. */ | |
2454 | if (cris_get_size (inst) == INST_BYTE_SIZE) | |
2455 | { | |
2456 | if (value & SIGNED_BYTE_MASK) | |
2457 | { | |
2458 | signed_extend_mask = 0xFF; | |
2459 | signed_extend_mask = signed_extend_mask >> shift_steps; | |
2460 | signed_extend_mask = ~signed_extend_mask; | |
2461 | } | |
2462 | value = value >> shift_steps; | |
2463 | value |= signed_extend_mask; | |
2464 | value &= 0xFF; | |
2465 | inst_env->reg[REG_PC] &= 0xFFFFFF00; | |
2466 | inst_env->reg[REG_PC] |= value; | |
2467 | } | |
2468 | else if (cris_get_size (inst) == INST_WORD_SIZE) | |
2469 | { | |
2470 | if (value & SIGNED_WORD_MASK) | |
2471 | { | |
2472 | signed_extend_mask = 0xFFFF; | |
2473 | signed_extend_mask = signed_extend_mask >> shift_steps; | |
2474 | signed_extend_mask = ~signed_extend_mask; | |
2475 | } | |
2476 | value = value >> shift_steps; | |
2477 | value |= signed_extend_mask; | |
2478 | value &= 0xFFFF; | |
2479 | inst_env->reg[REG_PC] &= 0xFFFF0000; | |
2480 | inst_env->reg[REG_PC] |= value; | |
2481 | } | |
2482 | else if (cris_get_size (inst) == INST_DWORD_SIZE) | |
2483 | { | |
2484 | if (value & SIGNED_DWORD_MASK) | |
2485 | { | |
2486 | signed_extend_mask = 0xFFFFFFFF; | |
2487 | signed_extend_mask = signed_extend_mask >> shift_steps; | |
2488 | signed_extend_mask = ~signed_extend_mask; | |
2489 | } | |
2490 | value = value >> shift_steps; | |
2491 | value |= signed_extend_mask; | |
2492 | inst_env->reg[REG_PC] = value; | |
2493 | } | |
2494 | } | |
2495 | inst_env->slot_needed = 0; | |
2496 | inst_env->prefix_found = 0; | |
2497 | inst_env->xflag_found = 0; | |
2498 | inst_env->disable_interrupt = 0; | |
2499 | } | |
2500 | ||
2501 | /* Handles the ASRQ instruction. */ | |
2502 | ||
a78f21af | 2503 | static void |
29134980 OF |
2504 | asrq_op (unsigned short inst, inst_env_type *inst_env) |
2505 | { | |
2506 | ||
2507 | int shift_steps; | |
2508 | unsigned long value; | |
2509 | unsigned long signed_extend_mask = 0; | |
2510 | ||
2511 | /* ASRQ can't have a prefix, so check that it doesn't. */ | |
2512 | if (inst_env->prefix_found) | |
2513 | { | |
2514 | inst_env->invalid = 1; | |
2515 | return; | |
2516 | } | |
2517 | ||
2518 | /* Check if the PC is the target register. */ | |
2519 | if (cris_get_operand2 (inst) == REG_PC) | |
2520 | { | |
2521 | ||
2522 | /* It's invalid to change the PC in a delay slot. */ | |
2523 | if (inst_env->slot_needed) | |
2524 | { | |
2525 | inst_env->invalid = 1; | |
2526 | return; | |
2527 | } | |
2528 | /* The shift size is given as a 5 bit quick value, i.e. we don't | |
b021a221 | 2529 | want the sign bit of the quick value. */ |
29134980 OF |
2530 | shift_steps = cris_get_asr_shift_steps (inst); |
2531 | value = inst_env->reg[REG_PC]; | |
2532 | if (value & SIGNED_DWORD_MASK) | |
2533 | { | |
2534 | signed_extend_mask = 0xFFFFFFFF; | |
2535 | signed_extend_mask = signed_extend_mask >> shift_steps; | |
2536 | signed_extend_mask = ~signed_extend_mask; | |
2537 | } | |
2538 | value = value >> shift_steps; | |
2539 | value |= signed_extend_mask; | |
2540 | inst_env->reg[REG_PC] = value; | |
2541 | } | |
2542 | inst_env->slot_needed = 0; | |
2543 | inst_env->prefix_found = 0; | |
2544 | inst_env->xflag_found = 0; | |
2545 | inst_env->disable_interrupt = 0; | |
2546 | } | |
2547 | ||
2548 | /* Handles the AX, EI and SETF instruction. */ | |
2549 | ||
a78f21af | 2550 | static void |
29134980 OF |
2551 | ax_ei_setf_op (unsigned short inst, inst_env_type *inst_env) |
2552 | { | |
2553 | if (inst_env->prefix_found) | |
2554 | { | |
2555 | inst_env->invalid = 1; | |
2556 | return; | |
2557 | } | |
2558 | /* Check if the instruction is setting the X flag. */ | |
2559 | if (cris_is_xflag_bit_on (inst)) | |
2560 | { | |
2561 | inst_env->xflag_found = 1; | |
2562 | } | |
2563 | else | |
2564 | { | |
2565 | inst_env->xflag_found = 0; | |
2566 | } | |
2567 | inst_env->slot_needed = 0; | |
2568 | inst_env->prefix_found = 0; | |
2569 | inst_env->disable_interrupt = 1; | |
2570 | } | |
2571 | ||
2572 | /* Checks if the instruction is in assign mode. If so, it updates the assign | |
2573 | register. Note that check_assign assumes that the caller has checked that | |
2574 | there is a prefix to this instruction. The mode check depends on this. */ | |
2575 | ||
a78f21af | 2576 | static void |
29134980 OF |
2577 | check_assign (unsigned short inst, inst_env_type *inst_env) |
2578 | { | |
2579 | /* Check if it's an assign addressing mode. */ | |
2580 | if (cris_get_mode (inst) == PREFIX_ASSIGN_MODE) | |
2581 | { | |
2582 | /* Assign the prefix value to operand 1. */ | |
2583 | inst_env->reg[cris_get_operand1 (inst)] = inst_env->prefix_value; | |
2584 | } | |
2585 | } | |
2586 | ||
2587 | /* Handles the 2-operand BOUND instruction. */ | |
2588 | ||
a78f21af | 2589 | static void |
29134980 OF |
2590 | two_operand_bound_op (unsigned short inst, inst_env_type *inst_env) |
2591 | { | |
2592 | /* It's invalid to have the PC as the index operand. */ | |
2593 | if (cris_get_operand2 (inst) == REG_PC) | |
2594 | { | |
2595 | inst_env->invalid = 1; | |
2596 | return; | |
2597 | } | |
2598 | /* Check if we have a prefix. */ | |
2599 | if (inst_env->prefix_found) | |
2600 | { | |
2601 | check_assign (inst, inst_env); | |
2602 | } | |
2603 | /* Check if this is an autoincrement mode. */ | |
2604 | else if (cris_get_mode (inst) == AUTOINC_MODE) | |
2605 | { | |
2606 | /* It's invalid to change the PC in a delay slot. */ | |
2607 | if (inst_env->slot_needed) | |
2608 | { | |
2609 | inst_env->invalid = 1; | |
2610 | return; | |
2611 | } | |
2612 | process_autoincrement (cris_get_size (inst), inst, inst_env); | |
2613 | } | |
2614 | inst_env->slot_needed = 0; | |
2615 | inst_env->prefix_found = 0; | |
2616 | inst_env->xflag_found = 0; | |
2617 | inst_env->disable_interrupt = 0; | |
2618 | } | |
2619 | ||
2620 | /* Handles the 3-operand BOUND instruction. */ | |
2621 | ||
a78f21af | 2622 | static void |
29134980 OF |
2623 | three_operand_bound_op (unsigned short inst, inst_env_type *inst_env) |
2624 | { | |
2625 | /* It's an error if we haven't got a prefix. And it's also an error | |
2626 | if the PC is the destination register. */ | |
2627 | if ((!inst_env->prefix_found) || (cris_get_operand1 (inst) == REG_PC)) | |
2628 | { | |
2629 | inst_env->invalid = 1; | |
2630 | return; | |
2631 | } | |
2632 | inst_env->slot_needed = 0; | |
2633 | inst_env->prefix_found = 0; | |
2634 | inst_env->xflag_found = 0; | |
2635 | inst_env->disable_interrupt = 0; | |
2636 | } | |
2637 | ||
2638 | /* Clears the status flags in inst_env. */ | |
2639 | ||
a78f21af | 2640 | static void |
29134980 OF |
2641 | btst_nop_op (unsigned short inst, inst_env_type *inst_env) |
2642 | { | |
2643 | /* It's an error if we have got a prefix. */ | |
2644 | if (inst_env->prefix_found) | |
2645 | { | |
2646 | inst_env->invalid = 1; | |
2647 | return; | |
2648 | } | |
2649 | ||
2650 | inst_env->slot_needed = 0; | |
2651 | inst_env->prefix_found = 0; | |
2652 | inst_env->xflag_found = 0; | |
2653 | inst_env->disable_interrupt = 0; | |
2654 | } | |
2655 | ||
2656 | /* Clears the status flags in inst_env. */ | |
2657 | ||
a78f21af | 2658 | static void |
29134980 OF |
2659 | clearf_di_op (unsigned short inst, inst_env_type *inst_env) |
2660 | { | |
2661 | /* It's an error if we have got a prefix. */ | |
2662 | if (inst_env->prefix_found) | |
2663 | { | |
2664 | inst_env->invalid = 1; | |
2665 | return; | |
2666 | } | |
2667 | ||
2668 | inst_env->slot_needed = 0; | |
2669 | inst_env->prefix_found = 0; | |
2670 | inst_env->xflag_found = 0; | |
2671 | inst_env->disable_interrupt = 1; | |
2672 | } | |
2673 | ||
2674 | /* Handles the CLEAR instruction if it's in register mode. */ | |
2675 | ||
a78f21af | 2676 | static void |
29134980 OF |
2677 | reg_mode_clear_op (unsigned short inst, inst_env_type *inst_env) |
2678 | { | |
2679 | /* Check if the target is the PC. */ | |
2680 | if (cris_get_operand2 (inst) == REG_PC) | |
2681 | { | |
2682 | /* The instruction will clear the instruction's size bits. */ | |
2683 | int clear_size = cris_get_clear_size (inst); | |
2684 | if (clear_size == INST_BYTE_SIZE) | |
2685 | { | |
2686 | inst_env->delay_slot_pc = inst_env->reg[REG_PC] & 0xFFFFFF00; | |
2687 | } | |
2688 | if (clear_size == INST_WORD_SIZE) | |
2689 | { | |
2690 | inst_env->delay_slot_pc = inst_env->reg[REG_PC] & 0xFFFF0000; | |
2691 | } | |
2692 | if (clear_size == INST_DWORD_SIZE) | |
2693 | { | |
2694 | inst_env->delay_slot_pc = 0x0; | |
2695 | } | |
2696 | /* The jump will be delayed with one delay slot. So we need a delay | |
2697 | slot. */ | |
2698 | inst_env->slot_needed = 1; | |
2699 | inst_env->delay_slot_pc_active = 1; | |
2700 | } | |
2701 | else | |
2702 | { | |
2703 | /* The PC will not change => no delay slot. */ | |
2704 | inst_env->slot_needed = 0; | |
2705 | } | |
2706 | inst_env->prefix_found = 0; | |
2707 | inst_env->xflag_found = 0; | |
2708 | inst_env->disable_interrupt = 0; | |
2709 | } | |
2710 | ||
2711 | /* Handles the TEST instruction if it's in register mode. */ | |
2712 | ||
a78f21af | 2713 | static void |
29134980 OF |
2714 | reg_mode_test_op (unsigned short inst, inst_env_type *inst_env) |
2715 | { | |
2716 | /* It's an error if we have got a prefix. */ | |
2717 | if (inst_env->prefix_found) | |
2718 | { | |
2719 | inst_env->invalid = 1; | |
2720 | return; | |
2721 | } | |
2722 | inst_env->slot_needed = 0; | |
2723 | inst_env->prefix_found = 0; | |
2724 | inst_env->xflag_found = 0; | |
2725 | inst_env->disable_interrupt = 0; | |
2726 | ||
2727 | } | |
2728 | ||
2729 | /* Handles the CLEAR and TEST instruction if the instruction isn't | |
2730 | in register mode. */ | |
2731 | ||
a78f21af | 2732 | static void |
29134980 OF |
2733 | none_reg_mode_clear_test_op (unsigned short inst, inst_env_type *inst_env) |
2734 | { | |
2735 | /* Check if we are in a prefix mode. */ | |
2736 | if (inst_env->prefix_found) | |
2737 | { | |
2738 | /* The only way the PC can change is if this instruction is in | |
2739 | assign addressing mode. */ | |
2740 | check_assign (inst, inst_env); | |
2741 | } | |
2742 | /* Indirect mode can't change the PC so just check if the mode is | |
2743 | autoincrement. */ | |
2744 | else if (cris_get_mode (inst) == AUTOINC_MODE) | |
2745 | { | |
2746 | process_autoincrement (cris_get_size (inst), inst, inst_env); | |
2747 | } | |
2748 | inst_env->slot_needed = 0; | |
2749 | inst_env->prefix_found = 0; | |
2750 | inst_env->xflag_found = 0; | |
2751 | inst_env->disable_interrupt = 0; | |
2752 | } | |
2753 | ||
2754 | /* Checks that the PC isn't the destination register or the instructions has | |
2755 | a prefix. */ | |
2756 | ||
a78f21af | 2757 | static void |
29134980 OF |
2758 | dstep_logshift_mstep_neg_not_op (unsigned short inst, inst_env_type *inst_env) |
2759 | { | |
2760 | /* It's invalid to have the PC as the destination. The instruction can't | |
2761 | have a prefix. */ | |
2762 | if ((cris_get_operand2 (inst) == REG_PC) || inst_env->prefix_found) | |
2763 | { | |
2764 | inst_env->invalid = 1; | |
2765 | return; | |
2766 | } | |
2767 | ||
2768 | inst_env->slot_needed = 0; | |
2769 | inst_env->prefix_found = 0; | |
2770 | inst_env->xflag_found = 0; | |
2771 | inst_env->disable_interrupt = 0; | |
2772 | } | |
2773 | ||
2774 | /* Checks that the instruction doesn't have a prefix. */ | |
2775 | ||
a78f21af | 2776 | static void |
29134980 OF |
2777 | break_op (unsigned short inst, inst_env_type *inst_env) |
2778 | { | |
2779 | /* The instruction can't have a prefix. */ | |
2780 | if (inst_env->prefix_found) | |
2781 | { | |
2782 | inst_env->invalid = 1; | |
2783 | return; | |
2784 | } | |
2785 | ||
2786 | inst_env->slot_needed = 0; | |
2787 | inst_env->prefix_found = 0; | |
2788 | inst_env->xflag_found = 0; | |
2789 | inst_env->disable_interrupt = 1; | |
2790 | } | |
2791 | ||
2792 | /* Checks that the PC isn't the destination register and that the instruction | |
2793 | doesn't have a prefix. */ | |
2794 | ||
a78f21af | 2795 | static void |
29134980 OF |
2796 | scc_op (unsigned short inst, inst_env_type *inst_env) |
2797 | { | |
2798 | /* It's invalid to have the PC as the destination. The instruction can't | |
2799 | have a prefix. */ | |
2800 | if ((cris_get_operand2 (inst) == REG_PC) || inst_env->prefix_found) | |
2801 | { | |
2802 | inst_env->invalid = 1; | |
2803 | return; | |
2804 | } | |
2805 | ||
2806 | inst_env->slot_needed = 0; | |
2807 | inst_env->prefix_found = 0; | |
2808 | inst_env->xflag_found = 0; | |
2809 | inst_env->disable_interrupt = 1; | |
2810 | } | |
2811 | ||
2812 | /* Handles the register mode JUMP instruction. */ | |
2813 | ||
a78f21af | 2814 | static void |
29134980 OF |
2815 | reg_mode_jump_op (unsigned short inst, inst_env_type *inst_env) |
2816 | { | |
2817 | /* It's invalid to do a JUMP in a delay slot. The mode is register, so | |
2818 | you can't have a prefix. */ | |
2819 | if ((inst_env->slot_needed) || (inst_env->prefix_found)) | |
2820 | { | |
2821 | inst_env->invalid = 1; | |
2822 | return; | |
2823 | } | |
2824 | ||
2825 | /* Just change the PC. */ | |
2826 | inst_env->reg[REG_PC] = inst_env->reg[cris_get_operand1 (inst)]; | |
2827 | inst_env->slot_needed = 0; | |
2828 | inst_env->prefix_found = 0; | |
2829 | inst_env->xflag_found = 0; | |
2830 | inst_env->disable_interrupt = 1; | |
2831 | } | |
2832 | ||
2833 | /* Handles the JUMP instruction for all modes except register. */ | |
2834 | ||
a78f21af AC |
2835 | static void |
2836 | none_reg_mode_jump_op (unsigned short inst, inst_env_type *inst_env) | |
29134980 OF |
2837 | { |
2838 | unsigned long newpc; | |
2839 | CORE_ADDR address; | |
2840 | ||
2841 | /* It's invalid to do a JUMP in a delay slot. */ | |
2842 | if (inst_env->slot_needed) | |
2843 | { | |
2844 | inst_env->invalid = 1; | |
2845 | } | |
2846 | else | |
2847 | { | |
2848 | /* Check if we have a prefix. */ | |
2849 | if (inst_env->prefix_found) | |
2850 | { | |
2851 | check_assign (inst, inst_env); | |
2852 | ||
b021a221 | 2853 | /* Get the new value for the PC. */ |
29134980 OF |
2854 | newpc = |
2855 | read_memory_unsigned_integer ((CORE_ADDR) inst_env->prefix_value, | |
e17a4113 | 2856 | 4, inst_env->byte_order); |
29134980 OF |
2857 | } |
2858 | else | |
2859 | { | |
2860 | /* Get the new value for the PC. */ | |
2861 | address = (CORE_ADDR) inst_env->reg[cris_get_operand1 (inst)]; | |
e17a4113 UW |
2862 | newpc = read_memory_unsigned_integer (address, |
2863 | 4, inst_env->byte_order); | |
29134980 OF |
2864 | |
2865 | /* Check if we should increment a register. */ | |
2866 | if (cris_get_mode (inst) == AUTOINC_MODE) | |
2867 | { | |
2868 | inst_env->reg[cris_get_operand1 (inst)] += 4; | |
2869 | } | |
2870 | } | |
2871 | inst_env->reg[REG_PC] = newpc; | |
2872 | } | |
2873 | inst_env->slot_needed = 0; | |
2874 | inst_env->prefix_found = 0; | |
2875 | inst_env->xflag_found = 0; | |
2876 | inst_env->disable_interrupt = 1; | |
2877 | } | |
2878 | ||
2879 | /* Handles moves to special registers (aka P-register) for all modes. */ | |
2880 | ||
a78f21af | 2881 | static void |
be8626e0 MD |
2882 | move_to_preg_op (struct gdbarch *gdbarch, unsigned short inst, |
2883 | inst_env_type *inst_env) | |
29134980 OF |
2884 | { |
2885 | if (inst_env->prefix_found) | |
2886 | { | |
2887 | /* The instruction has a prefix that means we are only interested if | |
2888 | the instruction is in assign mode. */ | |
2889 | if (cris_get_mode (inst) == PREFIX_ASSIGN_MODE) | |
2890 | { | |
2891 | /* The prefix handles the problem if we are in a delay slot. */ | |
2892 | if (cris_get_operand1 (inst) == REG_PC) | |
2893 | { | |
2894 | /* Just take care of the assign. */ | |
2895 | check_assign (inst, inst_env); | |
2896 | } | |
2897 | } | |
2898 | } | |
2899 | else if (cris_get_mode (inst) == AUTOINC_MODE) | |
2900 | { | |
2901 | /* The instruction doesn't have a prefix, the only case left that we | |
2902 | are interested in is the autoincrement mode. */ | |
2903 | if (cris_get_operand1 (inst) == REG_PC) | |
2904 | { | |
2905 | /* If the PC is to be incremented it's invalid to be in a | |
2906 | delay slot. */ | |
2907 | if (inst_env->slot_needed) | |
2908 | { | |
2909 | inst_env->invalid = 1; | |
2910 | return; | |
2911 | } | |
2a9ecef2 OF |
2912 | |
2913 | /* The increment depends on the size of the special register. */ | |
be8626e0 | 2914 | if (cris_register_size (gdbarch, cris_get_operand2 (inst)) == 1) |
29134980 OF |
2915 | { |
2916 | process_autoincrement (INST_BYTE_SIZE, inst, inst_env); | |
2917 | } | |
be8626e0 | 2918 | else if (cris_register_size (gdbarch, cris_get_operand2 (inst)) == 2) |
29134980 OF |
2919 | { |
2920 | process_autoincrement (INST_WORD_SIZE, inst, inst_env); | |
2921 | } | |
2922 | else | |
2923 | { | |
2924 | process_autoincrement (INST_DWORD_SIZE, inst, inst_env); | |
2925 | } | |
2926 | } | |
2927 | } | |
2928 | inst_env->slot_needed = 0; | |
2929 | inst_env->prefix_found = 0; | |
2930 | inst_env->xflag_found = 0; | |
2931 | inst_env->disable_interrupt = 1; | |
2932 | } | |
2933 | ||
2934 | /* Handles moves from special registers (aka P-register) for all modes | |
2935 | except register. */ | |
2936 | ||
a78f21af | 2937 | static void |
be8626e0 MD |
2938 | none_reg_mode_move_from_preg_op (struct gdbarch *gdbarch, unsigned short inst, |
2939 | inst_env_type *inst_env) | |
29134980 OF |
2940 | { |
2941 | if (inst_env->prefix_found) | |
2942 | { | |
2943 | /* The instruction has a prefix that means we are only interested if | |
2944 | the instruction is in assign mode. */ | |
2945 | if (cris_get_mode (inst) == PREFIX_ASSIGN_MODE) | |
2946 | { | |
2947 | /* The prefix handles the problem if we are in a delay slot. */ | |
2948 | if (cris_get_operand1 (inst) == REG_PC) | |
2949 | { | |
2950 | /* Just take care of the assign. */ | |
2951 | check_assign (inst, inst_env); | |
2952 | } | |
2953 | } | |
2954 | } | |
2955 | /* The instruction doesn't have a prefix, the only case left that we | |
2956 | are interested in is the autoincrement mode. */ | |
2957 | else if (cris_get_mode (inst) == AUTOINC_MODE) | |
2958 | { | |
2959 | if (cris_get_operand1 (inst) == REG_PC) | |
2960 | { | |
2961 | /* If the PC is to be incremented it's invalid to be in a | |
2962 | delay slot. */ | |
2963 | if (inst_env->slot_needed) | |
2964 | { | |
2965 | inst_env->invalid = 1; | |
2966 | return; | |
2967 | } | |
2a9ecef2 OF |
2968 | |
2969 | /* The increment depends on the size of the special register. */ | |
be8626e0 | 2970 | if (cris_register_size (gdbarch, cris_get_operand2 (inst)) == 1) |
29134980 OF |
2971 | { |
2972 | process_autoincrement (INST_BYTE_SIZE, inst, inst_env); | |
2973 | } | |
be8626e0 | 2974 | else if (cris_register_size (gdbarch, cris_get_operand2 (inst)) == 2) |
29134980 OF |
2975 | { |
2976 | process_autoincrement (INST_WORD_SIZE, inst, inst_env); | |
2977 | } | |
2978 | else | |
2979 | { | |
2980 | process_autoincrement (INST_DWORD_SIZE, inst, inst_env); | |
2981 | } | |
2982 | } | |
2983 | } | |
2984 | inst_env->slot_needed = 0; | |
2985 | inst_env->prefix_found = 0; | |
2986 | inst_env->xflag_found = 0; | |
2987 | inst_env->disable_interrupt = 1; | |
2988 | } | |
2989 | ||
2990 | /* Handles moves from special registers (aka P-register) when the mode | |
2991 | is register. */ | |
2992 | ||
a78f21af | 2993 | static void |
29134980 OF |
2994 | reg_mode_move_from_preg_op (unsigned short inst, inst_env_type *inst_env) |
2995 | { | |
2996 | /* Register mode move from special register can't have a prefix. */ | |
2997 | if (inst_env->prefix_found) | |
2998 | { | |
2999 | inst_env->invalid = 1; | |
3000 | return; | |
3001 | } | |
3002 | ||
3003 | if (cris_get_operand1 (inst) == REG_PC) | |
3004 | { | |
3005 | /* It's invalid to change the PC in a delay slot. */ | |
3006 | if (inst_env->slot_needed) | |
3007 | { | |
3008 | inst_env->invalid = 1; | |
3009 | return; | |
3010 | } | |
3011 | /* The destination is the PC, the jump will have a delay slot. */ | |
3012 | inst_env->delay_slot_pc = inst_env->preg[cris_get_operand2 (inst)]; | |
3013 | inst_env->slot_needed = 1; | |
3014 | inst_env->delay_slot_pc_active = 1; | |
3015 | } | |
3016 | else | |
3017 | { | |
3018 | /* If the destination isn't PC, there will be no jump. */ | |
3019 | inst_env->slot_needed = 0; | |
3020 | } | |
3021 | inst_env->prefix_found = 0; | |
3022 | inst_env->xflag_found = 0; | |
3023 | inst_env->disable_interrupt = 1; | |
3024 | } | |
3025 | ||
3026 | /* Handles the MOVEM from memory to general register instruction. */ | |
3027 | ||
a78f21af | 3028 | static void |
29134980 OF |
3029 | move_mem_to_reg_movem_op (unsigned short inst, inst_env_type *inst_env) |
3030 | { | |
3031 | if (inst_env->prefix_found) | |
3032 | { | |
3033 | /* The prefix handles the problem if we are in a delay slot. Is the | |
3034 | MOVEM instruction going to change the PC? */ | |
3035 | if (cris_get_operand2 (inst) >= REG_PC) | |
3036 | { | |
3037 | inst_env->reg[REG_PC] = | |
e17a4113 UW |
3038 | read_memory_unsigned_integer (inst_env->prefix_value, |
3039 | 4, inst_env->byte_order); | |
29134980 OF |
3040 | } |
3041 | /* The assign value is the value after the increment. Normally, the | |
3042 | assign value is the value before the increment. */ | |
3043 | if ((cris_get_operand1 (inst) == REG_PC) | |
3044 | && (cris_get_mode (inst) == PREFIX_ASSIGN_MODE)) | |
3045 | { | |
3046 | inst_env->reg[REG_PC] = inst_env->prefix_value; | |
3047 | inst_env->reg[REG_PC] += 4 * (cris_get_operand2 (inst) + 1); | |
3048 | } | |
3049 | } | |
3050 | else | |
3051 | { | |
3052 | /* Is the MOVEM instruction going to change the PC? */ | |
3053 | if (cris_get_operand2 (inst) == REG_PC) | |
3054 | { | |
3055 | /* It's invalid to change the PC in a delay slot. */ | |
3056 | if (inst_env->slot_needed) | |
3057 | { | |
3058 | inst_env->invalid = 1; | |
3059 | return; | |
3060 | } | |
3061 | inst_env->reg[REG_PC] = | |
3062 | read_memory_unsigned_integer (inst_env->reg[cris_get_operand1 (inst)], | |
e17a4113 | 3063 | 4, inst_env->byte_order); |
29134980 OF |
3064 | } |
3065 | /* The increment is not depending on the size, instead it's depending | |
3066 | on the number of registers loaded from memory. */ | |
0963b4bd MS |
3067 | if ((cris_get_operand1 (inst) == REG_PC) |
3068 | && (cris_get_mode (inst) == AUTOINC_MODE)) | |
29134980 OF |
3069 | { |
3070 | /* It's invalid to change the PC in a delay slot. */ | |
3071 | if (inst_env->slot_needed) | |
3072 | { | |
3073 | inst_env->invalid = 1; | |
3074 | return; | |
3075 | } | |
3076 | inst_env->reg[REG_PC] += 4 * (cris_get_operand2 (inst) + 1); | |
3077 | } | |
3078 | } | |
3079 | inst_env->slot_needed = 0; | |
3080 | inst_env->prefix_found = 0; | |
3081 | inst_env->xflag_found = 0; | |
3082 | inst_env->disable_interrupt = 0; | |
3083 | } | |
3084 | ||
3085 | /* Handles the MOVEM to memory from general register instruction. */ | |
3086 | ||
a78f21af | 3087 | static void |
29134980 OF |
3088 | move_reg_to_mem_movem_op (unsigned short inst, inst_env_type *inst_env) |
3089 | { | |
3090 | if (inst_env->prefix_found) | |
3091 | { | |
3092 | /* The assign value is the value after the increment. Normally, the | |
3093 | assign value is the value before the increment. */ | |
5aafa1cc PM |
3094 | if ((cris_get_operand1 (inst) == REG_PC) |
3095 | && (cris_get_mode (inst) == PREFIX_ASSIGN_MODE)) | |
29134980 OF |
3096 | { |
3097 | /* The prefix handles the problem if we are in a delay slot. */ | |
3098 | inst_env->reg[REG_PC] = inst_env->prefix_value; | |
3099 | inst_env->reg[REG_PC] += 4 * (cris_get_operand2 (inst) + 1); | |
3100 | } | |
3101 | } | |
3102 | else | |
3103 | { | |
3104 | /* The increment is not depending on the size, instead it's depending | |
3105 | on the number of registers loaded to memory. */ | |
0963b4bd MS |
3106 | if ((cris_get_operand1 (inst) == REG_PC) |
3107 | && (cris_get_mode (inst) == AUTOINC_MODE)) | |
29134980 OF |
3108 | { |
3109 | /* It's invalid to change the PC in a delay slot. */ | |
3110 | if (inst_env->slot_needed) | |
3111 | { | |
3112 | inst_env->invalid = 1; | |
3113 | return; | |
3114 | } | |
3115 | inst_env->reg[REG_PC] += 4 * (cris_get_operand2 (inst) + 1); | |
3116 | } | |
3117 | } | |
3118 | inst_env->slot_needed = 0; | |
3119 | inst_env->prefix_found = 0; | |
3120 | inst_env->xflag_found = 0; | |
3121 | inst_env->disable_interrupt = 0; | |
3122 | } | |
3123 | ||
29134980 OF |
3124 | /* Handles the intructions that's not yet implemented, by setting |
3125 | inst_env->invalid to true. */ | |
3126 | ||
a78f21af | 3127 | static void |
29134980 OF |
3128 | not_implemented_op (unsigned short inst, inst_env_type *inst_env) |
3129 | { | |
3130 | inst_env->invalid = 1; | |
3131 | } | |
3132 | ||
3133 | /* Handles the XOR instruction. */ | |
3134 | ||
a78f21af | 3135 | static void |
29134980 OF |
3136 | xor_op (unsigned short inst, inst_env_type *inst_env) |
3137 | { | |
3138 | /* XOR can't have a prefix. */ | |
3139 | if (inst_env->prefix_found) | |
3140 | { | |
3141 | inst_env->invalid = 1; | |
3142 | return; | |
3143 | } | |
3144 | ||
3145 | /* Check if the PC is the target. */ | |
3146 | if (cris_get_operand2 (inst) == REG_PC) | |
3147 | { | |
3148 | /* It's invalid to change the PC in a delay slot. */ | |
3149 | if (inst_env->slot_needed) | |
3150 | { | |
3151 | inst_env->invalid = 1; | |
3152 | return; | |
3153 | } | |
3154 | inst_env->reg[REG_PC] ^= inst_env->reg[cris_get_operand1 (inst)]; | |
3155 | } | |
3156 | inst_env->slot_needed = 0; | |
3157 | inst_env->prefix_found = 0; | |
3158 | inst_env->xflag_found = 0; | |
3159 | inst_env->disable_interrupt = 0; | |
3160 | } | |
3161 | ||
3162 | /* Handles the MULS instruction. */ | |
3163 | ||
a78f21af | 3164 | static void |
29134980 OF |
3165 | muls_op (unsigned short inst, inst_env_type *inst_env) |
3166 | { | |
3167 | /* MULS/U can't have a prefix. */ | |
3168 | if (inst_env->prefix_found) | |
3169 | { | |
3170 | inst_env->invalid = 1; | |
3171 | return; | |
3172 | } | |
3173 | ||
3174 | /* Consider it invalid if the PC is the target. */ | |
3175 | if (cris_get_operand2 (inst) == REG_PC) | |
3176 | { | |
3177 | inst_env->invalid = 1; | |
3178 | return; | |
3179 | } | |
3180 | inst_env->slot_needed = 0; | |
3181 | inst_env->prefix_found = 0; | |
3182 | inst_env->xflag_found = 0; | |
3183 | inst_env->disable_interrupt = 0; | |
3184 | } | |
3185 | ||
3186 | /* Handles the MULU instruction. */ | |
3187 | ||
a78f21af | 3188 | static void |
29134980 OF |
3189 | mulu_op (unsigned short inst, inst_env_type *inst_env) |
3190 | { | |
3191 | /* MULS/U can't have a prefix. */ | |
3192 | if (inst_env->prefix_found) | |
3193 | { | |
3194 | inst_env->invalid = 1; | |
3195 | return; | |
3196 | } | |
3197 | ||
3198 | /* Consider it invalid if the PC is the target. */ | |
3199 | if (cris_get_operand2 (inst) == REG_PC) | |
3200 | { | |
3201 | inst_env->invalid = 1; | |
3202 | return; | |
3203 | } | |
3204 | inst_env->slot_needed = 0; | |
3205 | inst_env->prefix_found = 0; | |
3206 | inst_env->xflag_found = 0; | |
3207 | inst_env->disable_interrupt = 0; | |
3208 | } | |
3209 | ||
0963b4bd | 3210 | /* Calculate the result of the instruction for ADD, SUB, CMP AND, OR and MOVE. |
29134980 OF |
3211 | The MOVE instruction is the move from source to register. */ |
3212 | ||
a78f21af | 3213 | static void |
29134980 OF |
3214 | add_sub_cmp_and_or_move_action (unsigned short inst, inst_env_type *inst_env, |
3215 | unsigned long source1, unsigned long source2) | |
3216 | { | |
3217 | unsigned long pc_mask; | |
3218 | unsigned long operation_mask; | |
3219 | ||
3220 | /* Find out how many bits the operation should apply to. */ | |
3221 | if (cris_get_size (inst) == INST_BYTE_SIZE) | |
3222 | { | |
3223 | pc_mask = 0xFFFFFF00; | |
3224 | operation_mask = 0xFF; | |
3225 | } | |
3226 | else if (cris_get_size (inst) == INST_WORD_SIZE) | |
3227 | { | |
3228 | pc_mask = 0xFFFF0000; | |
3229 | operation_mask = 0xFFFF; | |
3230 | } | |
3231 | else if (cris_get_size (inst) == INST_DWORD_SIZE) | |
3232 | { | |
3233 | pc_mask = 0x0; | |
3234 | operation_mask = 0xFFFFFFFF; | |
3235 | } | |
3236 | else | |
3237 | { | |
3238 | /* The size is out of range. */ | |
3239 | inst_env->invalid = 1; | |
3240 | return; | |
3241 | } | |
3242 | ||
3243 | /* The instruction just works on uw_operation_mask bits. */ | |
3244 | source2 &= operation_mask; | |
3245 | source1 &= operation_mask; | |
3246 | ||
3247 | /* Now calculate the result. The opcode's 3 first bits separates | |
3248 | the different actions. */ | |
3249 | switch (cris_get_opcode (inst) & 7) | |
3250 | { | |
3251 | case 0: /* add */ | |
3252 | source1 += source2; | |
3253 | break; | |
3254 | ||
3255 | case 1: /* move */ | |
3256 | source1 = source2; | |
3257 | break; | |
3258 | ||
3259 | case 2: /* subtract */ | |
3260 | source1 -= source2; | |
3261 | break; | |
3262 | ||
3263 | case 3: /* compare */ | |
3264 | break; | |
3265 | ||
3266 | case 4: /* and */ | |
3267 | source1 &= source2; | |
3268 | break; | |
3269 | ||
3270 | case 5: /* or */ | |
3271 | source1 |= source2; | |
3272 | break; | |
3273 | ||
3274 | default: | |
3275 | inst_env->invalid = 1; | |
3276 | return; | |
3277 | ||
3278 | break; | |
3279 | } | |
3280 | ||
3281 | /* Make sure that the result doesn't contain more than the instruction | |
3282 | size bits. */ | |
3283 | source2 &= operation_mask; | |
3284 | ||
3285 | /* Calculate the new breakpoint address. */ | |
3286 | inst_env->reg[REG_PC] &= pc_mask; | |
3287 | inst_env->reg[REG_PC] |= source1; | |
3288 | ||
3289 | } | |
3290 | ||
3291 | /* Extends the value from either byte or word size to a dword. If the mode | |
3292 | is zero extend then the value is extended with zero. If instead the mode | |
3293 | is signed extend the sign bit of the value is taken into consideration. */ | |
3294 | ||
a78f21af | 3295 | static unsigned long |
29134980 OF |
3296 | do_sign_or_zero_extend (unsigned long value, unsigned short *inst) |
3297 | { | |
3298 | /* The size can be either byte or word, check which one it is. | |
3299 | Don't check the highest bit, it's indicating if it's a zero | |
3300 | or sign extend. */ | |
3301 | if (cris_get_size (*inst) & INST_WORD_SIZE) | |
3302 | { | |
3303 | /* Word size. */ | |
3304 | value &= 0xFFFF; | |
3305 | ||
3306 | /* Check if the instruction is signed extend. If so, check if value has | |
3307 | the sign bit on. */ | |
3308 | if (cris_is_signed_extend_bit_on (*inst) && (value & SIGNED_WORD_MASK)) | |
3309 | { | |
3310 | value |= SIGNED_WORD_EXTEND_MASK; | |
3311 | } | |
3312 | } | |
3313 | else | |
3314 | { | |
3315 | /* Byte size. */ | |
3316 | value &= 0xFF; | |
3317 | ||
3318 | /* Check if the instruction is signed extend. If so, check if value has | |
3319 | the sign bit on. */ | |
3320 | if (cris_is_signed_extend_bit_on (*inst) && (value & SIGNED_BYTE_MASK)) | |
3321 | { | |
3322 | value |= SIGNED_BYTE_EXTEND_MASK; | |
3323 | } | |
3324 | } | |
3325 | /* The size should now be dword. */ | |
3326 | cris_set_size_to_dword (inst); | |
3327 | return value; | |
3328 | } | |
3329 | ||
3330 | /* Handles the register mode for the ADD, SUB, CMP, AND, OR and MOVE | |
3331 | instruction. The MOVE instruction is the move from source to register. */ | |
3332 | ||
a78f21af | 3333 | static void |
29134980 OF |
3334 | reg_mode_add_sub_cmp_and_or_move_op (unsigned short inst, |
3335 | inst_env_type *inst_env) | |
3336 | { | |
3337 | unsigned long operand1; | |
3338 | unsigned long operand2; | |
3339 | ||
3340 | /* It's invalid to have a prefix to the instruction. This is a register | |
3341 | mode instruction and can't have a prefix. */ | |
3342 | if (inst_env->prefix_found) | |
3343 | { | |
3344 | inst_env->invalid = 1; | |
3345 | return; | |
3346 | } | |
3347 | /* Check if the instruction has PC as its target. */ | |
3348 | if (cris_get_operand2 (inst) == REG_PC) | |
3349 | { | |
3350 | if (inst_env->slot_needed) | |
3351 | { | |
3352 | inst_env->invalid = 1; | |
3353 | return; | |
3354 | } | |
3355 | /* The instruction has the PC as its target register. */ | |
7ab98e9e | 3356 | operand1 = inst_env->reg[cris_get_operand1 (inst)]; |
29134980 OF |
3357 | operand2 = inst_env->reg[REG_PC]; |
3358 | ||
3359 | /* Check if it's a extend, signed or zero instruction. */ | |
3360 | if (cris_get_opcode (inst) < 4) | |
3361 | { | |
3362 | operand1 = do_sign_or_zero_extend (operand1, &inst); | |
3363 | } | |
3364 | /* Calculate the PC value after the instruction, i.e. where the | |
3365 | breakpoint should be. The order of the udw_operands is vital. */ | |
3366 | add_sub_cmp_and_or_move_action (inst, inst_env, operand2, operand1); | |
3367 | } | |
3368 | inst_env->slot_needed = 0; | |
3369 | inst_env->prefix_found = 0; | |
3370 | inst_env->xflag_found = 0; | |
3371 | inst_env->disable_interrupt = 0; | |
3372 | } | |
3373 | ||
3374 | /* Returns the data contained at address. The size of the data is derived from | |
3375 | the size of the operation. If the instruction is a zero or signed | |
3376 | extend instruction, the size field is changed in instruction. */ | |
3377 | ||
a78f21af | 3378 | static unsigned long |
0963b4bd MS |
3379 | get_data_from_address (unsigned short *inst, CORE_ADDR address, |
3380 | enum bfd_endian byte_order) | |
29134980 OF |
3381 | { |
3382 | int size = cris_get_size (*inst); | |
3383 | unsigned long value; | |
3384 | ||
3385 | /* If it's an extend instruction we don't want the signed extend bit, | |
3386 | because it influences the size. */ | |
3387 | if (cris_get_opcode (*inst) < 4) | |
3388 | { | |
3389 | size &= ~SIGNED_EXTEND_BIT_MASK; | |
3390 | } | |
3391 | /* Is there a need for checking the size? Size should contain the number of | |
3392 | bytes to read. */ | |
3393 | size = 1 << size; | |
e17a4113 | 3394 | value = read_memory_unsigned_integer (address, size, byte_order); |
29134980 OF |
3395 | |
3396 | /* Check if it's an extend, signed or zero instruction. */ | |
3397 | if (cris_get_opcode (*inst) < 4) | |
3398 | { | |
3399 | value = do_sign_or_zero_extend (value, inst); | |
3400 | } | |
3401 | return value; | |
3402 | } | |
3403 | ||
3404 | /* Handles the assign addresing mode for the ADD, SUB, CMP, AND, OR and MOVE | |
3405 | instructions. The MOVE instruction is the move from source to register. */ | |
3406 | ||
a78f21af | 3407 | static void |
29134980 OF |
3408 | handle_prefix_assign_mode_for_aritm_op (unsigned short inst, |
3409 | inst_env_type *inst_env) | |
3410 | { | |
3411 | unsigned long operand2; | |
3412 | unsigned long operand3; | |
3413 | ||
3414 | check_assign (inst, inst_env); | |
3415 | if (cris_get_operand2 (inst) == REG_PC) | |
3416 | { | |
3417 | operand2 = inst_env->reg[REG_PC]; | |
3418 | ||
3419 | /* Get the value of the third operand. */ | |
e17a4113 UW |
3420 | operand3 = get_data_from_address (&inst, inst_env->prefix_value, |
3421 | inst_env->byte_order); | |
29134980 OF |
3422 | |
3423 | /* Calculate the PC value after the instruction, i.e. where the | |
3424 | breakpoint should be. The order of the udw_operands is vital. */ | |
3425 | add_sub_cmp_and_or_move_action (inst, inst_env, operand2, operand3); | |
3426 | } | |
3427 | inst_env->slot_needed = 0; | |
3428 | inst_env->prefix_found = 0; | |
3429 | inst_env->xflag_found = 0; | |
3430 | inst_env->disable_interrupt = 0; | |
3431 | } | |
3432 | ||
3433 | /* Handles the three-operand addressing mode for the ADD, SUB, CMP, AND and | |
3434 | OR instructions. Note that for this to work as expected, the calling | |
3435 | function must have made sure that there is a prefix to this instruction. */ | |
3436 | ||
a78f21af | 3437 | static void |
29134980 OF |
3438 | three_operand_add_sub_cmp_and_or_op (unsigned short inst, |
3439 | inst_env_type *inst_env) | |
3440 | { | |
3441 | unsigned long operand2; | |
3442 | unsigned long operand3; | |
3443 | ||
3444 | if (cris_get_operand1 (inst) == REG_PC) | |
3445 | { | |
3446 | /* The PC will be changed by the instruction. */ | |
3447 | operand2 = inst_env->reg[cris_get_operand2 (inst)]; | |
3448 | ||
3449 | /* Get the value of the third operand. */ | |
e17a4113 UW |
3450 | operand3 = get_data_from_address (&inst, inst_env->prefix_value, |
3451 | inst_env->byte_order); | |
29134980 OF |
3452 | |
3453 | /* Calculate the PC value after the instruction, i.e. where the | |
3454 | breakpoint should be. */ | |
3455 | add_sub_cmp_and_or_move_action (inst, inst_env, operand2, operand3); | |
3456 | } | |
3457 | inst_env->slot_needed = 0; | |
3458 | inst_env->prefix_found = 0; | |
3459 | inst_env->xflag_found = 0; | |
3460 | inst_env->disable_interrupt = 0; | |
3461 | } | |
3462 | ||
3463 | /* Handles the index addresing mode for the ADD, SUB, CMP, AND, OR and MOVE | |
3464 | instructions. The MOVE instruction is the move from source to register. */ | |
3465 | ||
a78f21af | 3466 | static void |
29134980 OF |
3467 | handle_prefix_index_mode_for_aritm_op (unsigned short inst, |
3468 | inst_env_type *inst_env) | |
3469 | { | |
3470 | if (cris_get_operand1 (inst) != cris_get_operand2 (inst)) | |
3471 | { | |
3472 | /* If the instruction is MOVE it's invalid. If the instruction is ADD, | |
3473 | SUB, AND or OR something weird is going on (if everything works these | |
3474 | instructions should end up in the three operand version). */ | |
3475 | inst_env->invalid = 1; | |
3476 | return; | |
3477 | } | |
3478 | else | |
3479 | { | |
3480 | /* three_operand_add_sub_cmp_and_or does the same as we should do here | |
3481 | so use it. */ | |
3482 | three_operand_add_sub_cmp_and_or_op (inst, inst_env); | |
3483 | } | |
3484 | inst_env->slot_needed = 0; | |
3485 | inst_env->prefix_found = 0; | |
3486 | inst_env->xflag_found = 0; | |
3487 | inst_env->disable_interrupt = 0; | |
3488 | } | |
3489 | ||
3490 | /* Handles the autoincrement and indirect addresing mode for the ADD, SUB, | |
3491 | CMP, AND OR and MOVE instruction. The MOVE instruction is the move from | |
3492 | source to register. */ | |
3493 | ||
a78f21af | 3494 | static void |
29134980 OF |
3495 | handle_inc_and_index_mode_for_aritm_op (unsigned short inst, |
3496 | inst_env_type *inst_env) | |
3497 | { | |
3498 | unsigned long operand1; | |
3499 | unsigned long operand2; | |
3500 | unsigned long operand3; | |
3501 | int size; | |
3502 | ||
0963b4bd | 3503 | /* The instruction is either an indirect or autoincrement addressing mode. |
29134980 OF |
3504 | Check if the destination register is the PC. */ |
3505 | if (cris_get_operand2 (inst) == REG_PC) | |
3506 | { | |
3507 | /* Must be done here, get_data_from_address may change the size | |
3508 | field. */ | |
3509 | size = cris_get_size (inst); | |
3510 | operand2 = inst_env->reg[REG_PC]; | |
3511 | ||
3512 | /* Get the value of the third operand, i.e. the indirect operand. */ | |
3513 | operand1 = inst_env->reg[cris_get_operand1 (inst)]; | |
e17a4113 | 3514 | operand3 = get_data_from_address (&inst, operand1, inst_env->byte_order); |
29134980 OF |
3515 | |
3516 | /* Calculate the PC value after the instruction, i.e. where the | |
3517 | breakpoint should be. The order of the udw_operands is vital. */ | |
3518 | add_sub_cmp_and_or_move_action (inst, inst_env, operand2, operand3); | |
3519 | } | |
3520 | /* If this is an autoincrement addressing mode, check if the increment | |
3521 | changes the PC. */ | |
0963b4bd MS |
3522 | if ((cris_get_operand1 (inst) == REG_PC) |
3523 | && (cris_get_mode (inst) == AUTOINC_MODE)) | |
29134980 OF |
3524 | { |
3525 | /* Get the size field. */ | |
3526 | size = cris_get_size (inst); | |
3527 | ||
3528 | /* If it's an extend instruction we don't want the signed extend bit, | |
3529 | because it influences the size. */ | |
3530 | if (cris_get_opcode (inst) < 4) | |
3531 | { | |
3532 | size &= ~SIGNED_EXTEND_BIT_MASK; | |
3533 | } | |
3534 | process_autoincrement (size, inst, inst_env); | |
3535 | } | |
3536 | inst_env->slot_needed = 0; | |
3537 | inst_env->prefix_found = 0; | |
3538 | inst_env->xflag_found = 0; | |
3539 | inst_env->disable_interrupt = 0; | |
3540 | } | |
3541 | ||
3542 | /* Handles the two-operand addressing mode, all modes except register, for | |
3543 | the ADD, SUB CMP, AND and OR instruction. */ | |
3544 | ||
a78f21af | 3545 | static void |
29134980 OF |
3546 | none_reg_mode_add_sub_cmp_and_or_move_op (unsigned short inst, |
3547 | inst_env_type *inst_env) | |
3548 | { | |
3549 | if (inst_env->prefix_found) | |
3550 | { | |
3551 | if (cris_get_mode (inst) == PREFIX_INDEX_MODE) | |
3552 | { | |
3553 | handle_prefix_index_mode_for_aritm_op (inst, inst_env); | |
3554 | } | |
3555 | else if (cris_get_mode (inst) == PREFIX_ASSIGN_MODE) | |
3556 | { | |
3557 | handle_prefix_assign_mode_for_aritm_op (inst, inst_env); | |
3558 | } | |
3559 | else | |
3560 | { | |
3561 | /* The mode is invalid for a prefixed base instruction. */ | |
3562 | inst_env->invalid = 1; | |
3563 | return; | |
3564 | } | |
3565 | } | |
3566 | else | |
3567 | { | |
3568 | handle_inc_and_index_mode_for_aritm_op (inst, inst_env); | |
3569 | } | |
3570 | } | |
3571 | ||
3572 | /* Handles the quick addressing mode for the ADD and SUB instruction. */ | |
3573 | ||
a78f21af | 3574 | static void |
29134980 OF |
3575 | quick_mode_add_sub_op (unsigned short inst, inst_env_type *inst_env) |
3576 | { | |
3577 | unsigned long operand1; | |
3578 | unsigned long operand2; | |
3579 | ||
3580 | /* It's a bad idea to be in a prefix instruction now. This is a quick mode | |
3581 | instruction and can't have a prefix. */ | |
3582 | if (inst_env->prefix_found) | |
3583 | { | |
3584 | inst_env->invalid = 1; | |
3585 | return; | |
3586 | } | |
3587 | ||
3588 | /* Check if the instruction has PC as its target. */ | |
3589 | if (cris_get_operand2 (inst) == REG_PC) | |
3590 | { | |
3591 | if (inst_env->slot_needed) | |
3592 | { | |
3593 | inst_env->invalid = 1; | |
3594 | return; | |
3595 | } | |
3596 | operand1 = cris_get_quick_value (inst); | |
3597 | operand2 = inst_env->reg[REG_PC]; | |
3598 | ||
3599 | /* The size should now be dword. */ | |
3600 | cris_set_size_to_dword (&inst); | |
3601 | ||
3602 | /* Calculate the PC value after the instruction, i.e. where the | |
3603 | breakpoint should be. */ | |
3604 | add_sub_cmp_and_or_move_action (inst, inst_env, operand2, operand1); | |
3605 | } | |
3606 | inst_env->slot_needed = 0; | |
3607 | inst_env->prefix_found = 0; | |
3608 | inst_env->xflag_found = 0; | |
3609 | inst_env->disable_interrupt = 0; | |
3610 | } | |
3611 | ||
3612 | /* Handles the quick addressing mode for the CMP, AND and OR instruction. */ | |
3613 | ||
a78f21af | 3614 | static void |
29134980 OF |
3615 | quick_mode_and_cmp_move_or_op (unsigned short inst, inst_env_type *inst_env) |
3616 | { | |
3617 | unsigned long operand1; | |
3618 | unsigned long operand2; | |
3619 | ||
3620 | /* It's a bad idea to be in a prefix instruction now. This is a quick mode | |
3621 | instruction and can't have a prefix. */ | |
3622 | if (inst_env->prefix_found) | |
3623 | { | |
3624 | inst_env->invalid = 1; | |
3625 | return; | |
3626 | } | |
3627 | /* Check if the instruction has PC as its target. */ | |
3628 | if (cris_get_operand2 (inst) == REG_PC) | |
3629 | { | |
3630 | if (inst_env->slot_needed) | |
3631 | { | |
3632 | inst_env->invalid = 1; | |
3633 | return; | |
3634 | } | |
3635 | /* The instruction has the PC as its target register. */ | |
3636 | operand1 = cris_get_quick_value (inst); | |
3637 | operand2 = inst_env->reg[REG_PC]; | |
3638 | ||
3639 | /* The quick value is signed, so check if we must do a signed extend. */ | |
3640 | if (operand1 & SIGNED_QUICK_VALUE_MASK) | |
3641 | { | |
3642 | /* sign extend */ | |
3643 | operand1 |= SIGNED_QUICK_VALUE_EXTEND_MASK; | |
3644 | } | |
3645 | /* The size should now be dword. */ | |
3646 | cris_set_size_to_dword (&inst); | |
3647 | ||
3648 | /* Calculate the PC value after the instruction, i.e. where the | |
3649 | breakpoint should be. */ | |
3650 | add_sub_cmp_and_or_move_action (inst, inst_env, operand2, operand1); | |
3651 | } | |
3652 | inst_env->slot_needed = 0; | |
3653 | inst_env->prefix_found = 0; | |
3654 | inst_env->xflag_found = 0; | |
3655 | inst_env->disable_interrupt = 0; | |
3656 | } | |
3657 | ||
3658 | /* Translate op_type to a function and call it. */ | |
3659 | ||
a78f21af | 3660 | static void |
be8626e0 MD |
3661 | cris_gdb_func (struct gdbarch *gdbarch, enum cris_op_type op_type, |
3662 | unsigned short inst, inst_env_type *inst_env) | |
29134980 OF |
3663 | { |
3664 | switch (op_type) | |
3665 | { | |
3666 | case cris_not_implemented_op: | |
3667 | not_implemented_op (inst, inst_env); | |
3668 | break; | |
3669 | ||
3670 | case cris_abs_op: | |
3671 | abs_op (inst, inst_env); | |
3672 | break; | |
3673 | ||
3674 | case cris_addi_op: | |
3675 | addi_op (inst, inst_env); | |
3676 | break; | |
3677 | ||
3678 | case cris_asr_op: | |
3679 | asr_op (inst, inst_env); | |
3680 | break; | |
3681 | ||
3682 | case cris_asrq_op: | |
3683 | asrq_op (inst, inst_env); | |
3684 | break; | |
3685 | ||
3686 | case cris_ax_ei_setf_op: | |
3687 | ax_ei_setf_op (inst, inst_env); | |
3688 | break; | |
3689 | ||
3690 | case cris_bdap_prefix: | |
3691 | bdap_prefix (inst, inst_env); | |
3692 | break; | |
3693 | ||
3694 | case cris_biap_prefix: | |
3695 | biap_prefix (inst, inst_env); | |
3696 | break; | |
3697 | ||
3698 | case cris_break_op: | |
3699 | break_op (inst, inst_env); | |
3700 | break; | |
3701 | ||
3702 | case cris_btst_nop_op: | |
3703 | btst_nop_op (inst, inst_env); | |
3704 | break; | |
3705 | ||
3706 | case cris_clearf_di_op: | |
3707 | clearf_di_op (inst, inst_env); | |
3708 | break; | |
3709 | ||
3710 | case cris_dip_prefix: | |
3711 | dip_prefix (inst, inst_env); | |
3712 | break; | |
3713 | ||
3714 | case cris_dstep_logshift_mstep_neg_not_op: | |
3715 | dstep_logshift_mstep_neg_not_op (inst, inst_env); | |
3716 | break; | |
3717 | ||
3718 | case cris_eight_bit_offset_branch_op: | |
3719 | eight_bit_offset_branch_op (inst, inst_env); | |
3720 | break; | |
3721 | ||
3722 | case cris_move_mem_to_reg_movem_op: | |
3723 | move_mem_to_reg_movem_op (inst, inst_env); | |
3724 | break; | |
3725 | ||
3726 | case cris_move_reg_to_mem_movem_op: | |
3727 | move_reg_to_mem_movem_op (inst, inst_env); | |
3728 | break; | |
3729 | ||
3730 | case cris_move_to_preg_op: | |
be8626e0 | 3731 | move_to_preg_op (gdbarch, inst, inst_env); |
29134980 OF |
3732 | break; |
3733 | ||
3734 | case cris_muls_op: | |
3735 | muls_op (inst, inst_env); | |
3736 | break; | |
3737 | ||
3738 | case cris_mulu_op: | |
3739 | mulu_op (inst, inst_env); | |
3740 | break; | |
3741 | ||
3742 | case cris_none_reg_mode_add_sub_cmp_and_or_move_op: | |
3743 | none_reg_mode_add_sub_cmp_and_or_move_op (inst, inst_env); | |
3744 | break; | |
3745 | ||
3746 | case cris_none_reg_mode_clear_test_op: | |
3747 | none_reg_mode_clear_test_op (inst, inst_env); | |
3748 | break; | |
3749 | ||
3750 | case cris_none_reg_mode_jump_op: | |
3751 | none_reg_mode_jump_op (inst, inst_env); | |
3752 | break; | |
3753 | ||
3754 | case cris_none_reg_mode_move_from_preg_op: | |
be8626e0 | 3755 | none_reg_mode_move_from_preg_op (gdbarch, inst, inst_env); |
29134980 OF |
3756 | break; |
3757 | ||
3758 | case cris_quick_mode_add_sub_op: | |
3759 | quick_mode_add_sub_op (inst, inst_env); | |
3760 | break; | |
3761 | ||
3762 | case cris_quick_mode_and_cmp_move_or_op: | |
3763 | quick_mode_and_cmp_move_or_op (inst, inst_env); | |
3764 | break; | |
3765 | ||
3766 | case cris_quick_mode_bdap_prefix: | |
3767 | quick_mode_bdap_prefix (inst, inst_env); | |
3768 | break; | |
3769 | ||
3770 | case cris_reg_mode_add_sub_cmp_and_or_move_op: | |
3771 | reg_mode_add_sub_cmp_and_or_move_op (inst, inst_env); | |
3772 | break; | |
3773 | ||
3774 | case cris_reg_mode_clear_op: | |
3775 | reg_mode_clear_op (inst, inst_env); | |
3776 | break; | |
3777 | ||
3778 | case cris_reg_mode_jump_op: | |
3779 | reg_mode_jump_op (inst, inst_env); | |
3780 | break; | |
3781 | ||
3782 | case cris_reg_mode_move_from_preg_op: | |
3783 | reg_mode_move_from_preg_op (inst, inst_env); | |
3784 | break; | |
3785 | ||
3786 | case cris_reg_mode_test_op: | |
3787 | reg_mode_test_op (inst, inst_env); | |
3788 | break; | |
3789 | ||
3790 | case cris_scc_op: | |
3791 | scc_op (inst, inst_env); | |
3792 | break; | |
3793 | ||
3794 | case cris_sixteen_bit_offset_branch_op: | |
3795 | sixteen_bit_offset_branch_op (inst, inst_env); | |
3796 | break; | |
3797 | ||
3798 | case cris_three_operand_add_sub_cmp_and_or_op: | |
3799 | three_operand_add_sub_cmp_and_or_op (inst, inst_env); | |
3800 | break; | |
3801 | ||
3802 | case cris_three_operand_bound_op: | |
3803 | three_operand_bound_op (inst, inst_env); | |
3804 | break; | |
3805 | ||
3806 | case cris_two_operand_bound_op: | |
3807 | two_operand_bound_op (inst, inst_env); | |
3808 | break; | |
3809 | ||
3810 | case cris_xor_op: | |
3811 | xor_op (inst, inst_env); | |
3812 | break; | |
3813 | } | |
3814 | } | |
3815 | ||
3816 | /* This wrapper is to avoid cris_get_assembler being called before | |
3817 | exec_bfd has been set. */ | |
3818 | ||
3819 | static int | |
a89aa300 | 3820 | cris_delayed_get_disassembler (bfd_vma addr, struct disassemble_info *info) |
29134980 | 3821 | { |
a89aa300 | 3822 | int (*print_insn) (bfd_vma addr, struct disassemble_info *info); |
36482093 AC |
3823 | /* FIXME: cagney/2003-08-27: It should be possible to select a CRIS |
3824 | disassembler, even when there is no BFD. Does something like | |
3825 | "gdb; target remote; disassmeble *0x123" work? */ | |
3826 | gdb_assert (exec_bfd != NULL); | |
a5f6c8f5 | 3827 | print_insn = cris_get_disassembler (exec_bfd); |
36482093 AC |
3828 | gdb_assert (print_insn != NULL); |
3829 | return print_insn (addr, info); | |
29134980 OF |
3830 | } |
3831 | ||
dbbff683 OF |
3832 | /* Copied from <asm/elf.h>. */ |
3833 | typedef unsigned long elf_greg_t; | |
3834 | ||
3835 | /* Same as user_regs_struct struct in <asm/user.h>. */ | |
c600d464 OF |
3836 | #define CRISV10_ELF_NGREG 35 |
3837 | typedef elf_greg_t elf_gregset_t[CRISV10_ELF_NGREG]; | |
3838 | ||
3839 | #define CRISV32_ELF_NGREG 32 | |
3840 | typedef elf_greg_t crisv32_elf_gregset_t[CRISV32_ELF_NGREG]; | |
dbbff683 OF |
3841 | |
3842 | /* Unpack an elf_gregset_t into GDB's register cache. */ | |
3843 | ||
a78f21af | 3844 | static void |
c6b4e5a2 | 3845 | cris_supply_gregset (struct regcache *regcache, elf_gregset_t *gregsetp) |
dbbff683 | 3846 | { |
7fbe2eba UW |
3847 | struct gdbarch *gdbarch = get_regcache_arch (regcache); |
3848 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
dbbff683 OF |
3849 | int i; |
3850 | elf_greg_t *regp = *gregsetp; | |
3851 | static char zerobuf[4] = {0}; | |
3852 | ||
3853 | /* The kernel dumps all 32 registers as unsigned longs, but supply_register | |
3854 | knows about the actual size of each register so that's no problem. */ | |
3855 | for (i = 0; i < NUM_GENREGS + NUM_SPECREGS; i++) | |
3856 | { | |
c6b4e5a2 | 3857 | regcache_raw_supply (regcache, i, (char *)®p[i]); |
dbbff683 | 3858 | } |
c600d464 OF |
3859 | |
3860 | if (tdep->cris_version == 32) | |
3861 | { | |
3862 | /* Needed to set pseudo-register PC for CRISv32. */ | |
3863 | /* FIXME: If ERP is in a delay slot at this point then the PC will | |
3864 | be wrong. Issue a warning to alert the user. */ | |
7fbe2eba | 3865 | regcache_raw_supply (regcache, gdbarch_pc_regnum (gdbarch), |
c600d464 OF |
3866 | (char *)®p[ERP_REGNUM]); |
3867 | ||
3868 | if (*(char *)®p[ERP_REGNUM] & 0x1) | |
3869 | fprintf_unfiltered (gdb_stderr, "Warning: PC in delay slot\n"); | |
3870 | } | |
dbbff683 OF |
3871 | } |
3872 | ||
3873 | /* Use a local version of this function to get the correct types for | |
3874 | regsets, until multi-arch core support is ready. */ | |
3875 | ||
3876 | static void | |
9eefc95f UW |
3877 | fetch_core_registers (struct regcache *regcache, |
3878 | char *core_reg_sect, unsigned core_reg_size, | |
dbbff683 OF |
3879 | int which, CORE_ADDR reg_addr) |
3880 | { | |
3881 | elf_gregset_t gregset; | |
3882 | ||
3883 | switch (which) | |
3884 | { | |
3885 | case 0: | |
c600d464 OF |
3886 | if (core_reg_size != sizeof (elf_gregset_t) |
3887 | && core_reg_size != sizeof (crisv32_elf_gregset_t)) | |
dbbff683 | 3888 | { |
8a3fe4f8 | 3889 | warning (_("wrong size gregset struct in core file")); |
dbbff683 OF |
3890 | } |
3891 | else | |
3892 | { | |
3893 | memcpy (&gregset, core_reg_sect, sizeof (gregset)); | |
9eefc95f | 3894 | cris_supply_gregset (regcache, &gregset); |
dbbff683 OF |
3895 | } |
3896 | ||
3897 | default: | |
3898 | /* We've covered all the kinds of registers we know about here, | |
3899 | so this must be something we wouldn't know what to do with | |
3900 | anyway. Just ignore it. */ | |
3901 | break; | |
3902 | } | |
3903 | } | |
3904 | ||
3905 | static struct core_fns cris_elf_core_fns = | |
3906 | { | |
3907 | bfd_target_elf_flavour, /* core_flavour */ | |
3908 | default_check_format, /* check_format */ | |
3909 | default_core_sniffer, /* core_sniffer */ | |
3910 | fetch_core_registers, /* core_read_registers */ | |
3911 | NULL /* next */ | |
3912 | }; | |
3913 | ||
a78f21af AC |
3914 | extern initialize_file_ftype _initialize_cris_tdep; /* -Wmissing-prototypes */ |
3915 | ||
29134980 OF |
3916 | void |
3917 | _initialize_cris_tdep (void) | |
3918 | { | |
a5f6c8f5 OF |
3919 | static struct cmd_list_element *cris_set_cmdlist; |
3920 | static struct cmd_list_element *cris_show_cmdlist; | |
3921 | ||
29134980 OF |
3922 | struct cmd_list_element *c; |
3923 | ||
3924 | gdbarch_register (bfd_arch_cris, cris_gdbarch_init, cris_dump_tdep); | |
3925 | ||
29134980 | 3926 | /* CRIS-specific user-commands. */ |
a5f6c8f5 OF |
3927 | add_setshow_uinteger_cmd ("cris-version", class_support, |
3928 | &usr_cmd_cris_version, | |
7915a72c AC |
3929 | _("Set the current CRIS version."), |
3930 | _("Show the current CRIS version."), | |
bdd56253 OF |
3931 | _("\ |
3932 | Set to 10 for CRISv10 or 32 for CRISv32 if autodetection fails.\n\ | |
3933 | Defaults to 10. "), | |
2c5b56ce | 3934 | set_cris_version, |
0963b4bd MS |
3935 | NULL, /* FIXME: i18n: Current CRIS version |
3936 | is %s. */ | |
a5f6c8f5 | 3937 | &setlist, &showlist); |
0e6bdb31 OF |
3938 | |
3939 | add_setshow_enum_cmd ("cris-mode", class_support, | |
3940 | cris_modes, &usr_cmd_cris_mode, | |
3941 | _("Set the current CRIS mode."), | |
3942 | _("Show the current CRIS mode."), | |
bdd56253 OF |
3943 | _("\ |
3944 | Set to CRIS_MODE_GURU when debugging in guru mode.\n\ | |
3945 | Makes GDB use the NRP register instead of the ERP register in certain cases."), | |
0e6bdb31 OF |
3946 | set_cris_mode, |
3947 | NULL, /* FIXME: i18n: Current CRIS version is %s. */ | |
3948 | &setlist, &showlist); | |
dbbff683 | 3949 | |
a5f6c8f5 OF |
3950 | add_setshow_boolean_cmd ("cris-dwarf2-cfi", class_support, |
3951 | &usr_cmd_cris_dwarf2_cfi, | |
7915a72c AC |
3952 | _("Set the usage of Dwarf-2 CFI for CRIS."), |
3953 | _("Show the usage of Dwarf-2 CFI for CRIS."), | |
bdd56253 | 3954 | _("Set this to \"off\" if using gcc-cris < R59."), |
2c5b56ce | 3955 | set_cris_dwarf2_cfi, |
0963b4bd MS |
3956 | NULL, /* FIXME: i18n: Usage of Dwarf-2 CFI |
3957 | for CRIS is %d. */ | |
a5f6c8f5 OF |
3958 | &setlist, &showlist); |
3959 | ||
52bd1401 | 3960 | deprecated_add_core_fns (&cris_elf_core_fns); |
29134980 OF |
3961 | } |
3962 | ||
3963 | /* Prints out all target specific values. */ | |
3964 | ||
3965 | static void | |
3966 | cris_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file) | |
3967 | { | |
7fbe2eba | 3968 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
29134980 OF |
3969 | if (tdep != NULL) |
3970 | { | |
3971 | fprintf_unfiltered (file, "cris_dump_tdep: tdep->cris_version = %i\n", | |
3972 | tdep->cris_version); | |
0e6bdb31 OF |
3973 | fprintf_unfiltered (file, "cris_dump_tdep: tdep->cris_mode = %s\n", |
3974 | tdep->cris_mode); | |
a5f6c8f5 OF |
3975 | fprintf_unfiltered (file, "cris_dump_tdep: tdep->cris_dwarf2_cfi = %i\n", |
3976 | tdep->cris_dwarf2_cfi); | |
29134980 OF |
3977 | } |
3978 | } | |
3979 | ||
3980 | static void | |
a5f6c8f5 OF |
3981 | set_cris_version (char *ignore_args, int from_tty, |
3982 | struct cmd_list_element *c) | |
29134980 OF |
3983 | { |
3984 | struct gdbarch_info info; | |
3985 | ||
a5f6c8f5 | 3986 | usr_cmd_cris_version_valid = 1; |
29134980 | 3987 | |
a5f6c8f5 OF |
3988 | /* Update the current architecture, if needed. */ |
3989 | gdbarch_info_init (&info); | |
3990 | if (!gdbarch_update_p (info)) | |
3991 | internal_error (__FILE__, __LINE__, | |
e2e0b3e5 | 3992 | _("cris_gdbarch_update: failed to update architecture.")); |
29134980 OF |
3993 | } |
3994 | ||
0e6bdb31 OF |
3995 | static void |
3996 | set_cris_mode (char *ignore_args, int from_tty, | |
3997 | struct cmd_list_element *c) | |
3998 | { | |
3999 | struct gdbarch_info info; | |
4000 | ||
4001 | /* Update the current architecture, if needed. */ | |
4002 | gdbarch_info_init (&info); | |
4003 | if (!gdbarch_update_p (info)) | |
4004 | internal_error (__FILE__, __LINE__, | |
4005 | "cris_gdbarch_update: failed to update architecture."); | |
4006 | } | |
4007 | ||
29134980 | 4008 | static void |
a5f6c8f5 OF |
4009 | set_cris_dwarf2_cfi (char *ignore_args, int from_tty, |
4010 | struct cmd_list_element *c) | |
29134980 OF |
4011 | { |
4012 | struct gdbarch_info info; | |
a5f6c8f5 OF |
4013 | |
4014 | /* Update the current architecture, if needed. */ | |
4015 | gdbarch_info_init (&info); | |
4016 | if (!gdbarch_update_p (info)) | |
4017 | internal_error (__FILE__, __LINE__, | |
e2e0b3e5 | 4018 | _("cris_gdbarch_update: failed to update architecture.")); |
29134980 OF |
4019 | } |
4020 | ||
29134980 OF |
4021 | static struct gdbarch * |
4022 | cris_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches) | |
4023 | { | |
4024 | struct gdbarch *gdbarch; | |
4025 | struct gdbarch_tdep *tdep; | |
4026 | int cris_version; | |
29134980 OF |
4027 | |
4028 | if (usr_cmd_cris_version_valid) | |
4029 | { | |
4030 | /* Trust the user's CRIS version setting. */ | |
4031 | cris_version = usr_cmd_cris_version; | |
4032 | } | |
c600d464 OF |
4033 | else if (info.abfd && bfd_get_mach (info.abfd) == bfd_mach_cris_v32) |
4034 | { | |
4035 | cris_version = 32; | |
4036 | } | |
29134980 OF |
4037 | else |
4038 | { | |
4039 | /* Assume it's CRIS version 10. */ | |
4040 | cris_version = 10; | |
4041 | } | |
4042 | ||
29134980 OF |
4043 | /* Make the current settings visible to the user. */ |
4044 | usr_cmd_cris_version = cris_version; | |
29134980 | 4045 | |
0e6bdb31 | 4046 | /* Find a candidate among the list of pre-declared architectures. */ |
29134980 OF |
4047 | for (arches = gdbarch_list_lookup_by_info (arches, &info); |
4048 | arches != NULL; | |
4049 | arches = gdbarch_list_lookup_by_info (arches->next, &info)) | |
4050 | { | |
a5f6c8f5 OF |
4051 | if ((gdbarch_tdep (arches->gdbarch)->cris_version |
4052 | == usr_cmd_cris_version) | |
0e6bdb31 OF |
4053 | && (gdbarch_tdep (arches->gdbarch)->cris_mode |
4054 | == usr_cmd_cris_mode) | |
a5f6c8f5 OF |
4055 | && (gdbarch_tdep (arches->gdbarch)->cris_dwarf2_cfi |
4056 | == usr_cmd_cris_dwarf2_cfi)) | |
29134980 OF |
4057 | return arches->gdbarch; |
4058 | } | |
4059 | ||
4060 | /* No matching architecture was found. Create a new one. */ | |
4061 | tdep = (struct gdbarch_tdep *) xmalloc (sizeof (struct gdbarch_tdep)); | |
4062 | gdbarch = gdbarch_alloc (&info, tdep); | |
4063 | ||
a5f6c8f5 | 4064 | tdep->cris_version = usr_cmd_cris_version; |
0e6bdb31 | 4065 | tdep->cris_mode = usr_cmd_cris_mode; |
a5f6c8f5 | 4066 | tdep->cris_dwarf2_cfi = usr_cmd_cris_dwarf2_cfi; |
29134980 OF |
4067 | |
4068 | /* INIT shall ensure that the INFO.BYTE_ORDER is non-zero. */ | |
4069 | switch (info.byte_order) | |
4070 | { | |
778eb05e | 4071 | case BFD_ENDIAN_LITTLE: |
29134980 OF |
4072 | /* Ok. */ |
4073 | break; | |
4074 | ||
d7449b42 | 4075 | case BFD_ENDIAN_BIG: |
0963b4bd MS |
4076 | internal_error (__FILE__, __LINE__, |
4077 | _("cris_gdbarch_init: big endian byte order in info")); | |
29134980 OF |
4078 | break; |
4079 | ||
4080 | default: | |
0963b4bd MS |
4081 | internal_error (__FILE__, __LINE__, |
4082 | _("cris_gdbarch_init: unknown byte order in info")); | |
29134980 OF |
4083 | } |
4084 | ||
b4206d25 | 4085 | set_gdbarch_return_value (gdbarch, cris_return_value); |
29134980 | 4086 | |
29134980 | 4087 | set_gdbarch_sp_regnum (gdbarch, 14); |
c600d464 OF |
4088 | |
4089 | /* Length of ordinary registers used in push_word and a few other | |
4090 | places. register_size() is the real way to know how big a | |
4091 | register is. */ | |
a5f6c8f5 | 4092 | |
2e4b5889 | 4093 | set_gdbarch_double_bit (gdbarch, 64); |
ea06eb3d | 4094 | /* The default definition of a long double is 2 * gdbarch_double_bit, |
2e4b5889 | 4095 | which means we have to set this explicitly. */ |
c600d464 | 4096 | set_gdbarch_long_double_bit (gdbarch, 64); |
29134980 | 4097 | |
29134980 OF |
4098 | /* The total amount of space needed to store (in an array called registers) |
4099 | GDB's copy of the machine's register state. Note: We can not use | |
d93859e2 | 4100 | cris_register_size at this point, since it relies on gdbarch |
29134980 OF |
4101 | being set. */ |
4102 | switch (tdep->cris_version) | |
4103 | { | |
4104 | case 0: | |
4105 | case 1: | |
4106 | case 2: | |
4107 | case 3: | |
29134980 OF |
4108 | case 8: |
4109 | case 9: | |
a5f6c8f5 OF |
4110 | /* Old versions; not supported. */ |
4111 | internal_error (__FILE__, __LINE__, | |
e2e0b3e5 | 4112 | _("cris_gdbarch_init: unsupported CRIS version")); |
29134980 OF |
4113 | break; |
4114 | ||
4115 | case 10: | |
4116 | case 11: | |
4117 | /* CRIS v10 and v11, a.k.a. ETRAX 100LX. In addition to ETRAX 100, | |
4118 | P7 (32 bits), and P15 (32 bits) have been implemented. */ | |
c600d464 OF |
4119 | set_gdbarch_pc_regnum (gdbarch, 15); |
4120 | set_gdbarch_register_type (gdbarch, cris_register_type); | |
4121 | /* There are 32 registers (some of which may not be implemented). */ | |
4122 | set_gdbarch_num_regs (gdbarch, 32); | |
4123 | set_gdbarch_register_name (gdbarch, cris_register_name); | |
4124 | set_gdbarch_cannot_store_register (gdbarch, cris_cannot_store_register); | |
4125 | set_gdbarch_cannot_fetch_register (gdbarch, cris_cannot_fetch_register); | |
4126 | ||
4127 | set_gdbarch_software_single_step (gdbarch, cris_software_single_step); | |
4128 | break; | |
4129 | ||
4130 | case 32: | |
4131 | /* CRIS v32. General registers R0 - R15 (32 bits), special registers | |
4132 | P0 - P15 (32 bits) except P0, P1, P3 (8 bits) and P4 (16 bits) | |
4133 | and pseudo-register PC (32 bits). */ | |
4134 | set_gdbarch_pc_regnum (gdbarch, 32); | |
4135 | set_gdbarch_register_type (gdbarch, crisv32_register_type); | |
4136 | /* 32 registers + pseudo-register PC + 16 support registers. */ | |
4137 | set_gdbarch_num_regs (gdbarch, 32 + 1 + 16); | |
4138 | set_gdbarch_register_name (gdbarch, crisv32_register_name); | |
4139 | ||
4140 | set_gdbarch_cannot_store_register | |
4141 | (gdbarch, crisv32_cannot_store_register); | |
4142 | set_gdbarch_cannot_fetch_register | |
4143 | (gdbarch, crisv32_cannot_fetch_register); | |
4144 | ||
4145 | set_gdbarch_have_nonsteppable_watchpoint (gdbarch, 1); | |
4146 | ||
4147 | set_gdbarch_single_step_through_delay | |
4148 | (gdbarch, crisv32_single_step_through_delay); | |
4149 | ||
29134980 OF |
4150 | break; |
4151 | ||
4152 | default: | |
c600d464 | 4153 | internal_error (__FILE__, __LINE__, |
e2e0b3e5 | 4154 | _("cris_gdbarch_init: unknown CRIS version")); |
29134980 OF |
4155 | } |
4156 | ||
c600d464 OF |
4157 | /* Dummy frame functions (shared between CRISv10 and CRISv32 since they |
4158 | have the same ABI). */ | |
2e4b5889 OF |
4159 | set_gdbarch_push_dummy_code (gdbarch, cris_push_dummy_code); |
4160 | set_gdbarch_push_dummy_call (gdbarch, cris_push_dummy_call); | |
4161 | set_gdbarch_frame_align (gdbarch, cris_frame_align); | |
29134980 | 4162 | set_gdbarch_skip_prologue (gdbarch, cris_skip_prologue); |
29134980 OF |
4163 | |
4164 | /* The stack grows downward. */ | |
4165 | set_gdbarch_inner_than (gdbarch, core_addr_lessthan); | |
4166 | ||
4167 | set_gdbarch_breakpoint_from_pc (gdbarch, cris_breakpoint_from_pc); | |
4168 | ||
2e4b5889 OF |
4169 | set_gdbarch_unwind_pc (gdbarch, cris_unwind_pc); |
4170 | set_gdbarch_unwind_sp (gdbarch, cris_unwind_sp); | |
94afd7a6 | 4171 | set_gdbarch_dummy_id (gdbarch, cris_dummy_id); |
2e4b5889 | 4172 | |
a5f6c8f5 OF |
4173 | if (tdep->cris_dwarf2_cfi == 1) |
4174 | { | |
4175 | /* Hook in the Dwarf-2 frame sniffer. */ | |
4176 | set_gdbarch_dwarf2_reg_to_regnum (gdbarch, cris_dwarf2_reg_to_regnum); | |
4177 | dwarf2_frame_set_init_reg (gdbarch, cris_dwarf2_frame_init_reg); | |
94afd7a6 | 4178 | dwarf2_append_unwinders (gdbarch); |
a5f6c8f5 OF |
4179 | } |
4180 | ||
0e6bdb31 OF |
4181 | if (tdep->cris_mode != cris_mode_guru) |
4182 | { | |
94afd7a6 | 4183 | frame_unwind_append_unwinder (gdbarch, &cris_sigtramp_frame_unwind); |
0e6bdb31 | 4184 | } |
a5f6c8f5 | 4185 | |
94afd7a6 | 4186 | frame_unwind_append_unwinder (gdbarch, &cris_frame_unwind); |
2e4b5889 | 4187 | frame_base_set_default (gdbarch, &cris_frame_base); |
6c0e89ed | 4188 | |
76a9d10f MK |
4189 | set_solib_svr4_fetch_link_map_offsets |
4190 | (gdbarch, svr4_ilp32_fetch_link_map_offsets); | |
dbbff683 | 4191 | |
36482093 AC |
4192 | /* FIXME: cagney/2003-08-27: It should be possible to select a CRIS |
4193 | disassembler, even when there is no BFD. Does something like | |
4194 | "gdb; target remote; disassmeble *0x123" work? */ | |
4195 | set_gdbarch_print_insn (gdbarch, cris_delayed_get_disassembler); | |
4196 | ||
29134980 OF |
4197 | return gdbarch; |
4198 | } |