Commit | Line | Data |
---|---|---|
0a30fbc4 DJ |
1 | /* GNU/Linux/PowerPC specific low level interface, for the remote server for |
2 | GDB. | |
32d0add0 | 3 | Copyright (C) 1995-2015 Free Software Foundation, Inc. |
0a30fbc4 DJ |
4 | |
5 | This file is part of GDB. | |
6 | ||
7 | This program is free software; you can redistribute it and/or modify | |
8 | it under the terms of the GNU General Public License as published by | |
a9762ec7 | 9 | the Free Software Foundation; either version 3 of the License, or |
0a30fbc4 DJ |
10 | (at your option) any later version. |
11 | ||
12 | This program is distributed in the hope that it will be useful, | |
13 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | GNU General Public License for more details. | |
16 | ||
17 | You should have received a copy of the GNU General Public License | |
a9762ec7 | 18 | along with this program. If not, see <http://www.gnu.org/licenses/>. */ |
0a30fbc4 DJ |
19 | |
20 | #include "server.h" | |
58caa3dc | 21 | #include "linux-low.h" |
0a30fbc4 | 22 | |
b6430ec3 | 23 | #include <elf.h> |
0a30fbc4 DJ |
24 | #include <asm/ptrace.h> |
25 | ||
514c5338 | 26 | #include "nat/ppc-linux.h" |
b6430ec3 UW |
27 | |
28 | static unsigned long ppc_hwcap; | |
29 | ||
30 | ||
7284e1be UW |
31 | /* Defined in auto-generated file powerpc-32l.c. */ |
32 | void init_registers_powerpc_32l (void); | |
3aee8918 PA |
33 | extern const struct target_desc *tdesc_powerpc_32l; |
34 | ||
7284e1be UW |
35 | /* Defined in auto-generated file powerpc-altivec32l.c. */ |
36 | void init_registers_powerpc_altivec32l (void); | |
3aee8918 PA |
37 | extern const struct target_desc *tdesc_powerpc_altivec32l; |
38 | ||
f4d9bade UW |
39 | /* Defined in auto-generated file powerpc-cell32l.c. */ |
40 | void init_registers_powerpc_cell32l (void); | |
3aee8918 PA |
41 | extern const struct target_desc *tdesc_powerpc_cell32l; |
42 | ||
677c5bb1 LM |
43 | /* Defined in auto-generated file powerpc-vsx32l.c. */ |
44 | void init_registers_powerpc_vsx32l (void); | |
3aee8918 PA |
45 | extern const struct target_desc *tdesc_powerpc_vsx32l; |
46 | ||
2c4ad781 TJB |
47 | /* Defined in auto-generated file powerpc-isa205-32l.c. */ |
48 | void init_registers_powerpc_isa205_32l (void); | |
3aee8918 PA |
49 | extern const struct target_desc *tdesc_powerpc_isa205_32l; |
50 | ||
2c4ad781 TJB |
51 | /* Defined in auto-generated file powerpc-isa205-altivec32l.c. */ |
52 | void init_registers_powerpc_isa205_altivec32l (void); | |
3aee8918 PA |
53 | extern const struct target_desc *tdesc_powerpc_isa205_altivec32l; |
54 | ||
2c4ad781 TJB |
55 | /* Defined in auto-generated file powerpc-isa205-vsx32l.c. */ |
56 | void init_registers_powerpc_isa205_vsx32l (void); | |
3aee8918 PA |
57 | extern const struct target_desc *tdesc_powerpc_isa205_vsx32l; |
58 | ||
7284e1be UW |
59 | /* Defined in auto-generated file powerpc-e500l.c. */ |
60 | void init_registers_powerpc_e500l (void); | |
3aee8918 PA |
61 | extern const struct target_desc *tdesc_powerpc_e500l; |
62 | ||
7284e1be UW |
63 | /* Defined in auto-generated file powerpc-64l.c. */ |
64 | void init_registers_powerpc_64l (void); | |
3aee8918 PA |
65 | extern const struct target_desc *tdesc_powerpc_64l; |
66 | ||
7284e1be UW |
67 | /* Defined in auto-generated file powerpc-altivec64l.c. */ |
68 | void init_registers_powerpc_altivec64l (void); | |
3aee8918 PA |
69 | extern const struct target_desc *tdesc_powerpc_altivec64l; |
70 | ||
f4d9bade UW |
71 | /* Defined in auto-generated file powerpc-cell64l.c. */ |
72 | void init_registers_powerpc_cell64l (void); | |
3aee8918 PA |
73 | extern const struct target_desc *tdesc_powerpc_cell64l; |
74 | ||
677c5bb1 LM |
75 | /* Defined in auto-generated file powerpc-vsx64l.c. */ |
76 | void init_registers_powerpc_vsx64l (void); | |
3aee8918 PA |
77 | extern const struct target_desc *tdesc_powerpc_vsx64l; |
78 | ||
2c4ad781 TJB |
79 | /* Defined in auto-generated file powerpc-isa205-64l.c. */ |
80 | void init_registers_powerpc_isa205_64l (void); | |
3aee8918 PA |
81 | extern const struct target_desc *tdesc_powerpc_isa205_64l; |
82 | ||
2c4ad781 TJB |
83 | /* Defined in auto-generated file powerpc-isa205-altivec64l.c. */ |
84 | void init_registers_powerpc_isa205_altivec64l (void); | |
3aee8918 PA |
85 | extern const struct target_desc *tdesc_powerpc_isa205_altivec64l; |
86 | ||
2c4ad781 TJB |
87 | /* Defined in auto-generated file powerpc-isa205-vsx64l.c. */ |
88 | void init_registers_powerpc_isa205_vsx64l (void); | |
3aee8918 | 89 | extern const struct target_desc *tdesc_powerpc_isa205_vsx64l; |
7284e1be UW |
90 | |
91 | #define ppc_num_regs 73 | |
92 | ||
5b0a002e UW |
93 | #ifdef __powerpc64__ |
94 | /* We use a constant for FPSCR instead of PT_FPSCR, because | |
95 | many shipped PPC64 kernels had the wrong value in ptrace.h. */ | |
96 | static int ppc_regmap[] = | |
97 | {PT_R0 * 8, PT_R1 * 8, PT_R2 * 8, PT_R3 * 8, | |
98 | PT_R4 * 8, PT_R5 * 8, PT_R6 * 8, PT_R7 * 8, | |
99 | PT_R8 * 8, PT_R9 * 8, PT_R10 * 8, PT_R11 * 8, | |
100 | PT_R12 * 8, PT_R13 * 8, PT_R14 * 8, PT_R15 * 8, | |
101 | PT_R16 * 8, PT_R17 * 8, PT_R18 * 8, PT_R19 * 8, | |
102 | PT_R20 * 8, PT_R21 * 8, PT_R22 * 8, PT_R23 * 8, | |
103 | PT_R24 * 8, PT_R25 * 8, PT_R26 * 8, PT_R27 * 8, | |
104 | PT_R28 * 8, PT_R29 * 8, PT_R30 * 8, PT_R31 * 8, | |
105 | PT_FPR0*8, PT_FPR0*8 + 8, PT_FPR0*8+16, PT_FPR0*8+24, | |
106 | PT_FPR0*8+32, PT_FPR0*8+40, PT_FPR0*8+48, PT_FPR0*8+56, | |
107 | PT_FPR0*8+64, PT_FPR0*8+72, PT_FPR0*8+80, PT_FPR0*8+88, | |
108 | PT_FPR0*8+96, PT_FPR0*8+104, PT_FPR0*8+112, PT_FPR0*8+120, | |
109 | PT_FPR0*8+128, PT_FPR0*8+136, PT_FPR0*8+144, PT_FPR0*8+152, | |
110 | PT_FPR0*8+160, PT_FPR0*8+168, PT_FPR0*8+176, PT_FPR0*8+184, | |
111 | PT_FPR0*8+192, PT_FPR0*8+200, PT_FPR0*8+208, PT_FPR0*8+216, | |
112 | PT_FPR0*8+224, PT_FPR0*8+232, PT_FPR0*8+240, PT_FPR0*8+248, | |
113 | PT_NIP * 8, PT_MSR * 8, PT_CCR * 8, PT_LNK * 8, | |
7284e1be UW |
114 | PT_CTR * 8, PT_XER * 8, PT_FPR0*8 + 256, |
115 | PT_ORIG_R3 * 8, PT_TRAP * 8 }; | |
5b0a002e | 116 | #else |
0a30fbc4 | 117 | /* Currently, don't check/send MQ. */ |
2ec06d2e | 118 | static int ppc_regmap[] = |
0a30fbc4 DJ |
119 | {PT_R0 * 4, PT_R1 * 4, PT_R2 * 4, PT_R3 * 4, |
120 | PT_R4 * 4, PT_R5 * 4, PT_R6 * 4, PT_R7 * 4, | |
121 | PT_R8 * 4, PT_R9 * 4, PT_R10 * 4, PT_R11 * 4, | |
122 | PT_R12 * 4, PT_R13 * 4, PT_R14 * 4, PT_R15 * 4, | |
123 | PT_R16 * 4, PT_R17 * 4, PT_R18 * 4, PT_R19 * 4, | |
124 | PT_R20 * 4, PT_R21 * 4, PT_R22 * 4, PT_R23 * 4, | |
125 | PT_R24 * 4, PT_R25 * 4, PT_R26 * 4, PT_R27 * 4, | |
126 | PT_R28 * 4, PT_R29 * 4, PT_R30 * 4, PT_R31 * 4, | |
127 | PT_FPR0*4, PT_FPR0*4 + 8, PT_FPR0*4+16, PT_FPR0*4+24, | |
128 | PT_FPR0*4+32, PT_FPR0*4+40, PT_FPR0*4+48, PT_FPR0*4+56, | |
129 | PT_FPR0*4+64, PT_FPR0*4+72, PT_FPR0*4+80, PT_FPR0*4+88, | |
130 | PT_FPR0*4+96, PT_FPR0*4+104, PT_FPR0*4+112, PT_FPR0*4+120, | |
131 | PT_FPR0*4+128, PT_FPR0*4+136, PT_FPR0*4+144, PT_FPR0*4+152, | |
132 | PT_FPR0*4+160, PT_FPR0*4+168, PT_FPR0*4+176, PT_FPR0*4+184, | |
133 | PT_FPR0*4+192, PT_FPR0*4+200, PT_FPR0*4+208, PT_FPR0*4+216, | |
134 | PT_FPR0*4+224, PT_FPR0*4+232, PT_FPR0*4+240, PT_FPR0*4+248, | |
135 | PT_NIP * 4, PT_MSR * 4, PT_CCR * 4, PT_LNK * 4, | |
7284e1be UW |
136 | PT_CTR * 4, PT_XER * 4, PT_FPSCR * 4, |
137 | PT_ORIG_R3 * 4, PT_TRAP * 4 | |
b6430ec3 UW |
138 | }; |
139 | ||
140 | static int ppc_regmap_e500[] = | |
141 | {PT_R0 * 4, PT_R1 * 4, PT_R2 * 4, PT_R3 * 4, | |
142 | PT_R4 * 4, PT_R5 * 4, PT_R6 * 4, PT_R7 * 4, | |
143 | PT_R8 * 4, PT_R9 * 4, PT_R10 * 4, PT_R11 * 4, | |
144 | PT_R12 * 4, PT_R13 * 4, PT_R14 * 4, PT_R15 * 4, | |
145 | PT_R16 * 4, PT_R17 * 4, PT_R18 * 4, PT_R19 * 4, | |
146 | PT_R20 * 4, PT_R21 * 4, PT_R22 * 4, PT_R23 * 4, | |
147 | PT_R24 * 4, PT_R25 * 4, PT_R26 * 4, PT_R27 * 4, | |
148 | PT_R28 * 4, PT_R29 * 4, PT_R30 * 4, PT_R31 * 4, | |
149 | -1, -1, -1, -1, | |
150 | -1, -1, -1, -1, | |
151 | -1, -1, -1, -1, | |
152 | -1, -1, -1, -1, | |
153 | -1, -1, -1, -1, | |
154 | -1, -1, -1, -1, | |
155 | -1, -1, -1, -1, | |
156 | -1, -1, -1, -1, | |
157 | PT_NIP * 4, PT_MSR * 4, PT_CCR * 4, PT_LNK * 4, | |
7284e1be UW |
158 | PT_CTR * 4, PT_XER * 4, -1, |
159 | PT_ORIG_R3 * 4, PT_TRAP * 4 | |
30ed0a8f | 160 | }; |
5b0a002e | 161 | #endif |
0a30fbc4 | 162 | |
2ec06d2e DJ |
163 | static int |
164 | ppc_cannot_store_register (int regno) | |
0a30fbc4 | 165 | { |
3aee8918 PA |
166 | const struct target_desc *tdesc = current_process ()->tdesc; |
167 | ||
b6430ec3 | 168 | #ifndef __powerpc64__ |
bc1e36ca | 169 | /* Some kernels do not allow us to store fpscr. */ |
3aee8918 PA |
170 | if (!(ppc_hwcap & PPC_FEATURE_HAS_SPE) |
171 | && regno == find_regno (tdesc, "fpscr")) | |
bc1e36ca | 172 | return 2; |
30ed0a8f | 173 | #endif |
bc1e36ca | 174 | |
7284e1be | 175 | /* Some kernels do not allow us to store orig_r3 or trap. */ |
3aee8918 PA |
176 | if (regno == find_regno (tdesc, "orig_r3") |
177 | || regno == find_regno (tdesc, "trap")) | |
7284e1be UW |
178 | return 2; |
179 | ||
0a30fbc4 DJ |
180 | return 0; |
181 | } | |
182 | ||
2ec06d2e DJ |
183 | static int |
184 | ppc_cannot_fetch_register (int regno) | |
0a30fbc4 DJ |
185 | { |
186 | return 0; | |
187 | } | |
188 | ||
5b0a002e | 189 | static void |
442ea881 | 190 | ppc_collect_ptrace_register (struct regcache *regcache, int regno, char *buf) |
5b0a002e | 191 | { |
76b233dd UW |
192 | memset (buf, 0, sizeof (long)); |
193 | ||
2e4bb98a EBM |
194 | if (__BYTE_ORDER == __LITTLE_ENDIAN) |
195 | { | |
196 | /* Little-endian values always sit at the left end of the buffer. */ | |
197 | collect_register (regcache, regno, buf); | |
198 | } | |
199 | else if (__BYTE_ORDER == __BIG_ENDIAN) | |
200 | { | |
201 | /* Big-endian values sit at the right end of the buffer. In case of | |
202 | registers whose sizes are smaller than sizeof (long), we must use a | |
203 | padding to access them correctly. */ | |
204 | int size = register_size (regcache->tdesc, regno); | |
205 | ||
206 | if (size < sizeof (long)) | |
207 | collect_register (regcache, regno, buf + sizeof (long) - size); | |
208 | else | |
209 | collect_register (regcache, regno, buf); | |
210 | } | |
5b0a002e | 211 | else |
2e4bb98a | 212 | perror_with_name ("Unexpected byte order"); |
5b0a002e UW |
213 | } |
214 | ||
215 | static void | |
442ea881 PA |
216 | ppc_supply_ptrace_register (struct regcache *regcache, |
217 | int regno, const char *buf) | |
5b0a002e | 218 | { |
2e4bb98a EBM |
219 | if (__BYTE_ORDER == __LITTLE_ENDIAN) |
220 | { | |
221 | /* Little-endian values always sit at the left end of the buffer. */ | |
222 | supply_register (regcache, regno, buf); | |
223 | } | |
224 | else if (__BYTE_ORDER == __BIG_ENDIAN) | |
225 | { | |
226 | /* Big-endian values sit at the right end of the buffer. In case of | |
227 | registers whose sizes are smaller than sizeof (long), we must use a | |
228 | padding to access them correctly. */ | |
229 | int size = register_size (regcache->tdesc, regno); | |
230 | ||
231 | if (size < sizeof (long)) | |
232 | supply_register (regcache, regno, buf + sizeof (long) - size); | |
233 | else | |
234 | supply_register (regcache, regno, buf); | |
235 | } | |
5b0a002e | 236 | else |
2e4bb98a | 237 | perror_with_name ("Unexpected byte order"); |
5b0a002e UW |
238 | } |
239 | ||
0b9ff2c0 UW |
240 | |
241 | #define INSTR_SC 0x44000002 | |
242 | #define NR_spu_run 0x0116 | |
243 | ||
244 | /* If the PPU thread is currently stopped on a spu_run system call, | |
245 | return to FD and ADDR the file handle and NPC parameter address | |
246 | used with the system call. Return non-zero if successful. */ | |
247 | static int | |
442ea881 | 248 | parse_spufs_run (struct regcache *regcache, int *fd, CORE_ADDR *addr) |
0b9ff2c0 UW |
249 | { |
250 | CORE_ADDR curr_pc; | |
251 | int curr_insn; | |
252 | int curr_r0; | |
253 | ||
3aee8918 | 254 | if (register_size (regcache->tdesc, 0) == 4) |
0b9ff2c0 UW |
255 | { |
256 | unsigned int pc, r0, r3, r4; | |
442ea881 PA |
257 | collect_register_by_name (regcache, "pc", &pc); |
258 | collect_register_by_name (regcache, "r0", &r0); | |
259 | collect_register_by_name (regcache, "orig_r3", &r3); | |
260 | collect_register_by_name (regcache, "r4", &r4); | |
0b9ff2c0 UW |
261 | curr_pc = (CORE_ADDR) pc; |
262 | curr_r0 = (int) r0; | |
263 | *fd = (int) r3; | |
264 | *addr = (CORE_ADDR) r4; | |
265 | } | |
266 | else | |
267 | { | |
268 | unsigned long pc, r0, r3, r4; | |
442ea881 PA |
269 | collect_register_by_name (regcache, "pc", &pc); |
270 | collect_register_by_name (regcache, "r0", &r0); | |
271 | collect_register_by_name (regcache, "orig_r3", &r3); | |
272 | collect_register_by_name (regcache, "r4", &r4); | |
0b9ff2c0 UW |
273 | curr_pc = (CORE_ADDR) pc; |
274 | curr_r0 = (int) r0; | |
275 | *fd = (int) r3; | |
276 | *addr = (CORE_ADDR) r4; | |
277 | } | |
278 | ||
279 | /* Fetch instruction preceding current NIP. */ | |
280 | if ((*the_target->read_memory) (curr_pc - 4, | |
281 | (unsigned char *) &curr_insn, 4) != 0) | |
282 | return 0; | |
283 | /* It should be a "sc" instruction. */ | |
284 | if (curr_insn != INSTR_SC) | |
285 | return 0; | |
286 | /* System call number should be NR_spu_run. */ | |
287 | if (curr_r0 != NR_spu_run) | |
288 | return 0; | |
289 | ||
290 | return 1; | |
291 | } | |
292 | ||
0d62e5e8 | 293 | static CORE_ADDR |
442ea881 | 294 | ppc_get_pc (struct regcache *regcache) |
0d62e5e8 | 295 | { |
0b9ff2c0 UW |
296 | CORE_ADDR addr; |
297 | int fd; | |
298 | ||
442ea881 | 299 | if (parse_spufs_run (regcache, &fd, &addr)) |
0b9ff2c0 UW |
300 | { |
301 | unsigned int pc; | |
302 | (*the_target->read_memory) (addr, (unsigned char *) &pc, 4); | |
493e2a69 MS |
303 | return ((CORE_ADDR)1 << 63) |
304 | | ((CORE_ADDR)fd << 32) | (CORE_ADDR) (pc - 4); | |
0b9ff2c0 | 305 | } |
3aee8918 | 306 | else if (register_size (regcache->tdesc, 0) == 4) |
6fe305f7 UW |
307 | { |
308 | unsigned int pc; | |
442ea881 | 309 | collect_register_by_name (regcache, "pc", &pc); |
6fe305f7 UW |
310 | return (CORE_ADDR) pc; |
311 | } | |
312 | else | |
313 | { | |
314 | unsigned long pc; | |
442ea881 | 315 | collect_register_by_name (regcache, "pc", &pc); |
6fe305f7 UW |
316 | return (CORE_ADDR) pc; |
317 | } | |
0d62e5e8 DJ |
318 | } |
319 | ||
320 | static void | |
442ea881 | 321 | ppc_set_pc (struct regcache *regcache, CORE_ADDR pc) |
0d62e5e8 | 322 | { |
0b9ff2c0 UW |
323 | CORE_ADDR addr; |
324 | int fd; | |
325 | ||
442ea881 | 326 | if (parse_spufs_run (regcache, &fd, &addr)) |
0b9ff2c0 UW |
327 | { |
328 | unsigned int newpc = pc; | |
329 | (*the_target->write_memory) (addr, (unsigned char *) &newpc, 4); | |
330 | } | |
3aee8918 | 331 | else if (register_size (regcache->tdesc, 0) == 4) |
6fe305f7 UW |
332 | { |
333 | unsigned int newpc = pc; | |
442ea881 | 334 | supply_register_by_name (regcache, "pc", &newpc); |
6fe305f7 UW |
335 | } |
336 | else | |
337 | { | |
338 | unsigned long newpc = pc; | |
442ea881 | 339 | supply_register_by_name (regcache, "pc", &newpc); |
6fe305f7 UW |
340 | } |
341 | } | |
342 | ||
b6430ec3 UW |
343 | |
344 | static int | |
345 | ppc_get_hwcap (unsigned long *valp) | |
346 | { | |
3aee8918 PA |
347 | const struct target_desc *tdesc = current_process ()->tdesc; |
348 | int wordsize = register_size (tdesc, 0); | |
b6430ec3 UW |
349 | unsigned char *data = alloca (2 * wordsize); |
350 | int offset = 0; | |
351 | ||
352 | while ((*the_target->read_auxv) (offset, data, 2 * wordsize) == 2 * wordsize) | |
353 | { | |
354 | if (wordsize == 4) | |
355 | { | |
356 | unsigned int *data_p = (unsigned int *)data; | |
357 | if (data_p[0] == AT_HWCAP) | |
358 | { | |
359 | *valp = data_p[1]; | |
360 | return 1; | |
361 | } | |
362 | } | |
363 | else | |
364 | { | |
365 | unsigned long *data_p = (unsigned long *)data; | |
366 | if (data_p[0] == AT_HWCAP) | |
367 | { | |
368 | *valp = data_p[1]; | |
369 | return 1; | |
370 | } | |
371 | } | |
372 | ||
373 | offset += 2 * wordsize; | |
374 | } | |
375 | ||
376 | *valp = 0; | |
377 | return 0; | |
378 | } | |
379 | ||
3aee8918 PA |
380 | /* Forward declaration. */ |
381 | static struct usrregs_info ppc_usrregs_info; | |
382 | #ifndef __powerpc64__ | |
383 | static int ppc_regmap_adjusted; | |
384 | #endif | |
385 | ||
6fe305f7 UW |
386 | static void |
387 | ppc_arch_setup (void) | |
388 | { | |
3aee8918 | 389 | const struct target_desc *tdesc; |
6fe305f7 UW |
390 | #ifdef __powerpc64__ |
391 | long msr; | |
3be029c7 | 392 | struct regcache *regcache; |
0d62e5e8 | 393 | |
c9b2f845 UW |
394 | /* On a 64-bit host, assume 64-bit inferior process with no |
395 | AltiVec registers. Reset ppc_hwcap to ensure that the | |
396 | collect_register call below does not fail. */ | |
3aee8918 PA |
397 | tdesc = tdesc_powerpc_64l; |
398 | current_process ()->tdesc = tdesc; | |
c9b2f845 | 399 | ppc_hwcap = 0; |
6fe305f7 | 400 | |
3aee8918 PA |
401 | regcache = new_register_cache (tdesc); |
402 | fetch_inferior_registers (regcache, find_regno (tdesc, "msr")); | |
3be029c7 | 403 | collect_register_by_name (regcache, "msr", &msr); |
92b72907 | 404 | free_register_cache (regcache); |
cdf43629 | 405 | if (ppc64_64bit_inferior_p (msr)) |
b6430ec3 UW |
406 | { |
407 | ppc_get_hwcap (&ppc_hwcap); | |
f4d9bade | 408 | if (ppc_hwcap & PPC_FEATURE_CELL) |
3aee8918 | 409 | tdesc = tdesc_powerpc_cell64l; |
f4d9bade | 410 | else if (ppc_hwcap & PPC_FEATURE_HAS_VSX) |
2c4ad781 | 411 | { |
f04c6d38 TJB |
412 | /* Power ISA 2.05 (implemented by Power 6 and newer processors) |
413 | increases the FPSCR from 32 bits to 64 bits. Even though Power 7 | |
414 | supports this ISA version, it doesn't have PPC_FEATURE_ARCH_2_05 | |
415 | set, only PPC_FEATURE_ARCH_2_06. Since for now the only bits | |
416 | used in the higher half of the register are for Decimal Floating | |
417 | Point, we check if that feature is available to decide the size | |
418 | of the FPSCR. */ | |
419 | if (ppc_hwcap & PPC_FEATURE_HAS_DFP) | |
3aee8918 | 420 | tdesc = tdesc_powerpc_isa205_vsx64l; |
2c4ad781 | 421 | else |
3aee8918 | 422 | tdesc = tdesc_powerpc_vsx64l; |
2c4ad781 | 423 | } |
677c5bb1 | 424 | else if (ppc_hwcap & PPC_FEATURE_HAS_ALTIVEC) |
2c4ad781 | 425 | { |
f04c6d38 | 426 | if (ppc_hwcap & PPC_FEATURE_HAS_DFP) |
3aee8918 | 427 | tdesc = tdesc_powerpc_isa205_altivec64l; |
2c4ad781 | 428 | else |
3aee8918 | 429 | tdesc = tdesc_powerpc_altivec64l; |
2c4ad781 TJB |
430 | } |
431 | ||
3aee8918 | 432 | current_process ()->tdesc = tdesc; |
b6430ec3 UW |
433 | return; |
434 | } | |
6fe305f7 UW |
435 | #endif |
436 | ||
437 | /* OK, we have a 32-bit inferior. */ | |
3aee8918 PA |
438 | tdesc = tdesc_powerpc_32l; |
439 | current_process ()->tdesc = tdesc; | |
b6430ec3 UW |
440 | |
441 | ppc_get_hwcap (&ppc_hwcap); | |
f4d9bade | 442 | if (ppc_hwcap & PPC_FEATURE_CELL) |
3aee8918 | 443 | tdesc = tdesc_powerpc_cell32l; |
f4d9bade | 444 | else if (ppc_hwcap & PPC_FEATURE_HAS_VSX) |
2c4ad781 | 445 | { |
f04c6d38 | 446 | if (ppc_hwcap & PPC_FEATURE_HAS_DFP) |
3aee8918 | 447 | tdesc = tdesc_powerpc_isa205_vsx32l; |
2c4ad781 | 448 | else |
3aee8918 | 449 | tdesc = tdesc_powerpc_vsx32l; |
2c4ad781 | 450 | } |
677c5bb1 | 451 | else if (ppc_hwcap & PPC_FEATURE_HAS_ALTIVEC) |
2c4ad781 | 452 | { |
f04c6d38 | 453 | if (ppc_hwcap & PPC_FEATURE_HAS_DFP) |
3aee8918 | 454 | tdesc = tdesc_powerpc_isa205_altivec32l; |
2c4ad781 | 455 | else |
3aee8918 | 456 | tdesc = tdesc_powerpc_altivec32l; |
2c4ad781 | 457 | } |
677c5bb1 | 458 | |
b6430ec3 UW |
459 | /* On 32-bit machines, check for SPE registers. |
460 | Set the low target's regmap field as appropriately. */ | |
461 | #ifndef __powerpc64__ | |
b6430ec3 | 462 | if (ppc_hwcap & PPC_FEATURE_HAS_SPE) |
3aee8918 PA |
463 | tdesc = tdesc_powerpc_e500l; |
464 | ||
465 | if (!ppc_regmap_adjusted) | |
b6430ec3 | 466 | { |
3aee8918 PA |
467 | if (ppc_hwcap & PPC_FEATURE_HAS_SPE) |
468 | ppc_usrregs_info.regmap = ppc_regmap_e500; | |
2c4ad781 | 469 | |
3aee8918 PA |
470 | /* If the FPSCR is 64-bit wide, we need to fetch the whole |
471 | 64-bit slot and not just its second word. The PT_FPSCR | |
472 | supplied in a 32-bit GDB compilation doesn't reflect | |
473 | this. */ | |
474 | if (register_size (tdesc, 70) == 8) | |
475 | ppc_regmap[70] = (48 + 2*32) * sizeof (long); | |
476 | ||
477 | ppc_regmap_adjusted = 1; | |
478 | } | |
6fe305f7 | 479 | #endif |
3aee8918 | 480 | current_process ()->tdesc = tdesc; |
0d62e5e8 DJ |
481 | } |
482 | ||
5b0a002e | 483 | /* Correct in either endianness. |
0d62e5e8 DJ |
484 | This instruction is "twge r2, r2", which GDB uses as a software |
485 | breakpoint. */ | |
5b0a002e | 486 | static const unsigned int ppc_breakpoint = 0x7d821008; |
0d62e5e8 DJ |
487 | #define ppc_breakpoint_len 4 |
488 | ||
489 | static int | |
490 | ppc_breakpoint_at (CORE_ADDR where) | |
491 | { | |
5b0a002e | 492 | unsigned int insn; |
0d62e5e8 | 493 | |
0b9ff2c0 UW |
494 | if (where & ((CORE_ADDR)1 << 63)) |
495 | { | |
496 | char mem_annex[32]; | |
497 | sprintf (mem_annex, "%d/mem", (int)((where >> 32) & 0x7fffffff)); | |
498 | (*the_target->qxfer_spu) (mem_annex, (unsigned char *) &insn, | |
499 | NULL, where & 0xffffffff, 4); | |
500 | if (insn == 0x3fff) | |
501 | return 1; | |
502 | } | |
503 | else | |
504 | { | |
505 | (*the_target->read_memory) (where, (unsigned char *) &insn, 4); | |
506 | if (insn == ppc_breakpoint) | |
507 | return 1; | |
508 | /* If necessary, recognize more trap instructions here. GDB only uses | |
509 | the one. */ | |
510 | } | |
511 | ||
0d62e5e8 DJ |
512 | return 0; |
513 | } | |
514 | ||
e9d25b98 DJ |
515 | /* Provide only a fill function for the general register set. ps_lgetregs |
516 | will use this for NPTL support. */ | |
517 | ||
442ea881 | 518 | static void ppc_fill_gregset (struct regcache *regcache, void *buf) |
e9d25b98 DJ |
519 | { |
520 | int i; | |
521 | ||
522 | for (i = 0; i < 32; i++) | |
442ea881 | 523 | ppc_collect_ptrace_register (regcache, i, (char *) buf + ppc_regmap[i]); |
e9d25b98 DJ |
524 | |
525 | for (i = 64; i < 70; i++) | |
442ea881 | 526 | ppc_collect_ptrace_register (regcache, i, (char *) buf + ppc_regmap[i]); |
7284e1be UW |
527 | |
528 | for (i = 71; i < 73; i++) | |
442ea881 | 529 | ppc_collect_ptrace_register (regcache, i, (char *) buf + ppc_regmap[i]); |
e9d25b98 DJ |
530 | } |
531 | ||
677c5bb1 LM |
532 | #define SIZEOF_VSXREGS 32*8 |
533 | ||
534 | static void | |
442ea881 | 535 | ppc_fill_vsxregset (struct regcache *regcache, void *buf) |
677c5bb1 LM |
536 | { |
537 | int i, base; | |
538 | char *regset = buf; | |
539 | ||
540 | if (!(ppc_hwcap & PPC_FEATURE_HAS_VSX)) | |
541 | return; | |
542 | ||
3aee8918 | 543 | base = find_regno (regcache->tdesc, "vs0h"); |
677c5bb1 | 544 | for (i = 0; i < 32; i++) |
442ea881 | 545 | collect_register (regcache, base + i, ®set[i * 8]); |
677c5bb1 LM |
546 | } |
547 | ||
548 | static void | |
442ea881 | 549 | ppc_store_vsxregset (struct regcache *regcache, const void *buf) |
677c5bb1 LM |
550 | { |
551 | int i, base; | |
552 | const char *regset = buf; | |
553 | ||
554 | if (!(ppc_hwcap & PPC_FEATURE_HAS_VSX)) | |
555 | return; | |
556 | ||
3aee8918 | 557 | base = find_regno (regcache->tdesc, "vs0h"); |
677c5bb1 | 558 | for (i = 0; i < 32; i++) |
442ea881 | 559 | supply_register (regcache, base + i, ®set[i * 8]); |
677c5bb1 LM |
560 | } |
561 | ||
30ed0a8f DJ |
562 | #define SIZEOF_VRREGS 33*16+4 |
563 | ||
564 | static void | |
442ea881 | 565 | ppc_fill_vrregset (struct regcache *regcache, void *buf) |
30ed0a8f DJ |
566 | { |
567 | int i, base; | |
568 | char *regset = buf; | |
569 | ||
b6430ec3 UW |
570 | if (!(ppc_hwcap & PPC_FEATURE_HAS_ALTIVEC)) |
571 | return; | |
572 | ||
3aee8918 | 573 | base = find_regno (regcache->tdesc, "vr0"); |
30ed0a8f | 574 | for (i = 0; i < 32; i++) |
442ea881 | 575 | collect_register (regcache, base + i, ®set[i * 16]); |
30ed0a8f | 576 | |
442ea881 PA |
577 | collect_register_by_name (regcache, "vscr", ®set[32 * 16 + 12]); |
578 | collect_register_by_name (regcache, "vrsave", ®set[33 * 16]); | |
30ed0a8f DJ |
579 | } |
580 | ||
581 | static void | |
442ea881 | 582 | ppc_store_vrregset (struct regcache *regcache, const void *buf) |
30ed0a8f DJ |
583 | { |
584 | int i, base; | |
585 | const char *regset = buf; | |
586 | ||
b6430ec3 UW |
587 | if (!(ppc_hwcap & PPC_FEATURE_HAS_ALTIVEC)) |
588 | return; | |
589 | ||
3aee8918 | 590 | base = find_regno (regcache->tdesc, "vr0"); |
30ed0a8f | 591 | for (i = 0; i < 32; i++) |
442ea881 | 592 | supply_register (regcache, base + i, ®set[i * 16]); |
30ed0a8f | 593 | |
442ea881 PA |
594 | supply_register_by_name (regcache, "vscr", ®set[32 * 16 + 12]); |
595 | supply_register_by_name (regcache, "vrsave", ®set[33 * 16]); | |
30ed0a8f DJ |
596 | } |
597 | ||
30ed0a8f DJ |
598 | struct gdb_evrregset_t |
599 | { | |
600 | unsigned long evr[32]; | |
601 | unsigned long long acc; | |
602 | unsigned long spefscr; | |
603 | }; | |
604 | ||
605 | static void | |
442ea881 | 606 | ppc_fill_evrregset (struct regcache *regcache, void *buf) |
30ed0a8f DJ |
607 | { |
608 | int i, ev0; | |
609 | struct gdb_evrregset_t *regset = buf; | |
610 | ||
b6430ec3 UW |
611 | if (!(ppc_hwcap & PPC_FEATURE_HAS_SPE)) |
612 | return; | |
613 | ||
3aee8918 | 614 | ev0 = find_regno (regcache->tdesc, "ev0h"); |
30ed0a8f | 615 | for (i = 0; i < 32; i++) |
442ea881 | 616 | collect_register (regcache, ev0 + i, ®set->evr[i]); |
30ed0a8f | 617 | |
442ea881 PA |
618 | collect_register_by_name (regcache, "acc", ®set->acc); |
619 | collect_register_by_name (regcache, "spefscr", ®set->spefscr); | |
30ed0a8f DJ |
620 | } |
621 | ||
622 | static void | |
442ea881 | 623 | ppc_store_evrregset (struct regcache *regcache, const void *buf) |
30ed0a8f DJ |
624 | { |
625 | int i, ev0; | |
626 | const struct gdb_evrregset_t *regset = buf; | |
627 | ||
b6430ec3 UW |
628 | if (!(ppc_hwcap & PPC_FEATURE_HAS_SPE)) |
629 | return; | |
630 | ||
3aee8918 | 631 | ev0 = find_regno (regcache->tdesc, "ev0h"); |
30ed0a8f | 632 | for (i = 0; i < 32; i++) |
442ea881 | 633 | supply_register (regcache, ev0 + i, ®set->evr[i]); |
30ed0a8f | 634 | |
442ea881 PA |
635 | supply_register_by_name (regcache, "acc", ®set->acc); |
636 | supply_register_by_name (regcache, "spefscr", ®set->spefscr); | |
30ed0a8f | 637 | } |
30ed0a8f | 638 | |
3aee8918 | 639 | static struct regset_info ppc_regsets[] = { |
30ed0a8f DJ |
640 | /* List the extra register sets before GENERAL_REGS. That way we will |
641 | fetch them every time, but still fall back to PTRACE_PEEKUSER for the | |
642 | general registers. Some kernels support these, but not the newer | |
643 | PPC_PTRACE_GETREGS. */ | |
1570b33e | 644 | { PTRACE_GETVSXREGS, PTRACE_SETVSXREGS, 0, SIZEOF_VSXREGS, EXTENDED_REGS, |
677c5bb1 | 645 | ppc_fill_vsxregset, ppc_store_vsxregset }, |
1570b33e | 646 | { PTRACE_GETVRREGS, PTRACE_SETVRREGS, 0, SIZEOF_VRREGS, EXTENDED_REGS, |
30ed0a8f | 647 | ppc_fill_vrregset, ppc_store_vrregset }, |
1570b33e | 648 | { PTRACE_GETEVRREGS, PTRACE_SETEVRREGS, 0, 32 * 4 + 8 + 4, EXTENDED_REGS, |
30ed0a8f | 649 | ppc_fill_evrregset, ppc_store_evrregset }, |
1570b33e L |
650 | { 0, 0, 0, 0, GENERAL_REGS, ppc_fill_gregset, NULL }, |
651 | { 0, 0, 0, -1, -1, NULL, NULL } | |
e9d25b98 DJ |
652 | }; |
653 | ||
3aee8918 PA |
654 | static struct usrregs_info ppc_usrregs_info = |
655 | { | |
656 | ppc_num_regs, | |
657 | ppc_regmap, | |
658 | }; | |
659 | ||
660 | static struct regsets_info ppc_regsets_info = | |
661 | { | |
662 | ppc_regsets, /* regsets */ | |
663 | 0, /* num_regsets */ | |
664 | NULL, /* disabled_regsets */ | |
665 | }; | |
666 | ||
667 | static struct regs_info regs_info = | |
668 | { | |
669 | NULL, /* regset_bitmap */ | |
670 | &ppc_usrregs_info, | |
671 | &ppc_regsets_info | |
672 | }; | |
673 | ||
674 | static const struct regs_info * | |
675 | ppc_regs_info (void) | |
676 | { | |
677 | return ®s_info; | |
678 | } | |
679 | ||
2ec06d2e | 680 | struct linux_target_ops the_low_target = { |
6fe305f7 | 681 | ppc_arch_setup, |
3aee8918 | 682 | ppc_regs_info, |
2ec06d2e DJ |
683 | ppc_cannot_fetch_register, |
684 | ppc_cannot_store_register, | |
c14dfd32 | 685 | NULL, /* fetch_register */ |
0d62e5e8 DJ |
686 | ppc_get_pc, |
687 | ppc_set_pc, | |
f450004a | 688 | (const unsigned char *) &ppc_breakpoint, |
0d62e5e8 DJ |
689 | ppc_breakpoint_len, |
690 | NULL, | |
691 | 0, | |
692 | ppc_breakpoint_at, | |
802e8e6d | 693 | NULL, /* supports_z_point_type */ |
5b0a002e UW |
694 | NULL, |
695 | NULL, | |
696 | NULL, | |
697 | NULL, | |
698 | ppc_collect_ptrace_register, | |
699 | ppc_supply_ptrace_register, | |
2ec06d2e | 700 | }; |
3aee8918 PA |
701 | |
702 | void | |
703 | initialize_low_arch (void) | |
704 | { | |
705 | /* Initialize the Linux target descriptions. */ | |
706 | ||
707 | init_registers_powerpc_32l (); | |
708 | init_registers_powerpc_altivec32l (); | |
709 | init_registers_powerpc_cell32l (); | |
710 | init_registers_powerpc_vsx32l (); | |
711 | init_registers_powerpc_isa205_32l (); | |
712 | init_registers_powerpc_isa205_altivec32l (); | |
713 | init_registers_powerpc_isa205_vsx32l (); | |
714 | init_registers_powerpc_e500l (); | |
715 | init_registers_powerpc_64l (); | |
716 | init_registers_powerpc_altivec64l (); | |
717 | init_registers_powerpc_cell64l (); | |
718 | init_registers_powerpc_vsx64l (); | |
719 | init_registers_powerpc_isa205_64l (); | |
720 | init_registers_powerpc_isa205_altivec64l (); | |
721 | init_registers_powerpc_isa205_vsx64l (); | |
722 | ||
723 | initialize_regsets_info (&ppc_regsets_info); | |
724 | } |