Commit | Line | Data |
---|---|---|
c906108c | 1 | /* Intel 386 target-dependent stuff. |
349c5d5f | 2 | |
6aba47ca | 3 | Copyright (C) 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, |
9b254dd1 | 4 | 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008 |
5ae96ec1 | 5 | Free Software Foundation, Inc. |
c906108c | 6 | |
c5aa993b | 7 | This file is part of GDB. |
c906108c | 8 | |
c5aa993b JM |
9 | This program is free software; you can redistribute it and/or modify |
10 | it under the terms of the GNU General Public License as published by | |
a9762ec7 | 11 | the Free Software Foundation; either version 3 of the License, or |
c5aa993b | 12 | (at your option) any later version. |
c906108c | 13 | |
c5aa993b JM |
14 | This program is distributed in the hope that it will be useful, |
15 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | GNU General Public License for more details. | |
c906108c | 18 | |
c5aa993b | 19 | You should have received a copy of the GNU General Public License |
a9762ec7 | 20 | along with this program. If not, see <http://www.gnu.org/licenses/>. */ |
c906108c SS |
21 | |
22 | #include "defs.h" | |
acd5c798 MK |
23 | #include "arch-utils.h" |
24 | #include "command.h" | |
25 | #include "dummy-frame.h" | |
6405b0a6 | 26 | #include "dwarf2-frame.h" |
acd5c798 | 27 | #include "doublest.h" |
c906108c | 28 | #include "frame.h" |
acd5c798 MK |
29 | #include "frame-base.h" |
30 | #include "frame-unwind.h" | |
c906108c | 31 | #include "inferior.h" |
acd5c798 | 32 | #include "gdbcmd.h" |
c906108c | 33 | #include "gdbcore.h" |
e6bb342a | 34 | #include "gdbtypes.h" |
dfe01d39 | 35 | #include "objfiles.h" |
acd5c798 MK |
36 | #include "osabi.h" |
37 | #include "regcache.h" | |
38 | #include "reggroups.h" | |
473f17b0 | 39 | #include "regset.h" |
c0d1d883 | 40 | #include "symfile.h" |
c906108c | 41 | #include "symtab.h" |
acd5c798 | 42 | #include "target.h" |
fd0407d6 | 43 | #include "value.h" |
a89aa300 | 44 | #include "dis-asm.h" |
acd5c798 | 45 | |
3d261580 | 46 | #include "gdb_assert.h" |
acd5c798 | 47 | #include "gdb_string.h" |
3d261580 | 48 | |
d2a7c97a | 49 | #include "i386-tdep.h" |
61113f8b | 50 | #include "i387-tdep.h" |
d2a7c97a | 51 | |
c4fc7f1b | 52 | /* Register names. */ |
c40e1eab | 53 | |
fc633446 MK |
54 | static char *i386_register_names[] = |
55 | { | |
56 | "eax", "ecx", "edx", "ebx", | |
57 | "esp", "ebp", "esi", "edi", | |
58 | "eip", "eflags", "cs", "ss", | |
59 | "ds", "es", "fs", "gs", | |
60 | "st0", "st1", "st2", "st3", | |
61 | "st4", "st5", "st6", "st7", | |
62 | "fctrl", "fstat", "ftag", "fiseg", | |
63 | "fioff", "foseg", "fooff", "fop", | |
64 | "xmm0", "xmm1", "xmm2", "xmm3", | |
65 | "xmm4", "xmm5", "xmm6", "xmm7", | |
66 | "mxcsr" | |
67 | }; | |
68 | ||
1cb97e17 | 69 | static const int i386_num_register_names = ARRAY_SIZE (i386_register_names); |
c40e1eab | 70 | |
c4fc7f1b | 71 | /* Register names for MMX pseudo-registers. */ |
28fc6740 AC |
72 | |
73 | static char *i386_mmx_names[] = | |
74 | { | |
75 | "mm0", "mm1", "mm2", "mm3", | |
76 | "mm4", "mm5", "mm6", "mm7" | |
77 | }; | |
c40e1eab | 78 | |
1cb97e17 | 79 | static const int i386_num_mmx_regs = ARRAY_SIZE (i386_mmx_names); |
c40e1eab | 80 | |
28fc6740 | 81 | static int |
5716833c | 82 | i386_mmx_regnum_p (struct gdbarch *gdbarch, int regnum) |
28fc6740 | 83 | { |
5716833c MK |
84 | int mm0_regnum = gdbarch_tdep (gdbarch)->mm0_regnum; |
85 | ||
86 | if (mm0_regnum < 0) | |
87 | return 0; | |
88 | ||
89 | return (regnum >= mm0_regnum && regnum < mm0_regnum + i386_num_mmx_regs); | |
28fc6740 AC |
90 | } |
91 | ||
5716833c | 92 | /* SSE register? */ |
23a34459 | 93 | |
5716833c MK |
94 | static int |
95 | i386_sse_regnum_p (struct gdbarch *gdbarch, int regnum) | |
23a34459 | 96 | { |
5716833c MK |
97 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
98 | ||
20a6ec49 | 99 | if (I387_NUM_XMM_REGS (tdep) == 0) |
5716833c MK |
100 | return 0; |
101 | ||
20a6ec49 MD |
102 | return (I387_XMM0_REGNUM (tdep) <= regnum |
103 | && regnum < I387_MXCSR_REGNUM (tdep)); | |
23a34459 AC |
104 | } |
105 | ||
5716833c MK |
106 | static int |
107 | i386_mxcsr_regnum_p (struct gdbarch *gdbarch, int regnum) | |
23a34459 | 108 | { |
5716833c MK |
109 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
110 | ||
20a6ec49 | 111 | if (I387_NUM_XMM_REGS (tdep) == 0) |
5716833c MK |
112 | return 0; |
113 | ||
20a6ec49 | 114 | return (regnum == I387_MXCSR_REGNUM (tdep)); |
23a34459 AC |
115 | } |
116 | ||
5716833c | 117 | /* FP register? */ |
23a34459 AC |
118 | |
119 | int | |
20a6ec49 | 120 | i386_fp_regnum_p (struct gdbarch *gdbarch, int regnum) |
23a34459 | 121 | { |
20a6ec49 MD |
122 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
123 | ||
124 | if (I387_ST0_REGNUM (tdep) < 0) | |
5716833c MK |
125 | return 0; |
126 | ||
20a6ec49 MD |
127 | return (I387_ST0_REGNUM (tdep) <= regnum |
128 | && regnum < I387_FCTRL_REGNUM (tdep)); | |
23a34459 AC |
129 | } |
130 | ||
131 | int | |
20a6ec49 | 132 | i386_fpc_regnum_p (struct gdbarch *gdbarch, int regnum) |
23a34459 | 133 | { |
20a6ec49 MD |
134 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
135 | ||
136 | if (I387_ST0_REGNUM (tdep) < 0) | |
5716833c MK |
137 | return 0; |
138 | ||
20a6ec49 MD |
139 | return (I387_FCTRL_REGNUM (tdep) <= regnum |
140 | && regnum < I387_XMM0_REGNUM (tdep)); | |
23a34459 AC |
141 | } |
142 | ||
30b0e2d8 | 143 | /* Return the name of register REGNUM. */ |
fc633446 | 144 | |
fa88f677 | 145 | const char * |
d93859e2 | 146 | i386_register_name (struct gdbarch *gdbarch, int regnum) |
fc633446 | 147 | { |
d93859e2 | 148 | if (i386_mmx_regnum_p (gdbarch, regnum)) |
20a6ec49 | 149 | return i386_mmx_names[regnum - I387_MM0_REGNUM (gdbarch_tdep (gdbarch))]; |
fc633446 | 150 | |
30b0e2d8 MK |
151 | if (regnum >= 0 && regnum < i386_num_register_names) |
152 | return i386_register_names[regnum]; | |
70913449 | 153 | |
c40e1eab | 154 | return NULL; |
fc633446 MK |
155 | } |
156 | ||
c4fc7f1b | 157 | /* Convert a dbx register number REG to the appropriate register |
85540d8c MK |
158 | number used by GDB. */ |
159 | ||
8201327c | 160 | static int |
d3f73121 | 161 | i386_dbx_reg_to_regnum (struct gdbarch *gdbarch, int reg) |
85540d8c | 162 | { |
20a6ec49 MD |
163 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
164 | ||
c4fc7f1b MK |
165 | /* This implements what GCC calls the "default" register map |
166 | (dbx_register_map[]). */ | |
167 | ||
85540d8c MK |
168 | if (reg >= 0 && reg <= 7) |
169 | { | |
9872ad24 JB |
170 | /* General-purpose registers. The debug info calls %ebp |
171 | register 4, and %esp register 5. */ | |
172 | if (reg == 4) | |
173 | return 5; | |
174 | else if (reg == 5) | |
175 | return 4; | |
176 | else return reg; | |
85540d8c MK |
177 | } |
178 | else if (reg >= 12 && reg <= 19) | |
179 | { | |
180 | /* Floating-point registers. */ | |
20a6ec49 | 181 | return reg - 12 + I387_ST0_REGNUM (tdep); |
85540d8c MK |
182 | } |
183 | else if (reg >= 21 && reg <= 28) | |
184 | { | |
185 | /* SSE registers. */ | |
20a6ec49 | 186 | return reg - 21 + I387_XMM0_REGNUM (tdep); |
85540d8c MK |
187 | } |
188 | else if (reg >= 29 && reg <= 36) | |
189 | { | |
190 | /* MMX registers. */ | |
20a6ec49 | 191 | return reg - 29 + I387_MM0_REGNUM (tdep); |
85540d8c MK |
192 | } |
193 | ||
194 | /* This will hopefully provoke a warning. */ | |
d3f73121 | 195 | return gdbarch_num_regs (gdbarch) + gdbarch_num_pseudo_regs (gdbarch); |
85540d8c MK |
196 | } |
197 | ||
c4fc7f1b MK |
198 | /* Convert SVR4 register number REG to the appropriate register number |
199 | used by GDB. */ | |
85540d8c | 200 | |
8201327c | 201 | static int |
d3f73121 | 202 | i386_svr4_reg_to_regnum (struct gdbarch *gdbarch, int reg) |
85540d8c | 203 | { |
20a6ec49 MD |
204 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
205 | ||
c4fc7f1b MK |
206 | /* This implements the GCC register map that tries to be compatible |
207 | with the SVR4 C compiler for DWARF (svr4_dbx_register_map[]). */ | |
208 | ||
209 | /* The SVR4 register numbering includes %eip and %eflags, and | |
85540d8c MK |
210 | numbers the floating point registers differently. */ |
211 | if (reg >= 0 && reg <= 9) | |
212 | { | |
acd5c798 | 213 | /* General-purpose registers. */ |
85540d8c MK |
214 | return reg; |
215 | } | |
216 | else if (reg >= 11 && reg <= 18) | |
217 | { | |
218 | /* Floating-point registers. */ | |
20a6ec49 | 219 | return reg - 11 + I387_ST0_REGNUM (tdep); |
85540d8c | 220 | } |
c6f4c129 | 221 | else if (reg >= 21 && reg <= 36) |
85540d8c | 222 | { |
c4fc7f1b | 223 | /* The SSE and MMX registers have the same numbers as with dbx. */ |
d3f73121 | 224 | return i386_dbx_reg_to_regnum (gdbarch, reg); |
85540d8c MK |
225 | } |
226 | ||
c6f4c129 JB |
227 | switch (reg) |
228 | { | |
20a6ec49 MD |
229 | case 37: return I387_FCTRL_REGNUM (tdep); |
230 | case 38: return I387_FSTAT_REGNUM (tdep); | |
231 | case 39: return I387_MXCSR_REGNUM (tdep); | |
c6f4c129 JB |
232 | case 40: return I386_ES_REGNUM; |
233 | case 41: return I386_CS_REGNUM; | |
234 | case 42: return I386_SS_REGNUM; | |
235 | case 43: return I386_DS_REGNUM; | |
236 | case 44: return I386_FS_REGNUM; | |
237 | case 45: return I386_GS_REGNUM; | |
238 | } | |
239 | ||
85540d8c | 240 | /* This will hopefully provoke a warning. */ |
d3f73121 | 241 | return gdbarch_num_regs (gdbarch) + gdbarch_num_pseudo_regs (gdbarch); |
85540d8c | 242 | } |
5716833c | 243 | |
fc338970 | 244 | \f |
917317f4 | 245 | |
fc338970 MK |
246 | /* This is the variable that is set with "set disassembly-flavor", and |
247 | its legitimate values. */ | |
53904c9e AC |
248 | static const char att_flavor[] = "att"; |
249 | static const char intel_flavor[] = "intel"; | |
250 | static const char *valid_flavors[] = | |
c5aa993b | 251 | { |
c906108c SS |
252 | att_flavor, |
253 | intel_flavor, | |
254 | NULL | |
255 | }; | |
53904c9e | 256 | static const char *disassembly_flavor = att_flavor; |
acd5c798 | 257 | \f |
c906108c | 258 | |
acd5c798 MK |
259 | /* Use the program counter to determine the contents and size of a |
260 | breakpoint instruction. Return a pointer to a string of bytes that | |
261 | encode a breakpoint instruction, store the length of the string in | |
262 | *LEN and optionally adjust *PC to point to the correct memory | |
263 | location for inserting the breakpoint. | |
c906108c | 264 | |
acd5c798 MK |
265 | On the i386 we have a single breakpoint that fits in a single byte |
266 | and can be inserted anywhere. | |
c906108c | 267 | |
acd5c798 | 268 | This function is 64-bit safe. */ |
63c0089f MK |
269 | |
270 | static const gdb_byte * | |
67d57894 | 271 | i386_breakpoint_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pc, int *len) |
c906108c | 272 | { |
63c0089f MK |
273 | static gdb_byte break_insn[] = { 0xcc }; /* int 3 */ |
274 | ||
acd5c798 MK |
275 | *len = sizeof (break_insn); |
276 | return break_insn; | |
c906108c | 277 | } |
fc338970 | 278 | \f |
acd5c798 MK |
279 | #ifdef I386_REGNO_TO_SYMMETRY |
280 | #error "The Sequent Symmetry is no longer supported." | |
281 | #endif | |
c906108c | 282 | |
acd5c798 MK |
283 | /* According to the System V ABI, the registers %ebp, %ebx, %edi, %esi |
284 | and %esp "belong" to the calling function. Therefore these | |
285 | registers should be saved if they're going to be modified. */ | |
c906108c | 286 | |
acd5c798 MK |
287 | /* The maximum number of saved registers. This should include all |
288 | registers mentioned above, and %eip. */ | |
a3386186 | 289 | #define I386_NUM_SAVED_REGS I386_NUM_GREGS |
acd5c798 MK |
290 | |
291 | struct i386_frame_cache | |
c906108c | 292 | { |
acd5c798 MK |
293 | /* Base address. */ |
294 | CORE_ADDR base; | |
772562f8 | 295 | LONGEST sp_offset; |
acd5c798 MK |
296 | CORE_ADDR pc; |
297 | ||
fd13a04a AC |
298 | /* Saved registers. */ |
299 | CORE_ADDR saved_regs[I386_NUM_SAVED_REGS]; | |
acd5c798 | 300 | CORE_ADDR saved_sp; |
92dd43fa | 301 | int stack_align; |
acd5c798 MK |
302 | int pc_in_eax; |
303 | ||
304 | /* Stack space reserved for local variables. */ | |
305 | long locals; | |
306 | }; | |
307 | ||
308 | /* Allocate and initialize a frame cache. */ | |
309 | ||
310 | static struct i386_frame_cache * | |
fd13a04a | 311 | i386_alloc_frame_cache (void) |
acd5c798 MK |
312 | { |
313 | struct i386_frame_cache *cache; | |
314 | int i; | |
315 | ||
316 | cache = FRAME_OBSTACK_ZALLOC (struct i386_frame_cache); | |
317 | ||
318 | /* Base address. */ | |
319 | cache->base = 0; | |
320 | cache->sp_offset = -4; | |
321 | cache->pc = 0; | |
322 | ||
fd13a04a AC |
323 | /* Saved registers. We initialize these to -1 since zero is a valid |
324 | offset (that's where %ebp is supposed to be stored). */ | |
325 | for (i = 0; i < I386_NUM_SAVED_REGS; i++) | |
326 | cache->saved_regs[i] = -1; | |
acd5c798 | 327 | cache->saved_sp = 0; |
92dd43fa | 328 | cache->stack_align = 0; |
acd5c798 MK |
329 | cache->pc_in_eax = 0; |
330 | ||
331 | /* Frameless until proven otherwise. */ | |
332 | cache->locals = -1; | |
333 | ||
334 | return cache; | |
335 | } | |
c906108c | 336 | |
acd5c798 MK |
337 | /* If the instruction at PC is a jump, return the address of its |
338 | target. Otherwise, return PC. */ | |
c906108c | 339 | |
acd5c798 MK |
340 | static CORE_ADDR |
341 | i386_follow_jump (CORE_ADDR pc) | |
342 | { | |
63c0089f | 343 | gdb_byte op; |
acd5c798 MK |
344 | long delta = 0; |
345 | int data16 = 0; | |
c906108c | 346 | |
8defab1a | 347 | target_read_memory (pc, &op, 1); |
acd5c798 | 348 | if (op == 0x66) |
c906108c | 349 | { |
c906108c | 350 | data16 = 1; |
acd5c798 | 351 | op = read_memory_unsigned_integer (pc + 1, 1); |
c906108c SS |
352 | } |
353 | ||
acd5c798 | 354 | switch (op) |
c906108c SS |
355 | { |
356 | case 0xe9: | |
fc338970 | 357 | /* Relative jump: if data16 == 0, disp32, else disp16. */ |
c906108c SS |
358 | if (data16) |
359 | { | |
acd5c798 | 360 | delta = read_memory_integer (pc + 2, 2); |
c906108c | 361 | |
fc338970 MK |
362 | /* Include the size of the jmp instruction (including the |
363 | 0x66 prefix). */ | |
acd5c798 | 364 | delta += 4; |
c906108c SS |
365 | } |
366 | else | |
367 | { | |
acd5c798 | 368 | delta = read_memory_integer (pc + 1, 4); |
c906108c | 369 | |
acd5c798 MK |
370 | /* Include the size of the jmp instruction. */ |
371 | delta += 5; | |
c906108c SS |
372 | } |
373 | break; | |
374 | case 0xeb: | |
fc338970 | 375 | /* Relative jump, disp8 (ignore data16). */ |
acd5c798 | 376 | delta = read_memory_integer (pc + data16 + 1, 1); |
c906108c | 377 | |
acd5c798 | 378 | delta += data16 + 2; |
c906108c SS |
379 | break; |
380 | } | |
c906108c | 381 | |
acd5c798 MK |
382 | return pc + delta; |
383 | } | |
fc338970 | 384 | |
acd5c798 MK |
385 | /* Check whether PC points at a prologue for a function returning a |
386 | structure or union. If so, it updates CACHE and returns the | |
387 | address of the first instruction after the code sequence that | |
388 | removes the "hidden" argument from the stack or CURRENT_PC, | |
389 | whichever is smaller. Otherwise, return PC. */ | |
c906108c | 390 | |
acd5c798 MK |
391 | static CORE_ADDR |
392 | i386_analyze_struct_return (CORE_ADDR pc, CORE_ADDR current_pc, | |
393 | struct i386_frame_cache *cache) | |
c906108c | 394 | { |
acd5c798 MK |
395 | /* Functions that return a structure or union start with: |
396 | ||
397 | popl %eax 0x58 | |
398 | xchgl %eax, (%esp) 0x87 0x04 0x24 | |
399 | or xchgl %eax, 0(%esp) 0x87 0x44 0x24 0x00 | |
400 | ||
401 | (the System V compiler puts out the second `xchg' instruction, | |
402 | and the assembler doesn't try to optimize it, so the 'sib' form | |
403 | gets generated). This sequence is used to get the address of the | |
404 | return buffer for a function that returns a structure. */ | |
63c0089f MK |
405 | static gdb_byte proto1[3] = { 0x87, 0x04, 0x24 }; |
406 | static gdb_byte proto2[4] = { 0x87, 0x44, 0x24, 0x00 }; | |
407 | gdb_byte buf[4]; | |
408 | gdb_byte op; | |
c906108c | 409 | |
acd5c798 MK |
410 | if (current_pc <= pc) |
411 | return pc; | |
412 | ||
8defab1a | 413 | target_read_memory (pc, &op, 1); |
c906108c | 414 | |
acd5c798 MK |
415 | if (op != 0x58) /* popl %eax */ |
416 | return pc; | |
c906108c | 417 | |
8defab1a | 418 | target_read_memory (pc + 1, buf, 4); |
acd5c798 MK |
419 | if (memcmp (buf, proto1, 3) != 0 && memcmp (buf, proto2, 4) != 0) |
420 | return pc; | |
c906108c | 421 | |
acd5c798 | 422 | if (current_pc == pc) |
c906108c | 423 | { |
acd5c798 MK |
424 | cache->sp_offset += 4; |
425 | return current_pc; | |
c906108c SS |
426 | } |
427 | ||
acd5c798 | 428 | if (current_pc == pc + 1) |
c906108c | 429 | { |
acd5c798 MK |
430 | cache->pc_in_eax = 1; |
431 | return current_pc; | |
432 | } | |
433 | ||
434 | if (buf[1] == proto1[1]) | |
435 | return pc + 4; | |
436 | else | |
437 | return pc + 5; | |
438 | } | |
439 | ||
440 | static CORE_ADDR | |
441 | i386_skip_probe (CORE_ADDR pc) | |
442 | { | |
443 | /* A function may start with | |
fc338970 | 444 | |
acd5c798 MK |
445 | pushl constant |
446 | call _probe | |
447 | addl $4, %esp | |
fc338970 | 448 | |
acd5c798 MK |
449 | followed by |
450 | ||
451 | pushl %ebp | |
fc338970 | 452 | |
acd5c798 | 453 | etc. */ |
63c0089f MK |
454 | gdb_byte buf[8]; |
455 | gdb_byte op; | |
fc338970 | 456 | |
8defab1a | 457 | target_read_memory (pc, &op, 1); |
acd5c798 MK |
458 | |
459 | if (op == 0x68 || op == 0x6a) | |
460 | { | |
461 | int delta; | |
c906108c | 462 | |
acd5c798 MK |
463 | /* Skip past the `pushl' instruction; it has either a one-byte or a |
464 | four-byte operand, depending on the opcode. */ | |
c906108c | 465 | if (op == 0x68) |
acd5c798 | 466 | delta = 5; |
c906108c | 467 | else |
acd5c798 | 468 | delta = 2; |
c906108c | 469 | |
acd5c798 MK |
470 | /* Read the following 8 bytes, which should be `call _probe' (6 |
471 | bytes) followed by `addl $4,%esp' (2 bytes). */ | |
472 | read_memory (pc + delta, buf, sizeof (buf)); | |
c906108c | 473 | if (buf[0] == 0xe8 && buf[6] == 0xc4 && buf[7] == 0x4) |
acd5c798 | 474 | pc += delta + sizeof (buf); |
c906108c SS |
475 | } |
476 | ||
acd5c798 MK |
477 | return pc; |
478 | } | |
479 | ||
92dd43fa MK |
480 | /* GCC 4.1 and later, can put code in the prologue to realign the |
481 | stack pointer. Check whether PC points to such code, and update | |
482 | CACHE accordingly. Return the first instruction after the code | |
483 | sequence or CURRENT_PC, whichever is smaller. If we don't | |
484 | recognize the code, return PC. */ | |
485 | ||
486 | static CORE_ADDR | |
487 | i386_analyze_stack_align (CORE_ADDR pc, CORE_ADDR current_pc, | |
488 | struct i386_frame_cache *cache) | |
489 | { | |
92a56b20 JB |
490 | /* The register used by the compiler to perform the stack re-alignment |
491 | is, in order of preference, either %ecx, %edx, or %eax. GCC should | |
492 | never use %ebx as it always treats it as callee-saved, whereas | |
493 | the compiler can only use caller-saved registers. */ | |
ade52156 | 494 | static const gdb_byte insns_ecx[10] = { |
92dd43fa MK |
495 | 0x8d, 0x4c, 0x24, 0x04, /* leal 4(%esp), %ecx */ |
496 | 0x83, 0xe4, 0xf0, /* andl $-16, %esp */ | |
497 | 0xff, 0x71, 0xfc /* pushl -4(%ecx) */ | |
498 | }; | |
ade52156 JB |
499 | static const gdb_byte insns_edx[10] = { |
500 | 0x8d, 0x54, 0x24, 0x04, /* leal 4(%esp), %edx */ | |
501 | 0x83, 0xe4, 0xf0, /* andl $-16, %esp */ | |
502 | 0xff, 0x72, 0xfc /* pushl -4(%edx) */ | |
503 | }; | |
504 | static const gdb_byte insns_eax[10] = { | |
505 | 0x8d, 0x44, 0x24, 0x04, /* leal 4(%esp), %eax */ | |
506 | 0x83, 0xe4, 0xf0, /* andl $-16, %esp */ | |
507 | 0xff, 0x70, 0xfc /* pushl -4(%eax) */ | |
508 | }; | |
92dd43fa MK |
509 | gdb_byte buf[10]; |
510 | ||
511 | if (target_read_memory (pc, buf, sizeof buf) | |
ade52156 JB |
512 | || (memcmp (buf, insns_ecx, sizeof buf) != 0 |
513 | && memcmp (buf, insns_edx, sizeof buf) != 0 | |
514 | && memcmp (buf, insns_eax, sizeof buf) != 0)) | |
92dd43fa MK |
515 | return pc; |
516 | ||
517 | if (current_pc > pc + 4) | |
518 | cache->stack_align = 1; | |
519 | ||
520 | return min (pc + 10, current_pc); | |
521 | } | |
522 | ||
37bdc87e MK |
523 | /* Maximum instruction length we need to handle. */ |
524 | #define I386_MAX_INSN_LEN 6 | |
525 | ||
526 | /* Instruction description. */ | |
527 | struct i386_insn | |
528 | { | |
529 | size_t len; | |
63c0089f MK |
530 | gdb_byte insn[I386_MAX_INSN_LEN]; |
531 | gdb_byte mask[I386_MAX_INSN_LEN]; | |
37bdc87e MK |
532 | }; |
533 | ||
534 | /* Search for the instruction at PC in the list SKIP_INSNS. Return | |
535 | the first instruction description that matches. Otherwise, return | |
536 | NULL. */ | |
537 | ||
538 | static struct i386_insn * | |
539 | i386_match_insn (CORE_ADDR pc, struct i386_insn *skip_insns) | |
540 | { | |
541 | struct i386_insn *insn; | |
63c0089f | 542 | gdb_byte op; |
37bdc87e | 543 | |
8defab1a | 544 | target_read_memory (pc, &op, 1); |
37bdc87e MK |
545 | |
546 | for (insn = skip_insns; insn->len > 0; insn++) | |
547 | { | |
548 | if ((op & insn->mask[0]) == insn->insn[0]) | |
549 | { | |
613e8135 MK |
550 | gdb_byte buf[I386_MAX_INSN_LEN - 1]; |
551 | int insn_matched = 1; | |
37bdc87e MK |
552 | size_t i; |
553 | ||
554 | gdb_assert (insn->len > 1); | |
555 | gdb_assert (insn->len <= I386_MAX_INSN_LEN); | |
556 | ||
8defab1a | 557 | target_read_memory (pc + 1, buf, insn->len - 1); |
37bdc87e MK |
558 | for (i = 1; i < insn->len; i++) |
559 | { | |
560 | if ((buf[i - 1] & insn->mask[i]) != insn->insn[i]) | |
613e8135 | 561 | insn_matched = 0; |
37bdc87e | 562 | } |
613e8135 MK |
563 | |
564 | if (insn_matched) | |
565 | return insn; | |
37bdc87e MK |
566 | } |
567 | } | |
568 | ||
569 | return NULL; | |
570 | } | |
571 | ||
572 | /* Some special instructions that might be migrated by GCC into the | |
573 | part of the prologue that sets up the new stack frame. Because the | |
574 | stack frame hasn't been setup yet, no registers have been saved | |
575 | yet, and only the scratch registers %eax, %ecx and %edx can be | |
576 | touched. */ | |
577 | ||
578 | struct i386_insn i386_frame_setup_skip_insns[] = | |
579 | { | |
580 | /* Check for `movb imm8, r' and `movl imm32, r'. | |
581 | ||
582 | ??? Should we handle 16-bit operand-sizes here? */ | |
583 | ||
584 | /* `movb imm8, %al' and `movb imm8, %ah' */ | |
585 | /* `movb imm8, %cl' and `movb imm8, %ch' */ | |
586 | { 2, { 0xb0, 0x00 }, { 0xfa, 0x00 } }, | |
587 | /* `movb imm8, %dl' and `movb imm8, %dh' */ | |
588 | { 2, { 0xb2, 0x00 }, { 0xfb, 0x00 } }, | |
589 | /* `movl imm32, %eax' and `movl imm32, %ecx' */ | |
590 | { 5, { 0xb8 }, { 0xfe } }, | |
591 | /* `movl imm32, %edx' */ | |
592 | { 5, { 0xba }, { 0xff } }, | |
593 | ||
594 | /* Check for `mov imm32, r32'. Note that there is an alternative | |
595 | encoding for `mov m32, %eax'. | |
596 | ||
597 | ??? Should we handle SIB adressing here? | |
598 | ??? Should we handle 16-bit operand-sizes here? */ | |
599 | ||
600 | /* `movl m32, %eax' */ | |
601 | { 5, { 0xa1 }, { 0xff } }, | |
602 | /* `movl m32, %eax' and `mov; m32, %ecx' */ | |
603 | { 6, { 0x89, 0x05 }, {0xff, 0xf7 } }, | |
604 | /* `movl m32, %edx' */ | |
605 | { 6, { 0x89, 0x15 }, {0xff, 0xff } }, | |
606 | ||
607 | /* Check for `xorl r32, r32' and the equivalent `subl r32, r32'. | |
608 | Because of the symmetry, there are actually two ways to encode | |
609 | these instructions; opcode bytes 0x29 and 0x2b for `subl' and | |
610 | opcode bytes 0x31 and 0x33 for `xorl'. */ | |
611 | ||
612 | /* `subl %eax, %eax' */ | |
613 | { 2, { 0x29, 0xc0 }, { 0xfd, 0xff } }, | |
614 | /* `subl %ecx, %ecx' */ | |
615 | { 2, { 0x29, 0xc9 }, { 0xfd, 0xff } }, | |
616 | /* `subl %edx, %edx' */ | |
617 | { 2, { 0x29, 0xd2 }, { 0xfd, 0xff } }, | |
618 | /* `xorl %eax, %eax' */ | |
619 | { 2, { 0x31, 0xc0 }, { 0xfd, 0xff } }, | |
620 | /* `xorl %ecx, %ecx' */ | |
621 | { 2, { 0x31, 0xc9 }, { 0xfd, 0xff } }, | |
622 | /* `xorl %edx, %edx' */ | |
623 | { 2, { 0x31, 0xd2 }, { 0xfd, 0xff } }, | |
624 | { 0 } | |
625 | }; | |
626 | ||
e11481da PM |
627 | |
628 | /* Check whether PC points to a no-op instruction. */ | |
629 | static CORE_ADDR | |
630 | i386_skip_noop (CORE_ADDR pc) | |
631 | { | |
632 | gdb_byte op; | |
633 | int check = 1; | |
634 | ||
8defab1a | 635 | target_read_memory (pc, &op, 1); |
e11481da PM |
636 | |
637 | while (check) | |
638 | { | |
639 | check = 0; | |
640 | /* Ignore `nop' instruction. */ | |
641 | if (op == 0x90) | |
642 | { | |
643 | pc += 1; | |
8defab1a | 644 | target_read_memory (pc, &op, 1); |
e11481da PM |
645 | check = 1; |
646 | } | |
647 | /* Ignore no-op instruction `mov %edi, %edi'. | |
648 | Microsoft system dlls often start with | |
649 | a `mov %edi,%edi' instruction. | |
650 | The 5 bytes before the function start are | |
651 | filled with `nop' instructions. | |
652 | This pattern can be used for hot-patching: | |
653 | The `mov %edi, %edi' instruction can be replaced by a | |
654 | near jump to the location of the 5 `nop' instructions | |
655 | which can be replaced by a 32-bit jump to anywhere | |
656 | in the 32-bit address space. */ | |
657 | ||
658 | else if (op == 0x8b) | |
659 | { | |
8defab1a | 660 | target_read_memory (pc + 1, &op, 1); |
e11481da PM |
661 | if (op == 0xff) |
662 | { | |
663 | pc += 2; | |
8defab1a | 664 | target_read_memory (pc, &op, 1); |
e11481da PM |
665 | check = 1; |
666 | } | |
667 | } | |
668 | } | |
669 | return pc; | |
670 | } | |
671 | ||
acd5c798 MK |
672 | /* Check whether PC points at a code that sets up a new stack frame. |
673 | If so, it updates CACHE and returns the address of the first | |
37bdc87e MK |
674 | instruction after the sequence that sets up the frame or LIMIT, |
675 | whichever is smaller. If we don't recognize the code, return PC. */ | |
acd5c798 MK |
676 | |
677 | static CORE_ADDR | |
37bdc87e | 678 | i386_analyze_frame_setup (CORE_ADDR pc, CORE_ADDR limit, |
acd5c798 MK |
679 | struct i386_frame_cache *cache) |
680 | { | |
37bdc87e | 681 | struct i386_insn *insn; |
63c0089f | 682 | gdb_byte op; |
26604a34 | 683 | int skip = 0; |
acd5c798 | 684 | |
37bdc87e MK |
685 | if (limit <= pc) |
686 | return limit; | |
acd5c798 | 687 | |
8defab1a | 688 | target_read_memory (pc, &op, 1); |
acd5c798 | 689 | |
c906108c | 690 | if (op == 0x55) /* pushl %ebp */ |
c5aa993b | 691 | { |
acd5c798 MK |
692 | /* Take into account that we've executed the `pushl %ebp' that |
693 | starts this instruction sequence. */ | |
fd13a04a | 694 | cache->saved_regs[I386_EBP_REGNUM] = 0; |
acd5c798 | 695 | cache->sp_offset += 4; |
37bdc87e | 696 | pc++; |
acd5c798 MK |
697 | |
698 | /* If that's all, return now. */ | |
37bdc87e MK |
699 | if (limit <= pc) |
700 | return limit; | |
26604a34 | 701 | |
b4632131 | 702 | /* Check for some special instructions that might be migrated by |
37bdc87e MK |
703 | GCC into the prologue and skip them. At this point in the |
704 | prologue, code should only touch the scratch registers %eax, | |
705 | %ecx and %edx, so while the number of posibilities is sheer, | |
706 | it is limited. | |
5daa5b4e | 707 | |
26604a34 MK |
708 | Make sure we only skip these instructions if we later see the |
709 | `movl %esp, %ebp' that actually sets up the frame. */ | |
37bdc87e | 710 | while (pc + skip < limit) |
26604a34 | 711 | { |
37bdc87e MK |
712 | insn = i386_match_insn (pc + skip, i386_frame_setup_skip_insns); |
713 | if (insn == NULL) | |
714 | break; | |
b4632131 | 715 | |
37bdc87e | 716 | skip += insn->len; |
26604a34 MK |
717 | } |
718 | ||
37bdc87e MK |
719 | /* If that's all, return now. */ |
720 | if (limit <= pc + skip) | |
721 | return limit; | |
722 | ||
8defab1a | 723 | target_read_memory (pc + skip, &op, 1); |
37bdc87e | 724 | |
26604a34 | 725 | /* Check for `movl %esp, %ebp' -- can be written in two ways. */ |
acd5c798 | 726 | switch (op) |
c906108c SS |
727 | { |
728 | case 0x8b: | |
37bdc87e MK |
729 | if (read_memory_unsigned_integer (pc + skip + 1, 1) != 0xec) |
730 | return pc; | |
c906108c SS |
731 | break; |
732 | case 0x89: | |
37bdc87e MK |
733 | if (read_memory_unsigned_integer (pc + skip + 1, 1) != 0xe5) |
734 | return pc; | |
c906108c SS |
735 | break; |
736 | default: | |
37bdc87e | 737 | return pc; |
c906108c | 738 | } |
acd5c798 | 739 | |
26604a34 MK |
740 | /* OK, we actually have a frame. We just don't know how large |
741 | it is yet. Set its size to zero. We'll adjust it if | |
742 | necessary. We also now commit to skipping the special | |
743 | instructions mentioned before. */ | |
acd5c798 | 744 | cache->locals = 0; |
37bdc87e | 745 | pc += (skip + 2); |
acd5c798 MK |
746 | |
747 | /* If that's all, return now. */ | |
37bdc87e MK |
748 | if (limit <= pc) |
749 | return limit; | |
acd5c798 | 750 | |
fc338970 MK |
751 | /* Check for stack adjustment |
752 | ||
acd5c798 | 753 | subl $XXX, %esp |
fc338970 | 754 | |
fd35795f | 755 | NOTE: You can't subtract a 16-bit immediate from a 32-bit |
fc338970 | 756 | reg, so we don't have to worry about a data16 prefix. */ |
8defab1a | 757 | target_read_memory (pc, &op, 1); |
c906108c SS |
758 | if (op == 0x83) |
759 | { | |
fd35795f | 760 | /* `subl' with 8-bit immediate. */ |
37bdc87e | 761 | if (read_memory_unsigned_integer (pc + 1, 1) != 0xec) |
fc338970 | 762 | /* Some instruction starting with 0x83 other than `subl'. */ |
37bdc87e | 763 | return pc; |
acd5c798 | 764 | |
37bdc87e MK |
765 | /* `subl' with signed 8-bit immediate (though it wouldn't |
766 | make sense to be negative). */ | |
767 | cache->locals = read_memory_integer (pc + 2, 1); | |
768 | return pc + 3; | |
c906108c SS |
769 | } |
770 | else if (op == 0x81) | |
771 | { | |
fd35795f | 772 | /* Maybe it is `subl' with a 32-bit immediate. */ |
37bdc87e | 773 | if (read_memory_unsigned_integer (pc + 1, 1) != 0xec) |
fc338970 | 774 | /* Some instruction starting with 0x81 other than `subl'. */ |
37bdc87e | 775 | return pc; |
acd5c798 | 776 | |
fd35795f | 777 | /* It is `subl' with a 32-bit immediate. */ |
37bdc87e MK |
778 | cache->locals = read_memory_integer (pc + 2, 4); |
779 | return pc + 6; | |
c906108c SS |
780 | } |
781 | else | |
782 | { | |
acd5c798 | 783 | /* Some instruction other than `subl'. */ |
37bdc87e | 784 | return pc; |
c906108c SS |
785 | } |
786 | } | |
37bdc87e | 787 | else if (op == 0xc8) /* enter */ |
c906108c | 788 | { |
acd5c798 MK |
789 | cache->locals = read_memory_unsigned_integer (pc + 1, 2); |
790 | return pc + 4; | |
c906108c | 791 | } |
21d0e8a4 | 792 | |
acd5c798 | 793 | return pc; |
21d0e8a4 MK |
794 | } |
795 | ||
acd5c798 MK |
796 | /* Check whether PC points at code that saves registers on the stack. |
797 | If so, it updates CACHE and returns the address of the first | |
798 | instruction after the register saves or CURRENT_PC, whichever is | |
799 | smaller. Otherwise, return PC. */ | |
6bff26de MK |
800 | |
801 | static CORE_ADDR | |
acd5c798 MK |
802 | i386_analyze_register_saves (CORE_ADDR pc, CORE_ADDR current_pc, |
803 | struct i386_frame_cache *cache) | |
6bff26de | 804 | { |
99ab4326 | 805 | CORE_ADDR offset = 0; |
63c0089f | 806 | gdb_byte op; |
99ab4326 | 807 | int i; |
c0d1d883 | 808 | |
99ab4326 MK |
809 | if (cache->locals > 0) |
810 | offset -= cache->locals; | |
811 | for (i = 0; i < 8 && pc < current_pc; i++) | |
812 | { | |
8defab1a | 813 | target_read_memory (pc, &op, 1); |
99ab4326 MK |
814 | if (op < 0x50 || op > 0x57) |
815 | break; | |
0d17c81d | 816 | |
99ab4326 MK |
817 | offset -= 4; |
818 | cache->saved_regs[op - 0x50] = offset; | |
819 | cache->sp_offset += 4; | |
820 | pc++; | |
6bff26de MK |
821 | } |
822 | ||
acd5c798 | 823 | return pc; |
22797942 AC |
824 | } |
825 | ||
acd5c798 MK |
826 | /* Do a full analysis of the prologue at PC and update CACHE |
827 | accordingly. Bail out early if CURRENT_PC is reached. Return the | |
828 | address where the analysis stopped. | |
ed84f6c1 | 829 | |
fc338970 MK |
830 | We handle these cases: |
831 | ||
832 | The startup sequence can be at the start of the function, or the | |
833 | function can start with a branch to startup code at the end. | |
834 | ||
835 | %ebp can be set up with either the 'enter' instruction, or "pushl | |
836 | %ebp, movl %esp, %ebp" (`enter' is too slow to be useful, but was | |
837 | once used in the System V compiler). | |
838 | ||
839 | Local space is allocated just below the saved %ebp by either the | |
fd35795f MK |
840 | 'enter' instruction, or by "subl $<size>, %esp". 'enter' has a |
841 | 16-bit unsigned argument for space to allocate, and the 'addl' | |
842 | instruction could have either a signed byte, or 32-bit immediate. | |
fc338970 MK |
843 | |
844 | Next, the registers used by this function are pushed. With the | |
845 | System V compiler they will always be in the order: %edi, %esi, | |
846 | %ebx (and sometimes a harmless bug causes it to also save but not | |
847 | restore %eax); however, the code below is willing to see the pushes | |
848 | in any order, and will handle up to 8 of them. | |
849 | ||
850 | If the setup sequence is at the end of the function, then the next | |
851 | instruction will be a branch back to the start. */ | |
c906108c | 852 | |
acd5c798 MK |
853 | static CORE_ADDR |
854 | i386_analyze_prologue (CORE_ADDR pc, CORE_ADDR current_pc, | |
855 | struct i386_frame_cache *cache) | |
c906108c | 856 | { |
e11481da | 857 | pc = i386_skip_noop (pc); |
acd5c798 MK |
858 | pc = i386_follow_jump (pc); |
859 | pc = i386_analyze_struct_return (pc, current_pc, cache); | |
860 | pc = i386_skip_probe (pc); | |
92dd43fa | 861 | pc = i386_analyze_stack_align (pc, current_pc, cache); |
acd5c798 MK |
862 | pc = i386_analyze_frame_setup (pc, current_pc, cache); |
863 | return i386_analyze_register_saves (pc, current_pc, cache); | |
c906108c SS |
864 | } |
865 | ||
fc338970 | 866 | /* Return PC of first real instruction. */ |
c906108c | 867 | |
3a1e71e3 | 868 | static CORE_ADDR |
6093d2eb | 869 | i386_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR start_pc) |
c906108c | 870 | { |
63c0089f | 871 | static gdb_byte pic_pat[6] = |
acd5c798 MK |
872 | { |
873 | 0xe8, 0, 0, 0, 0, /* call 0x0 */ | |
874 | 0x5b, /* popl %ebx */ | |
c5aa993b | 875 | }; |
acd5c798 MK |
876 | struct i386_frame_cache cache; |
877 | CORE_ADDR pc; | |
63c0089f | 878 | gdb_byte op; |
acd5c798 | 879 | int i; |
c5aa993b | 880 | |
acd5c798 MK |
881 | cache.locals = -1; |
882 | pc = i386_analyze_prologue (start_pc, 0xffffffff, &cache); | |
883 | if (cache.locals < 0) | |
884 | return start_pc; | |
c5aa993b | 885 | |
acd5c798 | 886 | /* Found valid frame setup. */ |
c906108c | 887 | |
fc338970 MK |
888 | /* The native cc on SVR4 in -K PIC mode inserts the following code |
889 | to get the address of the global offset table (GOT) into register | |
acd5c798 MK |
890 | %ebx: |
891 | ||
fc338970 MK |
892 | call 0x0 |
893 | popl %ebx | |
894 | movl %ebx,x(%ebp) (optional) | |
895 | addl y,%ebx | |
896 | ||
c906108c SS |
897 | This code is with the rest of the prologue (at the end of the |
898 | function), so we have to skip it to get to the first real | |
899 | instruction at the start of the function. */ | |
c5aa993b | 900 | |
c906108c SS |
901 | for (i = 0; i < 6; i++) |
902 | { | |
8defab1a | 903 | target_read_memory (pc + i, &op, 1); |
c5aa993b | 904 | if (pic_pat[i] != op) |
c906108c SS |
905 | break; |
906 | } | |
907 | if (i == 6) | |
908 | { | |
acd5c798 MK |
909 | int delta = 6; |
910 | ||
8defab1a | 911 | target_read_memory (pc + delta, &op, 1); |
c906108c | 912 | |
c5aa993b | 913 | if (op == 0x89) /* movl %ebx, x(%ebp) */ |
c906108c | 914 | { |
acd5c798 MK |
915 | op = read_memory_unsigned_integer (pc + delta + 1, 1); |
916 | ||
fc338970 | 917 | if (op == 0x5d) /* One byte offset from %ebp. */ |
acd5c798 | 918 | delta += 3; |
fc338970 | 919 | else if (op == 0x9d) /* Four byte offset from %ebp. */ |
acd5c798 | 920 | delta += 6; |
fc338970 | 921 | else /* Unexpected instruction. */ |
acd5c798 MK |
922 | delta = 0; |
923 | ||
8defab1a | 924 | target_read_memory (pc + delta, &op, 1); |
c906108c | 925 | } |
acd5c798 | 926 | |
c5aa993b | 927 | /* addl y,%ebx */ |
acd5c798 | 928 | if (delta > 0 && op == 0x81 |
d5d6fca5 | 929 | && read_memory_unsigned_integer (pc + delta + 1, 1) == 0xc3) |
c906108c | 930 | { |
acd5c798 | 931 | pc += delta + 6; |
c906108c SS |
932 | } |
933 | } | |
c5aa993b | 934 | |
e63bbc88 MK |
935 | /* If the function starts with a branch (to startup code at the end) |
936 | the last instruction should bring us back to the first | |
937 | instruction of the real code. */ | |
938 | if (i386_follow_jump (start_pc) != start_pc) | |
939 | pc = i386_follow_jump (pc); | |
940 | ||
941 | return pc; | |
c906108c SS |
942 | } |
943 | ||
acd5c798 | 944 | /* This function is 64-bit safe. */ |
93924b6b | 945 | |
acd5c798 MK |
946 | static CORE_ADDR |
947 | i386_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame) | |
93924b6b | 948 | { |
63c0089f | 949 | gdb_byte buf[8]; |
acd5c798 | 950 | |
875f8d0e | 951 | frame_unwind_register (next_frame, gdbarch_pc_regnum (gdbarch), buf); |
acd5c798 | 952 | return extract_typed_address (buf, builtin_type_void_func_ptr); |
93924b6b | 953 | } |
acd5c798 | 954 | \f |
93924b6b | 955 | |
acd5c798 | 956 | /* Normal frames. */ |
c5aa993b | 957 | |
acd5c798 MK |
958 | static struct i386_frame_cache * |
959 | i386_frame_cache (struct frame_info *next_frame, void **this_cache) | |
a7769679 | 960 | { |
acd5c798 | 961 | struct i386_frame_cache *cache; |
63c0089f | 962 | gdb_byte buf[4]; |
acd5c798 MK |
963 | int i; |
964 | ||
965 | if (*this_cache) | |
966 | return *this_cache; | |
967 | ||
fd13a04a | 968 | cache = i386_alloc_frame_cache (); |
acd5c798 MK |
969 | *this_cache = cache; |
970 | ||
971 | /* In principle, for normal frames, %ebp holds the frame pointer, | |
972 | which holds the base address for the current stack frame. | |
973 | However, for functions that don't need it, the frame pointer is | |
974 | optional. For these "frameless" functions the frame pointer is | |
975 | actually the frame pointer of the calling frame. Signal | |
976 | trampolines are just a special case of a "frameless" function. | |
977 | They (usually) share their frame pointer with the frame that was | |
978 | in progress when the signal occurred. */ | |
979 | ||
980 | frame_unwind_register (next_frame, I386_EBP_REGNUM, buf); | |
981 | cache->base = extract_unsigned_integer (buf, 4); | |
982 | if (cache->base == 0) | |
983 | return cache; | |
984 | ||
985 | /* For normal frames, %eip is stored at 4(%ebp). */ | |
fd13a04a | 986 | cache->saved_regs[I386_EIP_REGNUM] = 4; |
acd5c798 | 987 | |
93d42b30 | 988 | cache->pc = frame_func_unwind (next_frame, NORMAL_FRAME); |
acd5c798 MK |
989 | if (cache->pc != 0) |
990 | i386_analyze_prologue (cache->pc, frame_pc_unwind (next_frame), cache); | |
991 | ||
92dd43fa MK |
992 | if (cache->stack_align) |
993 | { | |
994 | /* Saved stack pointer has been saved in %ecx. */ | |
995 | frame_unwind_register (next_frame, I386_ECX_REGNUM, buf); | |
996 | cache->saved_sp = extract_unsigned_integer(buf, 4); | |
997 | } | |
998 | ||
acd5c798 MK |
999 | if (cache->locals < 0) |
1000 | { | |
1001 | /* We didn't find a valid frame, which means that CACHE->base | |
1002 | currently holds the frame pointer for our calling frame. If | |
1003 | we're at the start of a function, or somewhere half-way its | |
1004 | prologue, the function's frame probably hasn't been fully | |
1005 | setup yet. Try to reconstruct the base address for the stack | |
1006 | frame by looking at the stack pointer. For truly "frameless" | |
1007 | functions this might work too. */ | |
1008 | ||
92dd43fa MK |
1009 | if (cache->stack_align) |
1010 | { | |
1011 | /* We're halfway aligning the stack. */ | |
1012 | cache->base = ((cache->saved_sp - 4) & 0xfffffff0) - 4; | |
1013 | cache->saved_regs[I386_EIP_REGNUM] = cache->saved_sp - 4; | |
1014 | ||
1015 | /* This will be added back below. */ | |
1016 | cache->saved_regs[I386_EIP_REGNUM] -= cache->base; | |
1017 | } | |
1018 | else | |
1019 | { | |
1020 | frame_unwind_register (next_frame, I386_ESP_REGNUM, buf); | |
1021 | cache->base = extract_unsigned_integer (buf, 4) + cache->sp_offset; | |
1022 | } | |
acd5c798 MK |
1023 | } |
1024 | ||
1025 | /* Now that we have the base address for the stack frame we can | |
1026 | calculate the value of %esp in the calling frame. */ | |
92dd43fa MK |
1027 | if (cache->saved_sp == 0) |
1028 | cache->saved_sp = cache->base + 8; | |
a7769679 | 1029 | |
acd5c798 MK |
1030 | /* Adjust all the saved registers such that they contain addresses |
1031 | instead of offsets. */ | |
1032 | for (i = 0; i < I386_NUM_SAVED_REGS; i++) | |
fd13a04a AC |
1033 | if (cache->saved_regs[i] != -1) |
1034 | cache->saved_regs[i] += cache->base; | |
acd5c798 MK |
1035 | |
1036 | return cache; | |
a7769679 MK |
1037 | } |
1038 | ||
3a1e71e3 | 1039 | static void |
acd5c798 MK |
1040 | i386_frame_this_id (struct frame_info *next_frame, void **this_cache, |
1041 | struct frame_id *this_id) | |
c906108c | 1042 | { |
acd5c798 MK |
1043 | struct i386_frame_cache *cache = i386_frame_cache (next_frame, this_cache); |
1044 | ||
1045 | /* This marks the outermost frame. */ | |
1046 | if (cache->base == 0) | |
1047 | return; | |
1048 | ||
3e210248 | 1049 | /* See the end of i386_push_dummy_call. */ |
acd5c798 MK |
1050 | (*this_id) = frame_id_build (cache->base + 8, cache->pc); |
1051 | } | |
1052 | ||
1053 | static void | |
1054 | i386_frame_prev_register (struct frame_info *next_frame, void **this_cache, | |
1055 | int regnum, int *optimizedp, | |
1056 | enum lval_type *lvalp, CORE_ADDR *addrp, | |
c6826062 | 1057 | int *realnump, gdb_byte *valuep) |
acd5c798 MK |
1058 | { |
1059 | struct i386_frame_cache *cache = i386_frame_cache (next_frame, this_cache); | |
1060 | ||
1061 | gdb_assert (regnum >= 0); | |
1062 | ||
1063 | /* The System V ABI says that: | |
1064 | ||
1065 | "The flags register contains the system flags, such as the | |
1066 | direction flag and the carry flag. The direction flag must be | |
1067 | set to the forward (that is, zero) direction before entry and | |
1068 | upon exit from a function. Other user flags have no specified | |
1069 | role in the standard calling sequence and are not preserved." | |
1070 | ||
1071 | To guarantee the "upon exit" part of that statement we fake a | |
1072 | saved flags register that has its direction flag cleared. | |
1073 | ||
1074 | Note that GCC doesn't seem to rely on the fact that the direction | |
1075 | flag is cleared after a function return; it always explicitly | |
1076 | clears the flag before operations where it matters. | |
1077 | ||
1078 | FIXME: kettenis/20030316: I'm not quite sure whether this is the | |
1079 | right thing to do. The way we fake the flags register here makes | |
1080 | it impossible to change it. */ | |
1081 | ||
1082 | if (regnum == I386_EFLAGS_REGNUM) | |
1083 | { | |
1084 | *optimizedp = 0; | |
1085 | *lvalp = not_lval; | |
1086 | *addrp = 0; | |
1087 | *realnump = -1; | |
1088 | if (valuep) | |
1089 | { | |
1090 | ULONGEST val; | |
c5aa993b | 1091 | |
acd5c798 | 1092 | /* Clear the direction flag. */ |
f837910f MK |
1093 | val = frame_unwind_register_unsigned (next_frame, |
1094 | I386_EFLAGS_REGNUM); | |
acd5c798 MK |
1095 | val &= ~(1 << 10); |
1096 | store_unsigned_integer (valuep, 4, val); | |
1097 | } | |
1098 | ||
1099 | return; | |
1100 | } | |
1211c4e4 | 1101 | |
acd5c798 | 1102 | if (regnum == I386_EIP_REGNUM && cache->pc_in_eax) |
c906108c | 1103 | { |
00b25ff3 AC |
1104 | *optimizedp = 0; |
1105 | *lvalp = lval_register; | |
1106 | *addrp = 0; | |
1107 | *realnump = I386_EAX_REGNUM; | |
1108 | if (valuep) | |
1109 | frame_unwind_register (next_frame, (*realnump), valuep); | |
acd5c798 MK |
1110 | return; |
1111 | } | |
1112 | ||
1113 | if (regnum == I386_ESP_REGNUM && cache->saved_sp) | |
1114 | { | |
1115 | *optimizedp = 0; | |
1116 | *lvalp = not_lval; | |
1117 | *addrp = 0; | |
1118 | *realnump = -1; | |
1119 | if (valuep) | |
c906108c | 1120 | { |
acd5c798 MK |
1121 | /* Store the value. */ |
1122 | store_unsigned_integer (valuep, 4, cache->saved_sp); | |
c906108c | 1123 | } |
acd5c798 | 1124 | return; |
c906108c | 1125 | } |
acd5c798 | 1126 | |
fd13a04a AC |
1127 | if (regnum < I386_NUM_SAVED_REGS && cache->saved_regs[regnum] != -1) |
1128 | { | |
1129 | *optimizedp = 0; | |
1130 | *lvalp = lval_memory; | |
1131 | *addrp = cache->saved_regs[regnum]; | |
1132 | *realnump = -1; | |
1133 | if (valuep) | |
1134 | { | |
1135 | /* Read the value in from memory. */ | |
1136 | read_memory (*addrp, valuep, | |
875f8d0e | 1137 | register_size (get_frame_arch (next_frame), regnum)); |
fd13a04a AC |
1138 | } |
1139 | return; | |
1140 | } | |
1141 | ||
00b25ff3 AC |
1142 | *optimizedp = 0; |
1143 | *lvalp = lval_register; | |
1144 | *addrp = 0; | |
1145 | *realnump = regnum; | |
1146 | if (valuep) | |
1147 | frame_unwind_register (next_frame, (*realnump), valuep); | |
acd5c798 MK |
1148 | } |
1149 | ||
1150 | static const struct frame_unwind i386_frame_unwind = | |
1151 | { | |
1152 | NORMAL_FRAME, | |
1153 | i386_frame_this_id, | |
1154 | i386_frame_prev_register | |
1155 | }; | |
1156 | ||
1157 | static const struct frame_unwind * | |
336d1bba | 1158 | i386_frame_sniffer (struct frame_info *next_frame) |
acd5c798 MK |
1159 | { |
1160 | return &i386_frame_unwind; | |
1161 | } | |
1162 | \f | |
1163 | ||
1164 | /* Signal trampolines. */ | |
1165 | ||
1166 | static struct i386_frame_cache * | |
1167 | i386_sigtramp_frame_cache (struct frame_info *next_frame, void **this_cache) | |
1168 | { | |
1169 | struct i386_frame_cache *cache; | |
875f8d0e | 1170 | struct gdbarch_tdep *tdep = gdbarch_tdep (get_frame_arch (next_frame)); |
acd5c798 | 1171 | CORE_ADDR addr; |
63c0089f | 1172 | gdb_byte buf[4]; |
acd5c798 MK |
1173 | |
1174 | if (*this_cache) | |
1175 | return *this_cache; | |
1176 | ||
fd13a04a | 1177 | cache = i386_alloc_frame_cache (); |
acd5c798 MK |
1178 | |
1179 | frame_unwind_register (next_frame, I386_ESP_REGNUM, buf); | |
1180 | cache->base = extract_unsigned_integer (buf, 4) - 4; | |
1181 | ||
1182 | addr = tdep->sigcontext_addr (next_frame); | |
a3386186 MK |
1183 | if (tdep->sc_reg_offset) |
1184 | { | |
1185 | int i; | |
1186 | ||
1187 | gdb_assert (tdep->sc_num_regs <= I386_NUM_SAVED_REGS); | |
1188 | ||
1189 | for (i = 0; i < tdep->sc_num_regs; i++) | |
1190 | if (tdep->sc_reg_offset[i] != -1) | |
fd13a04a | 1191 | cache->saved_regs[i] = addr + tdep->sc_reg_offset[i]; |
a3386186 MK |
1192 | } |
1193 | else | |
1194 | { | |
fd13a04a AC |
1195 | cache->saved_regs[I386_EIP_REGNUM] = addr + tdep->sc_pc_offset; |
1196 | cache->saved_regs[I386_ESP_REGNUM] = addr + tdep->sc_sp_offset; | |
a3386186 | 1197 | } |
acd5c798 MK |
1198 | |
1199 | *this_cache = cache; | |
1200 | return cache; | |
1201 | } | |
1202 | ||
1203 | static void | |
1204 | i386_sigtramp_frame_this_id (struct frame_info *next_frame, void **this_cache, | |
1205 | struct frame_id *this_id) | |
1206 | { | |
1207 | struct i386_frame_cache *cache = | |
1208 | i386_sigtramp_frame_cache (next_frame, this_cache); | |
1209 | ||
3e210248 | 1210 | /* See the end of i386_push_dummy_call. */ |
acd5c798 MK |
1211 | (*this_id) = frame_id_build (cache->base + 8, frame_pc_unwind (next_frame)); |
1212 | } | |
1213 | ||
1214 | static void | |
1215 | i386_sigtramp_frame_prev_register (struct frame_info *next_frame, | |
1216 | void **this_cache, | |
1217 | int regnum, int *optimizedp, | |
1218 | enum lval_type *lvalp, CORE_ADDR *addrp, | |
c6826062 | 1219 | int *realnump, gdb_byte *valuep) |
acd5c798 MK |
1220 | { |
1221 | /* Make sure we've initialized the cache. */ | |
1222 | i386_sigtramp_frame_cache (next_frame, this_cache); | |
1223 | ||
1224 | i386_frame_prev_register (next_frame, this_cache, regnum, | |
1225 | optimizedp, lvalp, addrp, realnump, valuep); | |
c906108c | 1226 | } |
c0d1d883 | 1227 | |
acd5c798 MK |
1228 | static const struct frame_unwind i386_sigtramp_frame_unwind = |
1229 | { | |
1230 | SIGTRAMP_FRAME, | |
1231 | i386_sigtramp_frame_this_id, | |
1232 | i386_sigtramp_frame_prev_register | |
1233 | }; | |
1234 | ||
1235 | static const struct frame_unwind * | |
336d1bba | 1236 | i386_sigtramp_frame_sniffer (struct frame_info *next_frame) |
acd5c798 | 1237 | { |
911bc6ee | 1238 | struct gdbarch_tdep *tdep = gdbarch_tdep (get_frame_arch (next_frame)); |
acd5c798 | 1239 | |
911bc6ee MK |
1240 | /* We shouldn't even bother if we don't have a sigcontext_addr |
1241 | handler. */ | |
1242 | if (tdep->sigcontext_addr == NULL) | |
1c3545ae MK |
1243 | return NULL; |
1244 | ||
911bc6ee MK |
1245 | if (tdep->sigtramp_p != NULL) |
1246 | { | |
1247 | if (tdep->sigtramp_p (next_frame)) | |
1248 | return &i386_sigtramp_frame_unwind; | |
1249 | } | |
1250 | ||
1251 | if (tdep->sigtramp_start != 0) | |
1252 | { | |
1253 | CORE_ADDR pc = frame_pc_unwind (next_frame); | |
1254 | ||
1255 | gdb_assert (tdep->sigtramp_end != 0); | |
1256 | if (pc >= tdep->sigtramp_start && pc < tdep->sigtramp_end) | |
1257 | return &i386_sigtramp_frame_unwind; | |
1258 | } | |
acd5c798 MK |
1259 | |
1260 | return NULL; | |
1261 | } | |
1262 | \f | |
1263 | ||
1264 | static CORE_ADDR | |
1265 | i386_frame_base_address (struct frame_info *next_frame, void **this_cache) | |
1266 | { | |
1267 | struct i386_frame_cache *cache = i386_frame_cache (next_frame, this_cache); | |
1268 | ||
1269 | return cache->base; | |
1270 | } | |
1271 | ||
1272 | static const struct frame_base i386_frame_base = | |
1273 | { | |
1274 | &i386_frame_unwind, | |
1275 | i386_frame_base_address, | |
1276 | i386_frame_base_address, | |
1277 | i386_frame_base_address | |
1278 | }; | |
1279 | ||
acd5c798 MK |
1280 | static struct frame_id |
1281 | i386_unwind_dummy_id (struct gdbarch *gdbarch, struct frame_info *next_frame) | |
1282 | { | |
63c0089f | 1283 | gdb_byte buf[4]; |
acd5c798 MK |
1284 | CORE_ADDR fp; |
1285 | ||
1286 | frame_unwind_register (next_frame, I386_EBP_REGNUM, buf); | |
1287 | fp = extract_unsigned_integer (buf, 4); | |
1288 | ||
3e210248 | 1289 | /* See the end of i386_push_dummy_call. */ |
acd5c798 | 1290 | return frame_id_build (fp + 8, frame_pc_unwind (next_frame)); |
c0d1d883 | 1291 | } |
fc338970 | 1292 | \f |
c906108c | 1293 | |
fc338970 MK |
1294 | /* Figure out where the longjmp will land. Slurp the args out of the |
1295 | stack. We expect the first arg to be a pointer to the jmp_buf | |
8201327c | 1296 | structure from which we extract the address that we will land at. |
28bcfd30 | 1297 | This address is copied into PC. This routine returns non-zero on |
acd5c798 MK |
1298 | success. |
1299 | ||
1300 | This function is 64-bit safe. */ | |
c906108c | 1301 | |
8201327c | 1302 | static int |
60ade65d | 1303 | i386_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc) |
c906108c | 1304 | { |
63c0089f | 1305 | gdb_byte buf[8]; |
c906108c | 1306 | CORE_ADDR sp, jb_addr; |
20a6ec49 MD |
1307 | struct gdbarch *gdbarch = get_frame_arch (frame); |
1308 | int jb_pc_offset = gdbarch_tdep (gdbarch)->jb_pc_offset; | |
f9d3c2a8 | 1309 | int len = TYPE_LENGTH (builtin_type_void_func_ptr); |
c906108c | 1310 | |
8201327c MK |
1311 | /* If JB_PC_OFFSET is -1, we have no way to find out where the |
1312 | longjmp will land. */ | |
1313 | if (jb_pc_offset == -1) | |
c906108c SS |
1314 | return 0; |
1315 | ||
f837910f MK |
1316 | /* Don't use I386_ESP_REGNUM here, since this function is also used |
1317 | for AMD64. */ | |
20a6ec49 | 1318 | get_frame_register (frame, gdbarch_sp_regnum (gdbarch), buf); |
f837910f | 1319 | sp = extract_typed_address (buf, builtin_type_void_data_ptr); |
28bcfd30 | 1320 | if (target_read_memory (sp + len, buf, len)) |
c906108c SS |
1321 | return 0; |
1322 | ||
f837910f | 1323 | jb_addr = extract_typed_address (buf, builtin_type_void_data_ptr); |
28bcfd30 | 1324 | if (target_read_memory (jb_addr + jb_pc_offset, buf, len)) |
8201327c | 1325 | return 0; |
c906108c | 1326 | |
f9d3c2a8 | 1327 | *pc = extract_typed_address (buf, builtin_type_void_func_ptr); |
c906108c SS |
1328 | return 1; |
1329 | } | |
fc338970 | 1330 | \f |
c906108c | 1331 | |
3a1e71e3 | 1332 | static CORE_ADDR |
7d9b040b | 1333 | i386_push_dummy_call (struct gdbarch *gdbarch, struct value *function, |
6a65450a AC |
1334 | struct regcache *regcache, CORE_ADDR bp_addr, int nargs, |
1335 | struct value **args, CORE_ADDR sp, int struct_return, | |
1336 | CORE_ADDR struct_addr) | |
22f8ba57 | 1337 | { |
63c0089f | 1338 | gdb_byte buf[4]; |
acd5c798 MK |
1339 | int i; |
1340 | ||
1341 | /* Push arguments in reverse order. */ | |
1342 | for (i = nargs - 1; i >= 0; i--) | |
22f8ba57 | 1343 | { |
4754a64e | 1344 | int len = TYPE_LENGTH (value_enclosing_type (args[i])); |
acd5c798 MK |
1345 | |
1346 | /* The System V ABI says that: | |
1347 | ||
1348 | "An argument's size is increased, if necessary, to make it a | |
1349 | multiple of [32-bit] words. This may require tail padding, | |
1350 | depending on the size of the argument." | |
1351 | ||
cf913f37 | 1352 | This makes sure the stack stays word-aligned. */ |
acd5c798 | 1353 | sp -= (len + 3) & ~3; |
46615f07 | 1354 | write_memory (sp, value_contents_all (args[i]), len); |
acd5c798 | 1355 | } |
22f8ba57 | 1356 | |
acd5c798 MK |
1357 | /* Push value address. */ |
1358 | if (struct_return) | |
1359 | { | |
22f8ba57 | 1360 | sp -= 4; |
fbd9dcd3 | 1361 | store_unsigned_integer (buf, 4, struct_addr); |
22f8ba57 MK |
1362 | write_memory (sp, buf, 4); |
1363 | } | |
1364 | ||
acd5c798 MK |
1365 | /* Store return address. */ |
1366 | sp -= 4; | |
6a65450a | 1367 | store_unsigned_integer (buf, 4, bp_addr); |
acd5c798 MK |
1368 | write_memory (sp, buf, 4); |
1369 | ||
1370 | /* Finally, update the stack pointer... */ | |
1371 | store_unsigned_integer (buf, 4, sp); | |
1372 | regcache_cooked_write (regcache, I386_ESP_REGNUM, buf); | |
1373 | ||
1374 | /* ...and fake a frame pointer. */ | |
1375 | regcache_cooked_write (regcache, I386_EBP_REGNUM, buf); | |
1376 | ||
3e210248 AC |
1377 | /* MarkK wrote: This "+ 8" is all over the place: |
1378 | (i386_frame_this_id, i386_sigtramp_frame_this_id, | |
1379 | i386_unwind_dummy_id). It's there, since all frame unwinders for | |
1380 | a given target have to agree (within a certain margin) on the | |
fd35795f | 1381 | definition of the stack address of a frame. Otherwise |
3e210248 AC |
1382 | frame_id_inner() won't work correctly. Since DWARF2/GCC uses the |
1383 | stack address *before* the function call as a frame's CFA. On | |
1384 | the i386, when %ebp is used as a frame pointer, the offset | |
1385 | between the contents %ebp and the CFA as defined by GCC. */ | |
1386 | return sp + 8; | |
22f8ba57 MK |
1387 | } |
1388 | ||
1a309862 MK |
1389 | /* These registers are used for returning integers (and on some |
1390 | targets also for returning `struct' and `union' values when their | |
ef9dff19 | 1391 | size and alignment match an integer type). */ |
acd5c798 MK |
1392 | #define LOW_RETURN_REGNUM I386_EAX_REGNUM /* %eax */ |
1393 | #define HIGH_RETURN_REGNUM I386_EDX_REGNUM /* %edx */ | |
1a309862 | 1394 | |
c5e656c1 MK |
1395 | /* Read, for architecture GDBARCH, a function return value of TYPE |
1396 | from REGCACHE, and copy that into VALBUF. */ | |
1a309862 | 1397 | |
3a1e71e3 | 1398 | static void |
c5e656c1 | 1399 | i386_extract_return_value (struct gdbarch *gdbarch, struct type *type, |
63c0089f | 1400 | struct regcache *regcache, gdb_byte *valbuf) |
c906108c | 1401 | { |
c5e656c1 | 1402 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
1a309862 | 1403 | int len = TYPE_LENGTH (type); |
63c0089f | 1404 | gdb_byte buf[I386_MAX_REGISTER_SIZE]; |
1a309862 | 1405 | |
1e8d0a7b | 1406 | if (TYPE_CODE (type) == TYPE_CODE_FLT) |
c906108c | 1407 | { |
5716833c | 1408 | if (tdep->st0_regnum < 0) |
1a309862 | 1409 | { |
8a3fe4f8 | 1410 | warning (_("Cannot find floating-point return value.")); |
1a309862 | 1411 | memset (valbuf, 0, len); |
ef9dff19 | 1412 | return; |
1a309862 MK |
1413 | } |
1414 | ||
c6ba6f0d MK |
1415 | /* Floating-point return values can be found in %st(0). Convert |
1416 | its contents to the desired type. This is probably not | |
1417 | exactly how it would happen on the target itself, but it is | |
1418 | the best we can do. */ | |
acd5c798 | 1419 | regcache_raw_read (regcache, I386_ST0_REGNUM, buf); |
00f8375e | 1420 | convert_typed_floating (buf, builtin_type_i387_ext, valbuf, type); |
c906108c SS |
1421 | } |
1422 | else | |
c5aa993b | 1423 | { |
875f8d0e UW |
1424 | int low_size = register_size (gdbarch, LOW_RETURN_REGNUM); |
1425 | int high_size = register_size (gdbarch, HIGH_RETURN_REGNUM); | |
d4f3574e SS |
1426 | |
1427 | if (len <= low_size) | |
00f8375e | 1428 | { |
0818c12a | 1429 | regcache_raw_read (regcache, LOW_RETURN_REGNUM, buf); |
00f8375e MK |
1430 | memcpy (valbuf, buf, len); |
1431 | } | |
d4f3574e SS |
1432 | else if (len <= (low_size + high_size)) |
1433 | { | |
0818c12a | 1434 | regcache_raw_read (regcache, LOW_RETURN_REGNUM, buf); |
00f8375e | 1435 | memcpy (valbuf, buf, low_size); |
0818c12a | 1436 | regcache_raw_read (regcache, HIGH_RETURN_REGNUM, buf); |
63c0089f | 1437 | memcpy (valbuf + low_size, buf, len - low_size); |
d4f3574e SS |
1438 | } |
1439 | else | |
8e65ff28 | 1440 | internal_error (__FILE__, __LINE__, |
e2e0b3e5 | 1441 | _("Cannot extract return value of %d bytes long."), len); |
c906108c SS |
1442 | } |
1443 | } | |
1444 | ||
c5e656c1 MK |
1445 | /* Write, for architecture GDBARCH, a function return value of TYPE |
1446 | from VALBUF into REGCACHE. */ | |
ef9dff19 | 1447 | |
3a1e71e3 | 1448 | static void |
c5e656c1 | 1449 | i386_store_return_value (struct gdbarch *gdbarch, struct type *type, |
63c0089f | 1450 | struct regcache *regcache, const gdb_byte *valbuf) |
ef9dff19 | 1451 | { |
c5e656c1 | 1452 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
ef9dff19 MK |
1453 | int len = TYPE_LENGTH (type); |
1454 | ||
1e8d0a7b | 1455 | if (TYPE_CODE (type) == TYPE_CODE_FLT) |
ef9dff19 | 1456 | { |
3d7f4f49 | 1457 | ULONGEST fstat; |
63c0089f | 1458 | gdb_byte buf[I386_MAX_REGISTER_SIZE]; |
ccb945b8 | 1459 | |
5716833c | 1460 | if (tdep->st0_regnum < 0) |
ef9dff19 | 1461 | { |
8a3fe4f8 | 1462 | warning (_("Cannot set floating-point return value.")); |
ef9dff19 MK |
1463 | return; |
1464 | } | |
1465 | ||
635b0cc1 MK |
1466 | /* Returning floating-point values is a bit tricky. Apart from |
1467 | storing the return value in %st(0), we have to simulate the | |
1468 | state of the FPU at function return point. */ | |
1469 | ||
c6ba6f0d MK |
1470 | /* Convert the value found in VALBUF to the extended |
1471 | floating-point format used by the FPU. This is probably | |
1472 | not exactly how it would happen on the target itself, but | |
1473 | it is the best we can do. */ | |
1474 | convert_typed_floating (valbuf, type, buf, builtin_type_i387_ext); | |
acd5c798 | 1475 | regcache_raw_write (regcache, I386_ST0_REGNUM, buf); |
ccb945b8 | 1476 | |
635b0cc1 MK |
1477 | /* Set the top of the floating-point register stack to 7. The |
1478 | actual value doesn't really matter, but 7 is what a normal | |
1479 | function return would end up with if the program started out | |
1480 | with a freshly initialized FPU. */ | |
20a6ec49 | 1481 | regcache_raw_read_unsigned (regcache, I387_FSTAT_REGNUM (tdep), &fstat); |
ccb945b8 | 1482 | fstat |= (7 << 11); |
20a6ec49 | 1483 | regcache_raw_write_unsigned (regcache, I387_FSTAT_REGNUM (tdep), fstat); |
ccb945b8 | 1484 | |
635b0cc1 MK |
1485 | /* Mark %st(1) through %st(7) as empty. Since we set the top of |
1486 | the floating-point register stack to 7, the appropriate value | |
1487 | for the tag word is 0x3fff. */ | |
20a6ec49 | 1488 | regcache_raw_write_unsigned (regcache, I387_FTAG_REGNUM (tdep), 0x3fff); |
ef9dff19 MK |
1489 | } |
1490 | else | |
1491 | { | |
875f8d0e UW |
1492 | int low_size = register_size (gdbarch, LOW_RETURN_REGNUM); |
1493 | int high_size = register_size (gdbarch, HIGH_RETURN_REGNUM); | |
ef9dff19 MK |
1494 | |
1495 | if (len <= low_size) | |
3d7f4f49 | 1496 | regcache_raw_write_part (regcache, LOW_RETURN_REGNUM, 0, len, valbuf); |
ef9dff19 MK |
1497 | else if (len <= (low_size + high_size)) |
1498 | { | |
3d7f4f49 MK |
1499 | regcache_raw_write (regcache, LOW_RETURN_REGNUM, valbuf); |
1500 | regcache_raw_write_part (regcache, HIGH_RETURN_REGNUM, 0, | |
63c0089f | 1501 | len - low_size, valbuf + low_size); |
ef9dff19 MK |
1502 | } |
1503 | else | |
8e65ff28 | 1504 | internal_error (__FILE__, __LINE__, |
e2e0b3e5 | 1505 | _("Cannot store return value of %d bytes long."), len); |
ef9dff19 MK |
1506 | } |
1507 | } | |
fc338970 | 1508 | \f |
ef9dff19 | 1509 | |
8201327c MK |
1510 | /* This is the variable that is set with "set struct-convention", and |
1511 | its legitimate values. */ | |
1512 | static const char default_struct_convention[] = "default"; | |
1513 | static const char pcc_struct_convention[] = "pcc"; | |
1514 | static const char reg_struct_convention[] = "reg"; | |
1515 | static const char *valid_conventions[] = | |
1516 | { | |
1517 | default_struct_convention, | |
1518 | pcc_struct_convention, | |
1519 | reg_struct_convention, | |
1520 | NULL | |
1521 | }; | |
1522 | static const char *struct_convention = default_struct_convention; | |
1523 | ||
0e4377e1 JB |
1524 | /* Return non-zero if TYPE, which is assumed to be a structure, |
1525 | a union type, or an array type, should be returned in registers | |
1526 | for architecture GDBARCH. */ | |
c5e656c1 | 1527 | |
8201327c | 1528 | static int |
c5e656c1 | 1529 | i386_reg_struct_return_p (struct gdbarch *gdbarch, struct type *type) |
8201327c | 1530 | { |
c5e656c1 MK |
1531 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
1532 | enum type_code code = TYPE_CODE (type); | |
1533 | int len = TYPE_LENGTH (type); | |
8201327c | 1534 | |
0e4377e1 JB |
1535 | gdb_assert (code == TYPE_CODE_STRUCT |
1536 | || code == TYPE_CODE_UNION | |
1537 | || code == TYPE_CODE_ARRAY); | |
c5e656c1 MK |
1538 | |
1539 | if (struct_convention == pcc_struct_convention | |
1540 | || (struct_convention == default_struct_convention | |
1541 | && tdep->struct_return == pcc_struct_return)) | |
1542 | return 0; | |
1543 | ||
9edde48e MK |
1544 | /* Structures consisting of a single `float', `double' or 'long |
1545 | double' member are returned in %st(0). */ | |
1546 | if (code == TYPE_CODE_STRUCT && TYPE_NFIELDS (type) == 1) | |
1547 | { | |
1548 | type = check_typedef (TYPE_FIELD_TYPE (type, 0)); | |
1549 | if (TYPE_CODE (type) == TYPE_CODE_FLT) | |
1550 | return (len == 4 || len == 8 || len == 12); | |
1551 | } | |
1552 | ||
c5e656c1 MK |
1553 | return (len == 1 || len == 2 || len == 4 || len == 8); |
1554 | } | |
1555 | ||
1556 | /* Determine, for architecture GDBARCH, how a return value of TYPE | |
1557 | should be returned. If it is supposed to be returned in registers, | |
1558 | and READBUF is non-zero, read the appropriate value from REGCACHE, | |
1559 | and copy it into READBUF. If WRITEBUF is non-zero, write the value | |
1560 | from WRITEBUF into REGCACHE. */ | |
1561 | ||
1562 | static enum return_value_convention | |
1563 | i386_return_value (struct gdbarch *gdbarch, struct type *type, | |
42835c2b MK |
1564 | struct regcache *regcache, gdb_byte *readbuf, |
1565 | const gdb_byte *writebuf) | |
c5e656c1 MK |
1566 | { |
1567 | enum type_code code = TYPE_CODE (type); | |
1568 | ||
5daa78cc TJB |
1569 | if (((code == TYPE_CODE_STRUCT |
1570 | || code == TYPE_CODE_UNION | |
1571 | || code == TYPE_CODE_ARRAY) | |
1572 | && !i386_reg_struct_return_p (gdbarch, type)) | |
1573 | /* 128-bit decimal float uses the struct return convention. */ | |
1574 | || (code == TYPE_CODE_DECFLOAT && TYPE_LENGTH (type) == 16)) | |
31db7b6c MK |
1575 | { |
1576 | /* The System V ABI says that: | |
1577 | ||
1578 | "A function that returns a structure or union also sets %eax | |
1579 | to the value of the original address of the caller's area | |
1580 | before it returns. Thus when the caller receives control | |
1581 | again, the address of the returned object resides in register | |
1582 | %eax and can be used to access the object." | |
1583 | ||
1584 | So the ABI guarantees that we can always find the return | |
1585 | value just after the function has returned. */ | |
1586 | ||
0e4377e1 JB |
1587 | /* Note that the ABI doesn't mention functions returning arrays, |
1588 | which is something possible in certain languages such as Ada. | |
1589 | In this case, the value is returned as if it was wrapped in | |
1590 | a record, so the convention applied to records also applies | |
1591 | to arrays. */ | |
1592 | ||
31db7b6c MK |
1593 | if (readbuf) |
1594 | { | |
1595 | ULONGEST addr; | |
1596 | ||
1597 | regcache_raw_read_unsigned (regcache, I386_EAX_REGNUM, &addr); | |
1598 | read_memory (addr, readbuf, TYPE_LENGTH (type)); | |
1599 | } | |
1600 | ||
1601 | return RETURN_VALUE_ABI_RETURNS_ADDRESS; | |
1602 | } | |
c5e656c1 MK |
1603 | |
1604 | /* This special case is for structures consisting of a single | |
9edde48e MK |
1605 | `float', `double' or 'long double' member. These structures are |
1606 | returned in %st(0). For these structures, we call ourselves | |
1607 | recursively, changing TYPE into the type of the first member of | |
1608 | the structure. Since that should work for all structures that | |
1609 | have only one member, we don't bother to check the member's type | |
1610 | here. */ | |
c5e656c1 MK |
1611 | if (code == TYPE_CODE_STRUCT && TYPE_NFIELDS (type) == 1) |
1612 | { | |
1613 | type = check_typedef (TYPE_FIELD_TYPE (type, 0)); | |
1614 | return i386_return_value (gdbarch, type, regcache, readbuf, writebuf); | |
1615 | } | |
1616 | ||
1617 | if (readbuf) | |
1618 | i386_extract_return_value (gdbarch, type, regcache, readbuf); | |
1619 | if (writebuf) | |
1620 | i386_store_return_value (gdbarch, type, regcache, writebuf); | |
8201327c | 1621 | |
c5e656c1 | 1622 | return RETURN_VALUE_REGISTER_CONVENTION; |
8201327c MK |
1623 | } |
1624 | \f | |
1625 | ||
5ae96ec1 MK |
1626 | /* Type for %eflags. */ |
1627 | struct type *i386_eflags_type; | |
1628 | ||
794ac428 | 1629 | /* Type for %mxcsr. */ |
878d9193 | 1630 | struct type *i386_mxcsr_type; |
5ae96ec1 MK |
1631 | |
1632 | /* Construct types for ISA-specific registers. */ | |
1633 | static void | |
1634 | i386_init_types (void) | |
1635 | { | |
1636 | struct type *type; | |
1637 | ||
1638 | type = init_flags_type ("builtin_type_i386_eflags", 4); | |
1639 | append_flags_type_flag (type, 0, "CF"); | |
1640 | append_flags_type_flag (type, 1, NULL); | |
1641 | append_flags_type_flag (type, 2, "PF"); | |
1642 | append_flags_type_flag (type, 4, "AF"); | |
1643 | append_flags_type_flag (type, 6, "ZF"); | |
1644 | append_flags_type_flag (type, 7, "SF"); | |
1645 | append_flags_type_flag (type, 8, "TF"); | |
1646 | append_flags_type_flag (type, 9, "IF"); | |
1647 | append_flags_type_flag (type, 10, "DF"); | |
1648 | append_flags_type_flag (type, 11, "OF"); | |
1649 | append_flags_type_flag (type, 14, "NT"); | |
1650 | append_flags_type_flag (type, 16, "RF"); | |
1651 | append_flags_type_flag (type, 17, "VM"); | |
1652 | append_flags_type_flag (type, 18, "AC"); | |
1653 | append_flags_type_flag (type, 19, "VIF"); | |
1654 | append_flags_type_flag (type, 20, "VIP"); | |
1655 | append_flags_type_flag (type, 21, "ID"); | |
1656 | i386_eflags_type = type; | |
21b4b2f2 | 1657 | |
878d9193 MK |
1658 | type = init_flags_type ("builtin_type_i386_mxcsr", 4); |
1659 | append_flags_type_flag (type, 0, "IE"); | |
1660 | append_flags_type_flag (type, 1, "DE"); | |
1661 | append_flags_type_flag (type, 2, "ZE"); | |
1662 | append_flags_type_flag (type, 3, "OE"); | |
1663 | append_flags_type_flag (type, 4, "UE"); | |
1664 | append_flags_type_flag (type, 5, "PE"); | |
1665 | append_flags_type_flag (type, 6, "DAZ"); | |
1666 | append_flags_type_flag (type, 7, "IM"); | |
1667 | append_flags_type_flag (type, 8, "DM"); | |
1668 | append_flags_type_flag (type, 9, "ZM"); | |
1669 | append_flags_type_flag (type, 10, "OM"); | |
1670 | append_flags_type_flag (type, 11, "UM"); | |
1671 | append_flags_type_flag (type, 12, "PM"); | |
1672 | append_flags_type_flag (type, 15, "FZ"); | |
1673 | i386_mxcsr_type = type; | |
21b4b2f2 JB |
1674 | } |
1675 | ||
794ac428 UW |
1676 | /* Construct vector type for MMX registers. */ |
1677 | struct type * | |
1678 | i386_mmx_type (struct gdbarch *gdbarch) | |
1679 | { | |
1680 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
1681 | ||
1682 | if (!tdep->i386_mmx_type) | |
1683 | { | |
1684 | /* The type we're building is this: */ | |
1685 | #if 0 | |
1686 | union __gdb_builtin_type_vec64i | |
1687 | { | |
1688 | int64_t uint64; | |
1689 | int32_t v2_int32[2]; | |
1690 | int16_t v4_int16[4]; | |
1691 | int8_t v8_int8[8]; | |
1692 | }; | |
1693 | #endif | |
1694 | ||
1695 | struct type *t; | |
1696 | ||
1697 | t = init_composite_type ("__gdb_builtin_type_vec64i", TYPE_CODE_UNION); | |
1698 | append_composite_type_field (t, "uint64", builtin_type_int64); | |
1699 | append_composite_type_field (t, "v2_int32", | |
1700 | init_vector_type (builtin_type_int32, 2)); | |
1701 | append_composite_type_field (t, "v4_int16", | |
1702 | init_vector_type (builtin_type_int16, 4)); | |
1703 | append_composite_type_field (t, "v8_int8", | |
1704 | init_vector_type (builtin_type_int8, 8)); | |
1705 | ||
1706 | TYPE_FLAGS (t) |= TYPE_FLAG_VECTOR; | |
1707 | TYPE_NAME (t) = "builtin_type_vec64i"; | |
1708 | tdep->i386_mmx_type = t; | |
1709 | } | |
1710 | ||
1711 | return tdep->i386_mmx_type; | |
1712 | } | |
1713 | ||
1714 | struct type * | |
1715 | i386_sse_type (struct gdbarch *gdbarch) | |
1716 | { | |
1717 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
1718 | ||
1719 | if (!tdep->i386_sse_type) | |
1720 | { | |
1721 | /* The type we're building is this: */ | |
1722 | #if 0 | |
1723 | union __gdb_builtin_type_vec128i | |
1724 | { | |
1725 | int128_t uint128; | |
1726 | int64_t v2_int64[2]; | |
1727 | int32_t v4_int32[4]; | |
1728 | int16_t v8_int16[8]; | |
1729 | int8_t v16_int8[16]; | |
1730 | double v2_double[2]; | |
1731 | float v4_float[4]; | |
1732 | }; | |
1733 | #endif | |
1734 | ||
1735 | struct type *t; | |
1736 | ||
1737 | t = init_composite_type ("__gdb_builtin_type_vec128i", TYPE_CODE_UNION); | |
1738 | append_composite_type_field (t, "v4_float", | |
1739 | init_vector_type (builtin_type_float, 4)); | |
1740 | append_composite_type_field (t, "v2_double", | |
1741 | init_vector_type (builtin_type_double, 2)); | |
1742 | append_composite_type_field (t, "v16_int8", | |
1743 | init_vector_type (builtin_type_int8, 16)); | |
1744 | append_composite_type_field (t, "v8_int16", | |
1745 | init_vector_type (builtin_type_int16, 8)); | |
1746 | append_composite_type_field (t, "v4_int32", | |
1747 | init_vector_type (builtin_type_int32, 4)); | |
1748 | append_composite_type_field (t, "v2_int64", | |
1749 | init_vector_type (builtin_type_int64, 2)); | |
1750 | append_composite_type_field (t, "uint128", builtin_type_int128); | |
1751 | ||
1752 | TYPE_FLAGS (t) |= TYPE_FLAG_VECTOR; | |
1753 | TYPE_NAME (t) = "builtin_type_vec128i"; | |
1754 | tdep->i386_sse_type = t; | |
1755 | } | |
1756 | ||
1757 | return tdep->i386_sse_type; | |
1758 | } | |
1759 | ||
d7a0d72c MK |
1760 | /* Return the GDB type object for the "standard" data type of data in |
1761 | register REGNUM. Perhaps %esi and %edi should go here, but | |
1762 | potentially they could be used for things other than address. */ | |
1763 | ||
3a1e71e3 | 1764 | static struct type * |
4e259f09 | 1765 | i386_register_type (struct gdbarch *gdbarch, int regnum) |
d7a0d72c | 1766 | { |
ab533587 MK |
1767 | if (regnum == I386_EIP_REGNUM) |
1768 | return builtin_type_void_func_ptr; | |
1769 | ||
5ae96ec1 MK |
1770 | if (regnum == I386_EFLAGS_REGNUM) |
1771 | return i386_eflags_type; | |
1772 | ||
ab533587 MK |
1773 | if (regnum == I386_EBP_REGNUM || regnum == I386_ESP_REGNUM) |
1774 | return builtin_type_void_data_ptr; | |
d7a0d72c | 1775 | |
20a6ec49 | 1776 | if (i386_fp_regnum_p (gdbarch, regnum)) |
c6ba6f0d | 1777 | return builtin_type_i387_ext; |
d7a0d72c | 1778 | |
878d9193 | 1779 | if (i386_mmx_regnum_p (gdbarch, regnum)) |
794ac428 | 1780 | return i386_mmx_type (gdbarch); |
878d9193 | 1781 | |
5716833c | 1782 | if (i386_sse_regnum_p (gdbarch, regnum)) |
794ac428 | 1783 | return i386_sse_type (gdbarch); |
d7a0d72c | 1784 | |
20a6ec49 | 1785 | if (regnum == I387_MXCSR_REGNUM (gdbarch_tdep (gdbarch))) |
878d9193 MK |
1786 | return i386_mxcsr_type; |
1787 | ||
d7a0d72c MK |
1788 | return builtin_type_int; |
1789 | } | |
1790 | ||
28fc6740 | 1791 | /* Map a cooked register onto a raw register or memory. For the i386, |
acd5c798 | 1792 | the MMX registers need to be mapped onto floating point registers. */ |
28fc6740 AC |
1793 | |
1794 | static int | |
c86c27af | 1795 | i386_mmx_regnum_to_fp_regnum (struct regcache *regcache, int regnum) |
28fc6740 | 1796 | { |
5716833c MK |
1797 | struct gdbarch_tdep *tdep = gdbarch_tdep (get_regcache_arch (regcache)); |
1798 | int mmxreg, fpreg; | |
28fc6740 AC |
1799 | ULONGEST fstat; |
1800 | int tos; | |
c86c27af | 1801 | |
5716833c | 1802 | mmxreg = regnum - tdep->mm0_regnum; |
20a6ec49 | 1803 | regcache_raw_read_unsigned (regcache, I387_FSTAT_REGNUM (tdep), &fstat); |
28fc6740 | 1804 | tos = (fstat >> 11) & 0x7; |
5716833c MK |
1805 | fpreg = (mmxreg + tos) % 8; |
1806 | ||
20a6ec49 | 1807 | return (I387_ST0_REGNUM (tdep) + fpreg); |
28fc6740 AC |
1808 | } |
1809 | ||
1810 | static void | |
1811 | i386_pseudo_register_read (struct gdbarch *gdbarch, struct regcache *regcache, | |
42835c2b | 1812 | int regnum, gdb_byte *buf) |
28fc6740 | 1813 | { |
5716833c | 1814 | if (i386_mmx_regnum_p (gdbarch, regnum)) |
28fc6740 | 1815 | { |
63c0089f | 1816 | gdb_byte mmx_buf[MAX_REGISTER_SIZE]; |
c86c27af MK |
1817 | int fpnum = i386_mmx_regnum_to_fp_regnum (regcache, regnum); |
1818 | ||
28fc6740 | 1819 | /* Extract (always little endian). */ |
c86c27af | 1820 | regcache_raw_read (regcache, fpnum, mmx_buf); |
f837910f | 1821 | memcpy (buf, mmx_buf, register_size (gdbarch, regnum)); |
28fc6740 AC |
1822 | } |
1823 | else | |
1824 | regcache_raw_read (regcache, regnum, buf); | |
1825 | } | |
1826 | ||
1827 | static void | |
1828 | i386_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache, | |
42835c2b | 1829 | int regnum, const gdb_byte *buf) |
28fc6740 | 1830 | { |
5716833c | 1831 | if (i386_mmx_regnum_p (gdbarch, regnum)) |
28fc6740 | 1832 | { |
63c0089f | 1833 | gdb_byte mmx_buf[MAX_REGISTER_SIZE]; |
c86c27af MK |
1834 | int fpnum = i386_mmx_regnum_to_fp_regnum (regcache, regnum); |
1835 | ||
28fc6740 AC |
1836 | /* Read ... */ |
1837 | regcache_raw_read (regcache, fpnum, mmx_buf); | |
1838 | /* ... Modify ... (always little endian). */ | |
f837910f | 1839 | memcpy (mmx_buf, buf, register_size (gdbarch, regnum)); |
28fc6740 AC |
1840 | /* ... Write. */ |
1841 | regcache_raw_write (regcache, fpnum, mmx_buf); | |
1842 | } | |
1843 | else | |
1844 | regcache_raw_write (regcache, regnum, buf); | |
1845 | } | |
ff2e87ac AC |
1846 | \f |
1847 | ||
ff2e87ac AC |
1848 | /* Return the register number of the register allocated by GCC after |
1849 | REGNUM, or -1 if there is no such register. */ | |
1850 | ||
1851 | static int | |
1852 | i386_next_regnum (int regnum) | |
1853 | { | |
1854 | /* GCC allocates the registers in the order: | |
1855 | ||
1856 | %eax, %edx, %ecx, %ebx, %esi, %edi, %ebp, %esp, ... | |
1857 | ||
1858 | Since storing a variable in %esp doesn't make any sense we return | |
1859 | -1 for %ebp and for %esp itself. */ | |
1860 | static int next_regnum[] = | |
1861 | { | |
1862 | I386_EDX_REGNUM, /* Slot for %eax. */ | |
1863 | I386_EBX_REGNUM, /* Slot for %ecx. */ | |
1864 | I386_ECX_REGNUM, /* Slot for %edx. */ | |
1865 | I386_ESI_REGNUM, /* Slot for %ebx. */ | |
1866 | -1, -1, /* Slots for %esp and %ebp. */ | |
1867 | I386_EDI_REGNUM, /* Slot for %esi. */ | |
1868 | I386_EBP_REGNUM /* Slot for %edi. */ | |
1869 | }; | |
1870 | ||
de5b9bb9 | 1871 | if (regnum >= 0 && regnum < sizeof (next_regnum) / sizeof (next_regnum[0])) |
ff2e87ac | 1872 | return next_regnum[regnum]; |
28fc6740 | 1873 | |
ff2e87ac AC |
1874 | return -1; |
1875 | } | |
1876 | ||
1877 | /* Return nonzero if a value of type TYPE stored in register REGNUM | |
1878 | needs any special handling. */ | |
d7a0d72c | 1879 | |
3a1e71e3 | 1880 | static int |
0abe36f5 | 1881 | i386_convert_register_p (struct gdbarch *gdbarch, int regnum, struct type *type) |
d7a0d72c | 1882 | { |
de5b9bb9 MK |
1883 | int len = TYPE_LENGTH (type); |
1884 | ||
ff2e87ac AC |
1885 | /* Values may be spread across multiple registers. Most debugging |
1886 | formats aren't expressive enough to specify the locations, so | |
1887 | some heuristics is involved. Right now we only handle types that | |
de5b9bb9 MK |
1888 | have a length that is a multiple of the word size, since GCC |
1889 | doesn't seem to put any other types into registers. */ | |
1890 | if (len > 4 && len % 4 == 0) | |
1891 | { | |
1892 | int last_regnum = regnum; | |
1893 | ||
1894 | while (len > 4) | |
1895 | { | |
1896 | last_regnum = i386_next_regnum (last_regnum); | |
1897 | len -= 4; | |
1898 | } | |
1899 | ||
1900 | if (last_regnum != -1) | |
1901 | return 1; | |
1902 | } | |
ff2e87ac | 1903 | |
0abe36f5 | 1904 | return i387_convert_register_p (gdbarch, regnum, type); |
d7a0d72c MK |
1905 | } |
1906 | ||
ff2e87ac AC |
1907 | /* Read a value of type TYPE from register REGNUM in frame FRAME, and |
1908 | return its contents in TO. */ | |
ac27f131 | 1909 | |
3a1e71e3 | 1910 | static void |
ff2e87ac | 1911 | i386_register_to_value (struct frame_info *frame, int regnum, |
42835c2b | 1912 | struct type *type, gdb_byte *to) |
ac27f131 | 1913 | { |
20a6ec49 | 1914 | struct gdbarch *gdbarch = get_frame_arch (frame); |
de5b9bb9 | 1915 | int len = TYPE_LENGTH (type); |
de5b9bb9 | 1916 | |
ff2e87ac AC |
1917 | /* FIXME: kettenis/20030609: What should we do if REGNUM isn't |
1918 | available in FRAME (i.e. if it wasn't saved)? */ | |
3d261580 | 1919 | |
20a6ec49 | 1920 | if (i386_fp_regnum_p (gdbarch, regnum)) |
8d7f6b4a | 1921 | { |
d532c08f MK |
1922 | i387_register_to_value (frame, regnum, type, to); |
1923 | return; | |
8d7f6b4a | 1924 | } |
ff2e87ac | 1925 | |
fd35795f | 1926 | /* Read a value spread across multiple registers. */ |
de5b9bb9 MK |
1927 | |
1928 | gdb_assert (len > 4 && len % 4 == 0); | |
3d261580 | 1929 | |
de5b9bb9 MK |
1930 | while (len > 0) |
1931 | { | |
1932 | gdb_assert (regnum != -1); | |
20a6ec49 | 1933 | gdb_assert (register_size (gdbarch, regnum) == 4); |
d532c08f | 1934 | |
42835c2b | 1935 | get_frame_register (frame, regnum, to); |
de5b9bb9 MK |
1936 | regnum = i386_next_regnum (regnum); |
1937 | len -= 4; | |
42835c2b | 1938 | to += 4; |
de5b9bb9 | 1939 | } |
ac27f131 MK |
1940 | } |
1941 | ||
ff2e87ac AC |
1942 | /* Write the contents FROM of a value of type TYPE into register |
1943 | REGNUM in frame FRAME. */ | |
ac27f131 | 1944 | |
3a1e71e3 | 1945 | static void |
ff2e87ac | 1946 | i386_value_to_register (struct frame_info *frame, int regnum, |
42835c2b | 1947 | struct type *type, const gdb_byte *from) |
ac27f131 | 1948 | { |
de5b9bb9 | 1949 | int len = TYPE_LENGTH (type); |
de5b9bb9 | 1950 | |
20a6ec49 | 1951 | if (i386_fp_regnum_p (get_frame_arch (frame), regnum)) |
c6ba6f0d | 1952 | { |
d532c08f MK |
1953 | i387_value_to_register (frame, regnum, type, from); |
1954 | return; | |
1955 | } | |
3d261580 | 1956 | |
fd35795f | 1957 | /* Write a value spread across multiple registers. */ |
de5b9bb9 MK |
1958 | |
1959 | gdb_assert (len > 4 && len % 4 == 0); | |
ff2e87ac | 1960 | |
de5b9bb9 MK |
1961 | while (len > 0) |
1962 | { | |
1963 | gdb_assert (regnum != -1); | |
875f8d0e | 1964 | gdb_assert (register_size (get_frame_arch (frame), regnum) == 4); |
d532c08f | 1965 | |
42835c2b | 1966 | put_frame_register (frame, regnum, from); |
de5b9bb9 MK |
1967 | regnum = i386_next_regnum (regnum); |
1968 | len -= 4; | |
42835c2b | 1969 | from += 4; |
de5b9bb9 | 1970 | } |
ac27f131 | 1971 | } |
ff2e87ac | 1972 | \f |
7fdafb5a MK |
1973 | /* Supply register REGNUM from the buffer specified by GREGS and LEN |
1974 | in the general-purpose register set REGSET to register cache | |
1975 | REGCACHE. If REGNUM is -1, do this for all registers in REGSET. */ | |
ff2e87ac | 1976 | |
20187ed5 | 1977 | void |
473f17b0 MK |
1978 | i386_supply_gregset (const struct regset *regset, struct regcache *regcache, |
1979 | int regnum, const void *gregs, size_t len) | |
1980 | { | |
9ea75c57 | 1981 | const struct gdbarch_tdep *tdep = gdbarch_tdep (regset->arch); |
156cdbee | 1982 | const gdb_byte *regs = gregs; |
473f17b0 MK |
1983 | int i; |
1984 | ||
1985 | gdb_assert (len == tdep->sizeof_gregset); | |
1986 | ||
1987 | for (i = 0; i < tdep->gregset_num_regs; i++) | |
1988 | { | |
1989 | if ((regnum == i || regnum == -1) | |
1990 | && tdep->gregset_reg_offset[i] != -1) | |
1991 | regcache_raw_supply (regcache, i, regs + tdep->gregset_reg_offset[i]); | |
1992 | } | |
1993 | } | |
1994 | ||
7fdafb5a MK |
1995 | /* Collect register REGNUM from the register cache REGCACHE and store |
1996 | it in the buffer specified by GREGS and LEN as described by the | |
1997 | general-purpose register set REGSET. If REGNUM is -1, do this for | |
1998 | all registers in REGSET. */ | |
1999 | ||
2000 | void | |
2001 | i386_collect_gregset (const struct regset *regset, | |
2002 | const struct regcache *regcache, | |
2003 | int regnum, void *gregs, size_t len) | |
2004 | { | |
2005 | const struct gdbarch_tdep *tdep = gdbarch_tdep (regset->arch); | |
156cdbee | 2006 | gdb_byte *regs = gregs; |
7fdafb5a MK |
2007 | int i; |
2008 | ||
2009 | gdb_assert (len == tdep->sizeof_gregset); | |
2010 | ||
2011 | for (i = 0; i < tdep->gregset_num_regs; i++) | |
2012 | { | |
2013 | if ((regnum == i || regnum == -1) | |
2014 | && tdep->gregset_reg_offset[i] != -1) | |
2015 | regcache_raw_collect (regcache, i, regs + tdep->gregset_reg_offset[i]); | |
2016 | } | |
2017 | } | |
2018 | ||
2019 | /* Supply register REGNUM from the buffer specified by FPREGS and LEN | |
2020 | in the floating-point register set REGSET to register cache | |
2021 | REGCACHE. If REGNUM is -1, do this for all registers in REGSET. */ | |
473f17b0 MK |
2022 | |
2023 | static void | |
2024 | i386_supply_fpregset (const struct regset *regset, struct regcache *regcache, | |
2025 | int regnum, const void *fpregs, size_t len) | |
2026 | { | |
9ea75c57 | 2027 | const struct gdbarch_tdep *tdep = gdbarch_tdep (regset->arch); |
473f17b0 | 2028 | |
66a72d25 MK |
2029 | if (len == I387_SIZEOF_FXSAVE) |
2030 | { | |
2031 | i387_supply_fxsave (regcache, regnum, fpregs); | |
2032 | return; | |
2033 | } | |
2034 | ||
473f17b0 MK |
2035 | gdb_assert (len == tdep->sizeof_fpregset); |
2036 | i387_supply_fsave (regcache, regnum, fpregs); | |
2037 | } | |
8446b36a | 2038 | |
2f305df1 MK |
2039 | /* Collect register REGNUM from the register cache REGCACHE and store |
2040 | it in the buffer specified by FPREGS and LEN as described by the | |
2041 | floating-point register set REGSET. If REGNUM is -1, do this for | |
2042 | all registers in REGSET. */ | |
7fdafb5a MK |
2043 | |
2044 | static void | |
2045 | i386_collect_fpregset (const struct regset *regset, | |
2046 | const struct regcache *regcache, | |
2047 | int regnum, void *fpregs, size_t len) | |
2048 | { | |
2049 | const struct gdbarch_tdep *tdep = gdbarch_tdep (regset->arch); | |
2050 | ||
2051 | if (len == I387_SIZEOF_FXSAVE) | |
2052 | { | |
2053 | i387_collect_fxsave (regcache, regnum, fpregs); | |
2054 | return; | |
2055 | } | |
2056 | ||
2057 | gdb_assert (len == tdep->sizeof_fpregset); | |
2058 | i387_collect_fsave (regcache, regnum, fpregs); | |
2059 | } | |
2060 | ||
8446b36a MK |
2061 | /* Return the appropriate register set for the core section identified |
2062 | by SECT_NAME and SECT_SIZE. */ | |
2063 | ||
2064 | const struct regset * | |
2065 | i386_regset_from_core_section (struct gdbarch *gdbarch, | |
2066 | const char *sect_name, size_t sect_size) | |
2067 | { | |
2068 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
2069 | ||
2070 | if (strcmp (sect_name, ".reg") == 0 && sect_size == tdep->sizeof_gregset) | |
2071 | { | |
2072 | if (tdep->gregset == NULL) | |
7fdafb5a MK |
2073 | tdep->gregset = regset_alloc (gdbarch, i386_supply_gregset, |
2074 | i386_collect_gregset); | |
8446b36a MK |
2075 | return tdep->gregset; |
2076 | } | |
2077 | ||
66a72d25 MK |
2078 | if ((strcmp (sect_name, ".reg2") == 0 && sect_size == tdep->sizeof_fpregset) |
2079 | || (strcmp (sect_name, ".reg-xfp") == 0 | |
2080 | && sect_size == I387_SIZEOF_FXSAVE)) | |
8446b36a MK |
2081 | { |
2082 | if (tdep->fpregset == NULL) | |
7fdafb5a MK |
2083 | tdep->fpregset = regset_alloc (gdbarch, i386_supply_fpregset, |
2084 | i386_collect_fpregset); | |
8446b36a MK |
2085 | return tdep->fpregset; |
2086 | } | |
2087 | ||
2088 | return NULL; | |
2089 | } | |
473f17b0 | 2090 | \f |
fc338970 | 2091 | |
fc338970 | 2092 | /* Stuff for WIN32 PE style DLL's but is pretty generic really. */ |
c906108c SS |
2093 | |
2094 | CORE_ADDR | |
1cce71eb | 2095 | i386_pe_skip_trampoline_code (CORE_ADDR pc, char *name) |
c906108c | 2096 | { |
fc338970 | 2097 | if (pc && read_memory_unsigned_integer (pc, 2) == 0x25ff) /* jmp *(dest) */ |
c906108c | 2098 | { |
c5aa993b | 2099 | unsigned long indirect = read_memory_unsigned_integer (pc + 2, 4); |
c906108c | 2100 | struct minimal_symbol *indsym = |
fc338970 | 2101 | indirect ? lookup_minimal_symbol_by_pc (indirect) : 0; |
645dd519 | 2102 | char *symname = indsym ? SYMBOL_LINKAGE_NAME (indsym) : 0; |
c906108c | 2103 | |
c5aa993b | 2104 | if (symname) |
c906108c | 2105 | { |
c5aa993b JM |
2106 | if (strncmp (symname, "__imp_", 6) == 0 |
2107 | || strncmp (symname, "_imp_", 5) == 0) | |
c906108c SS |
2108 | return name ? 1 : read_memory_unsigned_integer (indirect, 4); |
2109 | } | |
2110 | } | |
fc338970 | 2111 | return 0; /* Not a trampoline. */ |
c906108c | 2112 | } |
fc338970 MK |
2113 | \f |
2114 | ||
377d9ebd | 2115 | /* Return whether the frame preceding NEXT_FRAME corresponds to a |
911bc6ee | 2116 | sigtramp routine. */ |
8201327c MK |
2117 | |
2118 | static int | |
911bc6ee | 2119 | i386_sigtramp_p (struct frame_info *next_frame) |
8201327c | 2120 | { |
911bc6ee MK |
2121 | CORE_ADDR pc = frame_pc_unwind (next_frame); |
2122 | char *name; | |
2123 | ||
2124 | find_pc_partial_function (pc, &name, NULL, NULL); | |
8201327c MK |
2125 | return (name && strcmp ("_sigtramp", name) == 0); |
2126 | } | |
2127 | \f | |
2128 | ||
fc338970 MK |
2129 | /* We have two flavours of disassembly. The machinery on this page |
2130 | deals with switching between those. */ | |
c906108c SS |
2131 | |
2132 | static int | |
a89aa300 | 2133 | i386_print_insn (bfd_vma pc, struct disassemble_info *info) |
c906108c | 2134 | { |
5e3397bb MK |
2135 | gdb_assert (disassembly_flavor == att_flavor |
2136 | || disassembly_flavor == intel_flavor); | |
2137 | ||
2138 | /* FIXME: kettenis/20020915: Until disassembler_options is properly | |
2139 | constified, cast to prevent a compiler warning. */ | |
2140 | info->disassembler_options = (char *) disassembly_flavor; | |
2141 | info->mach = gdbarch_bfd_arch_info (current_gdbarch)->mach; | |
2142 | ||
2143 | return print_insn_i386 (pc, info); | |
7a292a7a | 2144 | } |
fc338970 | 2145 | \f |
3ce1502b | 2146 | |
8201327c MK |
2147 | /* There are a few i386 architecture variants that differ only |
2148 | slightly from the generic i386 target. For now, we don't give them | |
2149 | their own source file, but include them here. As a consequence, | |
2150 | they'll always be included. */ | |
3ce1502b | 2151 | |
8201327c | 2152 | /* System V Release 4 (SVR4). */ |
3ce1502b | 2153 | |
377d9ebd | 2154 | /* Return whether the frame preceding NEXT_FRAME corresponds to a SVR4 |
911bc6ee MK |
2155 | sigtramp routine. */ |
2156 | ||
8201327c | 2157 | static int |
911bc6ee | 2158 | i386_svr4_sigtramp_p (struct frame_info *next_frame) |
d2a7c97a | 2159 | { |
911bc6ee MK |
2160 | CORE_ADDR pc = frame_pc_unwind (next_frame); |
2161 | char *name; | |
2162 | ||
acd5c798 MK |
2163 | /* UnixWare uses _sigacthandler. The origin of the other symbols is |
2164 | currently unknown. */ | |
911bc6ee | 2165 | find_pc_partial_function (pc, &name, NULL, NULL); |
8201327c MK |
2166 | return (name && (strcmp ("_sigreturn", name) == 0 |
2167 | || strcmp ("_sigacthandler", name) == 0 | |
2168 | || strcmp ("sigvechandler", name) == 0)); | |
2169 | } | |
d2a7c97a | 2170 | |
acd5c798 MK |
2171 | /* Assuming NEXT_FRAME is for a frame following a SVR4 sigtramp |
2172 | routine, return the address of the associated sigcontext (ucontext) | |
2173 | structure. */ | |
3ce1502b | 2174 | |
3a1e71e3 | 2175 | static CORE_ADDR |
acd5c798 | 2176 | i386_svr4_sigcontext_addr (struct frame_info *next_frame) |
8201327c | 2177 | { |
63c0089f | 2178 | gdb_byte buf[4]; |
acd5c798 | 2179 | CORE_ADDR sp; |
3ce1502b | 2180 | |
acd5c798 MK |
2181 | frame_unwind_register (next_frame, I386_ESP_REGNUM, buf); |
2182 | sp = extract_unsigned_integer (buf, 4); | |
21d0e8a4 | 2183 | |
acd5c798 | 2184 | return read_memory_unsigned_integer (sp + 8, 4); |
8201327c MK |
2185 | } |
2186 | \f | |
3ce1502b | 2187 | |
8201327c | 2188 | /* Generic ELF. */ |
d2a7c97a | 2189 | |
8201327c MK |
2190 | void |
2191 | i386_elf_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch) | |
2192 | { | |
c4fc7f1b MK |
2193 | /* We typically use stabs-in-ELF with the SVR4 register numbering. */ |
2194 | set_gdbarch_stab_reg_to_regnum (gdbarch, i386_svr4_reg_to_regnum); | |
8201327c | 2195 | } |
3ce1502b | 2196 | |
8201327c | 2197 | /* System V Release 4 (SVR4). */ |
3ce1502b | 2198 | |
8201327c MK |
2199 | void |
2200 | i386_svr4_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch) | |
2201 | { | |
2202 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
3ce1502b | 2203 | |
8201327c MK |
2204 | /* System V Release 4 uses ELF. */ |
2205 | i386_elf_init_abi (info, gdbarch); | |
3ce1502b | 2206 | |
dfe01d39 | 2207 | /* System V Release 4 has shared libraries. */ |
dfe01d39 MK |
2208 | set_gdbarch_skip_trampoline_code (gdbarch, find_solib_trampoline_target); |
2209 | ||
911bc6ee | 2210 | tdep->sigtramp_p = i386_svr4_sigtramp_p; |
21d0e8a4 | 2211 | tdep->sigcontext_addr = i386_svr4_sigcontext_addr; |
acd5c798 MK |
2212 | tdep->sc_pc_offset = 36 + 14 * 4; |
2213 | tdep->sc_sp_offset = 36 + 17 * 4; | |
3ce1502b | 2214 | |
8201327c | 2215 | tdep->jb_pc_offset = 20; |
3ce1502b MK |
2216 | } |
2217 | ||
8201327c | 2218 | /* DJGPP. */ |
3ce1502b | 2219 | |
3a1e71e3 | 2220 | static void |
8201327c | 2221 | i386_go32_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch) |
3ce1502b | 2222 | { |
8201327c | 2223 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
3ce1502b | 2224 | |
911bc6ee MK |
2225 | /* DJGPP doesn't have any special frames for signal handlers. */ |
2226 | tdep->sigtramp_p = NULL; | |
3ce1502b | 2227 | |
8201327c | 2228 | tdep->jb_pc_offset = 36; |
3ce1502b | 2229 | } |
8201327c | 2230 | \f |
2acceee2 | 2231 | |
38c968cf AC |
2232 | /* i386 register groups. In addition to the normal groups, add "mmx" |
2233 | and "sse". */ | |
2234 | ||
2235 | static struct reggroup *i386_sse_reggroup; | |
2236 | static struct reggroup *i386_mmx_reggroup; | |
2237 | ||
2238 | static void | |
2239 | i386_init_reggroups (void) | |
2240 | { | |
2241 | i386_sse_reggroup = reggroup_new ("sse", USER_REGGROUP); | |
2242 | i386_mmx_reggroup = reggroup_new ("mmx", USER_REGGROUP); | |
2243 | } | |
2244 | ||
2245 | static void | |
2246 | i386_add_reggroups (struct gdbarch *gdbarch) | |
2247 | { | |
2248 | reggroup_add (gdbarch, i386_sse_reggroup); | |
2249 | reggroup_add (gdbarch, i386_mmx_reggroup); | |
2250 | reggroup_add (gdbarch, general_reggroup); | |
2251 | reggroup_add (gdbarch, float_reggroup); | |
2252 | reggroup_add (gdbarch, all_reggroup); | |
2253 | reggroup_add (gdbarch, save_reggroup); | |
2254 | reggroup_add (gdbarch, restore_reggroup); | |
2255 | reggroup_add (gdbarch, vector_reggroup); | |
2256 | reggroup_add (gdbarch, system_reggroup); | |
2257 | } | |
2258 | ||
2259 | int | |
2260 | i386_register_reggroup_p (struct gdbarch *gdbarch, int regnum, | |
2261 | struct reggroup *group) | |
2262 | { | |
5716833c MK |
2263 | int sse_regnum_p = (i386_sse_regnum_p (gdbarch, regnum) |
2264 | || i386_mxcsr_regnum_p (gdbarch, regnum)); | |
20a6ec49 MD |
2265 | int fp_regnum_p = (i386_fp_regnum_p (gdbarch, regnum) |
2266 | || i386_fpc_regnum_p (gdbarch, regnum)); | |
5716833c | 2267 | int mmx_regnum_p = (i386_mmx_regnum_p (gdbarch, regnum)); |
acd5c798 | 2268 | |
38c968cf AC |
2269 | if (group == i386_mmx_reggroup) |
2270 | return mmx_regnum_p; | |
2271 | if (group == i386_sse_reggroup) | |
2272 | return sse_regnum_p; | |
2273 | if (group == vector_reggroup) | |
2274 | return (mmx_regnum_p || sse_regnum_p); | |
2275 | if (group == float_reggroup) | |
2276 | return fp_regnum_p; | |
2277 | if (group == general_reggroup) | |
2278 | return (!fp_regnum_p && !mmx_regnum_p && !sse_regnum_p); | |
acd5c798 | 2279 | |
38c968cf AC |
2280 | return default_register_reggroup_p (gdbarch, regnum, group); |
2281 | } | |
38c968cf | 2282 | \f |
acd5c798 | 2283 | |
f837910f MK |
2284 | /* Get the ARGIth function argument for the current function. */ |
2285 | ||
42c466d7 | 2286 | static CORE_ADDR |
143985b7 AF |
2287 | i386_fetch_pointer_argument (struct frame_info *frame, int argi, |
2288 | struct type *type) | |
2289 | { | |
f837910f MK |
2290 | CORE_ADDR sp = get_frame_register_unsigned (frame, I386_ESP_REGNUM); |
2291 | return read_memory_unsigned_integer (sp + (4 * (argi + 1)), 4); | |
143985b7 AF |
2292 | } |
2293 | ||
2294 | \f | |
3a1e71e3 | 2295 | static struct gdbarch * |
a62cc96e AC |
2296 | i386_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches) |
2297 | { | |
cd3c07fc | 2298 | struct gdbarch_tdep *tdep; |
a62cc96e AC |
2299 | struct gdbarch *gdbarch; |
2300 | ||
4be87837 DJ |
2301 | /* If there is already a candidate, use it. */ |
2302 | arches = gdbarch_list_lookup_by_info (arches, &info); | |
2303 | if (arches != NULL) | |
2304 | return arches->gdbarch; | |
a62cc96e AC |
2305 | |
2306 | /* Allocate space for the new architecture. */ | |
794ac428 | 2307 | tdep = XCALLOC (1, struct gdbarch_tdep); |
a62cc96e AC |
2308 | gdbarch = gdbarch_alloc (&info, tdep); |
2309 | ||
473f17b0 MK |
2310 | /* General-purpose registers. */ |
2311 | tdep->gregset = NULL; | |
2312 | tdep->gregset_reg_offset = NULL; | |
2313 | tdep->gregset_num_regs = I386_NUM_GREGS; | |
2314 | tdep->sizeof_gregset = 0; | |
2315 | ||
2316 | /* Floating-point registers. */ | |
2317 | tdep->fpregset = NULL; | |
2318 | tdep->sizeof_fpregset = I387_SIZEOF_FSAVE; | |
2319 | ||
5716833c | 2320 | /* The default settings include the FPU registers, the MMX registers |
fd35795f | 2321 | and the SSE registers. This can be overridden for a specific ABI |
5716833c MK |
2322 | by adjusting the members `st0_regnum', `mm0_regnum' and |
2323 | `num_xmm_regs' of `struct gdbarch_tdep', otherwise the registers | |
2324 | will show up in the output of "info all-registers". Ideally we | |
2325 | should try to autodetect whether they are available, such that we | |
2326 | can prevent "info all-registers" from displaying registers that | |
2327 | aren't available. | |
2328 | ||
2329 | NOTE: kevinb/2003-07-13: ... if it's a choice between printing | |
2330 | [the SSE registers] always (even when they don't exist) or never | |
2331 | showing them to the user (even when they do exist), I prefer the | |
2332 | former over the latter. */ | |
2333 | ||
2334 | tdep->st0_regnum = I386_ST0_REGNUM; | |
2335 | ||
2336 | /* The MMX registers are implemented as pseudo-registers. Put off | |
fd35795f | 2337 | calculating the register number for %mm0 until we know the number |
5716833c MK |
2338 | of raw registers. */ |
2339 | tdep->mm0_regnum = 0; | |
2340 | ||
2341 | /* I386_NUM_XREGS includes %mxcsr, so substract one. */ | |
49ed40de | 2342 | tdep->num_xmm_regs = I386_NUM_XREGS - 1; |
d2a7c97a | 2343 | |
8201327c MK |
2344 | tdep->jb_pc_offset = -1; |
2345 | tdep->struct_return = pcc_struct_return; | |
8201327c MK |
2346 | tdep->sigtramp_start = 0; |
2347 | tdep->sigtramp_end = 0; | |
911bc6ee | 2348 | tdep->sigtramp_p = i386_sigtramp_p; |
21d0e8a4 | 2349 | tdep->sigcontext_addr = NULL; |
a3386186 | 2350 | tdep->sc_reg_offset = NULL; |
8201327c | 2351 | tdep->sc_pc_offset = -1; |
21d0e8a4 | 2352 | tdep->sc_sp_offset = -1; |
8201327c | 2353 | |
896fb97d MK |
2354 | /* The format used for `long double' on almost all i386 targets is |
2355 | the i387 extended floating-point format. In fact, of all targets | |
2356 | in the GCC 2.95 tree, only OSF/1 does it different, and insists | |
2357 | on having a `long double' that's not `long' at all. */ | |
8da61cc4 | 2358 | set_gdbarch_long_double_format (gdbarch, floatformats_i387_ext); |
21d0e8a4 | 2359 | |
66da5fd8 | 2360 | /* Although the i387 extended floating-point has only 80 significant |
896fb97d MK |
2361 | bits, a `long double' actually takes up 96, probably to enforce |
2362 | alignment. */ | |
2363 | set_gdbarch_long_double_bit (gdbarch, 96); | |
2364 | ||
49ed40de KB |
2365 | /* The default ABI includes general-purpose registers, |
2366 | floating-point registers, and the SSE registers. */ | |
2367 | set_gdbarch_num_regs (gdbarch, I386_SSE_NUM_REGS); | |
acd5c798 MK |
2368 | set_gdbarch_register_name (gdbarch, i386_register_name); |
2369 | set_gdbarch_register_type (gdbarch, i386_register_type); | |
21d0e8a4 | 2370 | |
acd5c798 MK |
2371 | /* Register numbers of various important registers. */ |
2372 | set_gdbarch_sp_regnum (gdbarch, I386_ESP_REGNUM); /* %esp */ | |
2373 | set_gdbarch_pc_regnum (gdbarch, I386_EIP_REGNUM); /* %eip */ | |
2374 | set_gdbarch_ps_regnum (gdbarch, I386_EFLAGS_REGNUM); /* %eflags */ | |
2375 | set_gdbarch_fp0_regnum (gdbarch, I386_ST0_REGNUM); /* %st(0) */ | |
356a6b3e | 2376 | |
c4fc7f1b MK |
2377 | /* NOTE: kettenis/20040418: GCC does have two possible register |
2378 | numbering schemes on the i386: dbx and SVR4. These schemes | |
2379 | differ in how they number %ebp, %esp, %eflags, and the | |
fd35795f | 2380 | floating-point registers, and are implemented by the arrays |
c4fc7f1b MK |
2381 | dbx_register_map[] and svr4_dbx_register_map in |
2382 | gcc/config/i386.c. GCC also defines a third numbering scheme in | |
2383 | gcc/config/i386.c, which it designates as the "default" register | |
2384 | map used in 64bit mode. This last register numbering scheme is | |
d4dc1a91 | 2385 | implemented in dbx64_register_map, and is used for AMD64; see |
c4fc7f1b MK |
2386 | amd64-tdep.c. |
2387 | ||
2388 | Currently, each GCC i386 target always uses the same register | |
2389 | numbering scheme across all its supported debugging formats | |
2390 | i.e. SDB (COFF), stabs and DWARF 2. This is because | |
2391 | gcc/sdbout.c, gcc/dbxout.c and gcc/dwarf2out.c all use the | |
2392 | DBX_REGISTER_NUMBER macro which is defined by each target's | |
2393 | respective config header in a manner independent of the requested | |
2394 | output debugging format. | |
2395 | ||
2396 | This does not match the arrangement below, which presumes that | |
2397 | the SDB and stabs numbering schemes differ from the DWARF and | |
2398 | DWARF 2 ones. The reason for this arrangement is that it is | |
2399 | likely to get the numbering scheme for the target's | |
2400 | default/native debug format right. For targets where GCC is the | |
2401 | native compiler (FreeBSD, NetBSD, OpenBSD, GNU/Linux) or for | |
2402 | targets where the native toolchain uses a different numbering | |
2403 | scheme for a particular debug format (stabs-in-ELF on Solaris) | |
d4dc1a91 BF |
2404 | the defaults below will have to be overridden, like |
2405 | i386_elf_init_abi() does. */ | |
c4fc7f1b MK |
2406 | |
2407 | /* Use the dbx register numbering scheme for stabs and COFF. */ | |
2408 | set_gdbarch_stab_reg_to_regnum (gdbarch, i386_dbx_reg_to_regnum); | |
2409 | set_gdbarch_sdb_reg_to_regnum (gdbarch, i386_dbx_reg_to_regnum); | |
2410 | ||
2411 | /* Use the SVR4 register numbering scheme for DWARF and DWARF 2. */ | |
2412 | set_gdbarch_dwarf_reg_to_regnum (gdbarch, i386_svr4_reg_to_regnum); | |
2413 | set_gdbarch_dwarf2_reg_to_regnum (gdbarch, i386_svr4_reg_to_regnum); | |
356a6b3e | 2414 | |
055d23b8 | 2415 | /* We don't set gdbarch_stab_reg_to_regnum, since ECOFF doesn't seem to |
356a6b3e MK |
2416 | be in use on any of the supported i386 targets. */ |
2417 | ||
61113f8b MK |
2418 | set_gdbarch_print_float_info (gdbarch, i387_print_float_info); |
2419 | ||
8201327c | 2420 | set_gdbarch_get_longjmp_target (gdbarch, i386_get_longjmp_target); |
96297dab | 2421 | |
a62cc96e | 2422 | /* Call dummy code. */ |
acd5c798 | 2423 | set_gdbarch_push_dummy_call (gdbarch, i386_push_dummy_call); |
a62cc96e | 2424 | |
ff2e87ac AC |
2425 | set_gdbarch_convert_register_p (gdbarch, i386_convert_register_p); |
2426 | set_gdbarch_register_to_value (gdbarch, i386_register_to_value); | |
2427 | set_gdbarch_value_to_register (gdbarch, i386_value_to_register); | |
b6197528 | 2428 | |
c5e656c1 | 2429 | set_gdbarch_return_value (gdbarch, i386_return_value); |
8201327c | 2430 | |
93924b6b MK |
2431 | set_gdbarch_skip_prologue (gdbarch, i386_skip_prologue); |
2432 | ||
2433 | /* Stack grows downward. */ | |
2434 | set_gdbarch_inner_than (gdbarch, core_addr_lessthan); | |
2435 | ||
2436 | set_gdbarch_breakpoint_from_pc (gdbarch, i386_breakpoint_from_pc); | |
2437 | set_gdbarch_decr_pc_after_break (gdbarch, 1); | |
42fdc8df | 2438 | |
42fdc8df | 2439 | set_gdbarch_frame_args_skip (gdbarch, 8); |
8201327c | 2440 | |
28fc6740 | 2441 | /* Wire in the MMX registers. */ |
0f751ff2 | 2442 | set_gdbarch_num_pseudo_regs (gdbarch, i386_num_mmx_regs); |
28fc6740 AC |
2443 | set_gdbarch_pseudo_register_read (gdbarch, i386_pseudo_register_read); |
2444 | set_gdbarch_pseudo_register_write (gdbarch, i386_pseudo_register_write); | |
2445 | ||
5e3397bb MK |
2446 | set_gdbarch_print_insn (gdbarch, i386_print_insn); |
2447 | ||
acd5c798 | 2448 | set_gdbarch_unwind_dummy_id (gdbarch, i386_unwind_dummy_id); |
acd5c798 MK |
2449 | |
2450 | set_gdbarch_unwind_pc (gdbarch, i386_unwind_pc); | |
2451 | ||
38c968cf AC |
2452 | /* Add the i386 register groups. */ |
2453 | i386_add_reggroups (gdbarch); | |
2454 | set_gdbarch_register_reggroup_p (gdbarch, i386_register_reggroup_p); | |
2455 | ||
143985b7 AF |
2456 | /* Helper for function argument information. */ |
2457 | set_gdbarch_fetch_pointer_argument (gdbarch, i386_fetch_pointer_argument); | |
2458 | ||
6405b0a6 | 2459 | /* Hook in the DWARF CFI frame unwinder. */ |
336d1bba | 2460 | frame_unwind_append_sniffer (gdbarch, dwarf2_frame_sniffer); |
6405b0a6 | 2461 | |
acd5c798 | 2462 | frame_base_set_default (gdbarch, &i386_frame_base); |
6c0e89ed | 2463 | |
3ce1502b | 2464 | /* Hook in ABI-specific overrides, if they have been registered. */ |
4be87837 | 2465 | gdbarch_init_osabi (info, gdbarch); |
3ce1502b | 2466 | |
336d1bba AC |
2467 | frame_unwind_append_sniffer (gdbarch, i386_sigtramp_frame_sniffer); |
2468 | frame_unwind_append_sniffer (gdbarch, i386_frame_sniffer); | |
acd5c798 | 2469 | |
8446b36a MK |
2470 | /* If we have a register mapping, enable the generic core file |
2471 | support, unless it has already been enabled. */ | |
2472 | if (tdep->gregset_reg_offset | |
2473 | && !gdbarch_regset_from_core_section_p (gdbarch)) | |
2474 | set_gdbarch_regset_from_core_section (gdbarch, | |
2475 | i386_regset_from_core_section); | |
2476 | ||
5716833c MK |
2477 | /* Unless support for MMX has been disabled, make %mm0 the first |
2478 | pseudo-register. */ | |
2479 | if (tdep->mm0_regnum == 0) | |
2480 | tdep->mm0_regnum = gdbarch_num_regs (gdbarch); | |
2481 | ||
a62cc96e AC |
2482 | return gdbarch; |
2483 | } | |
2484 | ||
8201327c MK |
2485 | static enum gdb_osabi |
2486 | i386_coff_osabi_sniffer (bfd *abfd) | |
2487 | { | |
762c5349 MK |
2488 | if (strcmp (bfd_get_target (abfd), "coff-go32-exe") == 0 |
2489 | || strcmp (bfd_get_target (abfd), "coff-go32") == 0) | |
8201327c MK |
2490 | return GDB_OSABI_GO32; |
2491 | ||
2492 | return GDB_OSABI_UNKNOWN; | |
2493 | } | |
8201327c MK |
2494 | \f |
2495 | ||
28e9e0f0 MK |
2496 | /* Provide a prototype to silence -Wmissing-prototypes. */ |
2497 | void _initialize_i386_tdep (void); | |
2498 | ||
c906108c | 2499 | void |
fba45db2 | 2500 | _initialize_i386_tdep (void) |
c906108c | 2501 | { |
a62cc96e AC |
2502 | register_gdbarch_init (bfd_arch_i386, i386_gdbarch_init); |
2503 | ||
fc338970 | 2504 | /* Add the variable that controls the disassembly flavor. */ |
7ab04401 AC |
2505 | add_setshow_enum_cmd ("disassembly-flavor", no_class, valid_flavors, |
2506 | &disassembly_flavor, _("\ | |
2507 | Set the disassembly flavor."), _("\ | |
2508 | Show the disassembly flavor."), _("\ | |
2509 | The valid values are \"att\" and \"intel\", and the default value is \"att\"."), | |
2510 | NULL, | |
2511 | NULL, /* FIXME: i18n: */ | |
2512 | &setlist, &showlist); | |
8201327c MK |
2513 | |
2514 | /* Add the variable that controls the convention for returning | |
2515 | structs. */ | |
7ab04401 AC |
2516 | add_setshow_enum_cmd ("struct-convention", no_class, valid_conventions, |
2517 | &struct_convention, _("\ | |
2518 | Set the convention for returning small structs."), _("\ | |
2519 | Show the convention for returning small structs."), _("\ | |
2520 | Valid values are \"default\", \"pcc\" and \"reg\", and the default value\n\ | |
2521 | is \"default\"."), | |
2522 | NULL, | |
2523 | NULL, /* FIXME: i18n: */ | |
2524 | &setlist, &showlist); | |
8201327c MK |
2525 | |
2526 | gdbarch_register_osabi_sniffer (bfd_arch_i386, bfd_target_coff_flavour, | |
2527 | i386_coff_osabi_sniffer); | |
8201327c | 2528 | |
05816f70 | 2529 | gdbarch_register_osabi (bfd_arch_i386, 0, GDB_OSABI_SVR4, |
8201327c | 2530 | i386_svr4_init_abi); |
05816f70 | 2531 | gdbarch_register_osabi (bfd_arch_i386, 0, GDB_OSABI_GO32, |
8201327c | 2532 | i386_go32_init_abi); |
38c968cf | 2533 | |
5ae96ec1 | 2534 | /* Initialize the i386-specific register groups & types. */ |
38c968cf | 2535 | i386_init_reggroups (); |
5ae96ec1 | 2536 | i386_init_types(); |
c906108c | 2537 | } |