Commit | Line | Data |
---|---|---|
75c9abc6 | 1 | /* Native-dependent code for GNU/Linux on MIPS processors. |
a094c6fb | 2 | |
32d0add0 | 3 | Copyright (C) 2001-2015 Free Software Foundation, Inc. |
2aa830e4 DJ |
4 | |
5 | This file is part of GDB. | |
6 | ||
7 | This program is free software; you can redistribute it and/or modify | |
8 | it under the terms of the GNU General Public License as published by | |
a9762ec7 | 9 | the Free Software Foundation; either version 3 of the License, or |
2aa830e4 DJ |
10 | (at your option) any later version. |
11 | ||
12 | This program is distributed in the hope that it will be useful, | |
13 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | GNU General Public License for more details. | |
16 | ||
17 | You should have received a copy of the GNU General Public License | |
a9762ec7 | 18 | along with this program. If not, see <http://www.gnu.org/licenses/>. */ |
2aa830e4 DJ |
19 | |
20 | #include "defs.h" | |
b9412953 DD |
21 | #include "command.h" |
22 | #include "gdbcmd.h" | |
d37eb719 | 23 | #include "inferior.h" |
6b753f60 | 24 | #include "mips-tdep.h" |
10d6c8cd | 25 | #include "target.h" |
28f5035f | 26 | #include "regcache.h" |
10d6c8cd | 27 | #include "linux-nat.h" |
d37eb719 | 28 | #include "mips-linux-tdep.h" |
822b6570 | 29 | #include "target-descriptions.h" |
2aa830e4 | 30 | |
dc60ece8 | 31 | #include "gdb_proc_service.h" |
3e00823e | 32 | #include "gregset.h" |
dc60ece8 | 33 | |
822b6570 | 34 | #include <sgidefs.h> |
5826e159 | 35 | #include "nat/gdb_ptrace.h" |
9be14b81 | 36 | #include <asm/ptrace.h> |
d37eb719 | 37 | |
125f8a3d | 38 | #include "nat/mips-linux-watch.h" |
aaee2056 | 39 | |
81adfced | 40 | #include "features/mips-linux.c" |
1faeff08 | 41 | #include "features/mips-dsp-linux.c" |
81adfced | 42 | #include "features/mips64-linux.c" |
1faeff08 | 43 | #include "features/mips64-dsp-linux.c" |
81adfced | 44 | |
dc60ece8 DJ |
45 | #ifndef PTRACE_GET_THREAD_AREA |
46 | #define PTRACE_GET_THREAD_AREA 25 | |
47 | #endif | |
48 | ||
d37eb719 DJ |
49 | /* Assume that we have PTRACE_GETREGS et al. support. If we do not, |
50 | we'll clear this and use PTRACE_PEEKUSER instead. */ | |
51 | static int have_ptrace_regsets = 1; | |
52 | ||
53 | /* Saved function pointers to fetch and store a single register using | |
54 | PTRACE_PEEKUSER and PTRACE_POKEUSER. */ | |
55 | ||
b9412953 DD |
56 | static void (*super_fetch_registers) (struct target_ops *, |
57 | struct regcache *, int); | |
58 | static void (*super_store_registers) (struct target_ops *, | |
59 | struct regcache *, int); | |
60 | ||
93063aa6 | 61 | static void (*super_close) (struct target_ops *); |
d37eb719 | 62 | |
dda0c97e | 63 | /* Map gdb internal register number to ptrace ``address''. |
7714d83a UW |
64 | These ``addresses'' are normally defined in <asm/ptrace.h>. |
65 | ||
66 | ptrace does not provide a way to read (or set) MIPS_PS_REGNUM, | |
67 | and there's no point in reading or setting MIPS_ZERO_REGNUM. | |
68 | We also can not set BADVADDR, CAUSE, or FCRIR via ptrace(). */ | |
dda0c97e UW |
69 | |
70 | static CORE_ADDR | |
7714d83a | 71 | mips_linux_register_addr (struct gdbarch *gdbarch, int regno, int store) |
dda0c97e | 72 | { |
7714d83a | 73 | CORE_ADDR regaddr; |
dda0c97e | 74 | |
2eb4d78b | 75 | if (regno < 0 || regno >= gdbarch_num_regs (gdbarch)) |
dda0c97e UW |
76 | error (_("Bogon register number %d."), regno); |
77 | ||
7714d83a | 78 | if (regno > MIPS_ZERO_REGNUM && regno < MIPS_ZERO_REGNUM + 32) |
dda0c97e | 79 | regaddr = regno; |
7714d83a UW |
80 | else if ((regno >= mips_regnum (gdbarch)->fp0) |
81 | && (regno < mips_regnum (gdbarch)->fp0 + 32)) | |
82 | regaddr = FPR_BASE + (regno - mips_regnum (gdbarch)->fp0); | |
83 | else if (regno == mips_regnum (gdbarch)->pc) | |
dda0c97e | 84 | regaddr = PC; |
7714d83a UW |
85 | else if (regno == mips_regnum (gdbarch)->cause) |
86 | regaddr = store? (CORE_ADDR) -1 : CAUSE; | |
87 | else if (regno == mips_regnum (gdbarch)->badvaddr) | |
88 | regaddr = store? (CORE_ADDR) -1 : BADVADDR; | |
89 | else if (regno == mips_regnum (gdbarch)->lo) | |
dda0c97e | 90 | regaddr = MMLO; |
7714d83a | 91 | else if (regno == mips_regnum (gdbarch)->hi) |
dda0c97e | 92 | regaddr = MMHI; |
7714d83a | 93 | else if (regno == mips_regnum (gdbarch)->fp_control_status) |
dda0c97e | 94 | regaddr = FPC_CSR; |
7714d83a UW |
95 | else if (regno == mips_regnum (gdbarch)->fp_implementation_revision) |
96 | regaddr = store? (CORE_ADDR) -1 : FPC_EIR; | |
1faeff08 MR |
97 | else if (mips_regnum (gdbarch)->dspacc != -1 |
98 | && regno >= mips_regnum (gdbarch)->dspacc | |
99 | && regno < mips_regnum (gdbarch)->dspacc + 6) | |
100 | regaddr = DSP_BASE + (regno - mips_regnum (gdbarch)->dspacc); | |
101 | else if (regno == mips_regnum (gdbarch)->dspctl) | |
102 | regaddr = DSP_CONTROL; | |
822b6570 DJ |
103 | else if (mips_linux_restart_reg_p (gdbarch) && regno == MIPS_RESTART_REGNUM) |
104 | regaddr = 0; | |
dda0c97e | 105 | else |
7714d83a | 106 | regaddr = (CORE_ADDR) -1; |
dda0c97e UW |
107 | |
108 | return regaddr; | |
109 | } | |
110 | ||
111 | static CORE_ADDR | |
7714d83a | 112 | mips64_linux_register_addr (struct gdbarch *gdbarch, int regno, int store) |
dda0c97e | 113 | { |
7714d83a | 114 | CORE_ADDR regaddr; |
dda0c97e | 115 | |
2eb4d78b | 116 | if (regno < 0 || regno >= gdbarch_num_regs (gdbarch)) |
dda0c97e UW |
117 | error (_("Bogon register number %d."), regno); |
118 | ||
7714d83a | 119 | if (regno > MIPS_ZERO_REGNUM && regno < MIPS_ZERO_REGNUM + 32) |
dda0c97e | 120 | regaddr = regno; |
7714d83a UW |
121 | else if ((regno >= mips_regnum (gdbarch)->fp0) |
122 | && (regno < mips_regnum (gdbarch)->fp0 + 32)) | |
2eb4d78b | 123 | regaddr = MIPS64_FPR_BASE + (regno - gdbarch_fp0_regnum (gdbarch)); |
7714d83a | 124 | else if (regno == mips_regnum (gdbarch)->pc) |
dda0c97e | 125 | regaddr = MIPS64_PC; |
7714d83a UW |
126 | else if (regno == mips_regnum (gdbarch)->cause) |
127 | regaddr = store? (CORE_ADDR) -1 : MIPS64_CAUSE; | |
128 | else if (regno == mips_regnum (gdbarch)->badvaddr) | |
129 | regaddr = store? (CORE_ADDR) -1 : MIPS64_BADVADDR; | |
130 | else if (regno == mips_regnum (gdbarch)->lo) | |
dda0c97e | 131 | regaddr = MIPS64_MMLO; |
7714d83a | 132 | else if (regno == mips_regnum (gdbarch)->hi) |
dda0c97e | 133 | regaddr = MIPS64_MMHI; |
7714d83a | 134 | else if (regno == mips_regnum (gdbarch)->fp_control_status) |
dda0c97e | 135 | regaddr = MIPS64_FPC_CSR; |
7714d83a UW |
136 | else if (regno == mips_regnum (gdbarch)->fp_implementation_revision) |
137 | regaddr = store? (CORE_ADDR) -1 : MIPS64_FPC_EIR; | |
1faeff08 MR |
138 | else if (mips_regnum (gdbarch)->dspacc != -1 |
139 | && regno >= mips_regnum (gdbarch)->dspacc | |
140 | && regno < mips_regnum (gdbarch)->dspacc + 6) | |
141 | regaddr = DSP_BASE + (regno - mips_regnum (gdbarch)->dspacc); | |
142 | else if (regno == mips_regnum (gdbarch)->dspctl) | |
143 | regaddr = DSP_CONTROL; | |
822b6570 DJ |
144 | else if (mips_linux_restart_reg_p (gdbarch) && regno == MIPS_RESTART_REGNUM) |
145 | regaddr = 0; | |
dda0c97e | 146 | else |
7714d83a | 147 | regaddr = (CORE_ADDR) -1; |
dda0c97e UW |
148 | |
149 | return regaddr; | |
150 | } | |
151 | ||
dc60ece8 DJ |
152 | /* Fetch the thread-local storage pointer for libthread_db. */ |
153 | ||
154 | ps_err_e | |
155 | ps_get_thread_area (const struct ps_prochandle *ph, | |
156 | lwpid_t lwpid, int idx, void **base) | |
157 | { | |
158 | if (ptrace (PTRACE_GET_THREAD_AREA, lwpid, NULL, base) != 0) | |
159 | return PS_ERR; | |
160 | ||
161 | /* IDX is the bias from the thread pointer to the beginning of the | |
162 | thread descriptor. It has to be subtracted due to implementation | |
163 | quirks in libthread_db. */ | |
164 | *base = (void *) ((char *)*base - idx); | |
165 | ||
166 | return PS_OK; | |
167 | } | |
168 | ||
3e00823e UW |
169 | /* Wrapper functions. These are only used by libthread_db. */ |
170 | ||
171 | void | |
7f7fe91e | 172 | supply_gregset (struct regcache *regcache, const gdb_gregset_t *gregsetp) |
3e00823e | 173 | { |
2eb4d78b | 174 | if (mips_isa_regsize (get_regcache_arch (regcache)) == 4) |
7f7fe91e | 175 | mips_supply_gregset (regcache, (const mips_elf_gregset_t *) gregsetp); |
3e00823e | 176 | else |
7f7fe91e | 177 | mips64_supply_gregset (regcache, (const mips64_elf_gregset_t *) gregsetp); |
3e00823e UW |
178 | } |
179 | ||
180 | void | |
7f7fe91e UW |
181 | fill_gregset (const struct regcache *regcache, |
182 | gdb_gregset_t *gregsetp, int regno) | |
3e00823e | 183 | { |
2eb4d78b | 184 | if (mips_isa_regsize (get_regcache_arch (regcache)) == 4) |
7f7fe91e | 185 | mips_fill_gregset (regcache, (mips_elf_gregset_t *) gregsetp, regno); |
3e00823e | 186 | else |
7f7fe91e | 187 | mips64_fill_gregset (regcache, (mips64_elf_gregset_t *) gregsetp, regno); |
3e00823e UW |
188 | } |
189 | ||
190 | void | |
7f7fe91e | 191 | supply_fpregset (struct regcache *regcache, const gdb_fpregset_t *fpregsetp) |
3e00823e | 192 | { |
2eb4d78b | 193 | if (mips_isa_regsize (get_regcache_arch (regcache)) == 4) |
7f7fe91e | 194 | mips_supply_fpregset (regcache, (const mips_elf_fpregset_t *) fpregsetp); |
3e00823e | 195 | else |
025bb325 MS |
196 | mips64_supply_fpregset (regcache, |
197 | (const mips64_elf_fpregset_t *) fpregsetp); | |
3e00823e UW |
198 | } |
199 | ||
200 | void | |
7f7fe91e UW |
201 | fill_fpregset (const struct regcache *regcache, |
202 | gdb_fpregset_t *fpregsetp, int regno) | |
3e00823e | 203 | { |
2eb4d78b | 204 | if (mips_isa_regsize (get_regcache_arch (regcache)) == 4) |
7f7fe91e | 205 | mips_fill_fpregset (regcache, (mips_elf_fpregset_t *) fpregsetp, regno); |
3e00823e | 206 | else |
025bb325 MS |
207 | mips64_fill_fpregset (regcache, |
208 | (mips64_elf_fpregset_t *) fpregsetp, regno); | |
3e00823e UW |
209 | } |
210 | ||
211 | ||
d37eb719 DJ |
212 | /* Fetch REGNO (or all registers if REGNO == -1) from the target |
213 | using PTRACE_GETREGS et al. */ | |
214 | ||
215 | static void | |
1faeff08 MR |
216 | mips64_linux_regsets_fetch_registers (struct target_ops *ops, |
217 | struct regcache *regcache, int regno) | |
d37eb719 | 218 | { |
2eb4d78b | 219 | struct gdbarch *gdbarch = get_regcache_arch (regcache); |
1faeff08 MR |
220 | int is_fp, is_dsp; |
221 | int have_dsp; | |
222 | int regi; | |
d37eb719 DJ |
223 | int tid; |
224 | ||
2eb4d78b UW |
225 | if (regno >= mips_regnum (gdbarch)->fp0 |
226 | && regno <= mips_regnum (gdbarch)->fp0 + 32) | |
d37eb719 | 227 | is_fp = 1; |
2eb4d78b | 228 | else if (regno == mips_regnum (gdbarch)->fp_control_status) |
d37eb719 | 229 | is_fp = 1; |
2eb4d78b | 230 | else if (regno == mips_regnum (gdbarch)->fp_implementation_revision) |
d37eb719 DJ |
231 | is_fp = 1; |
232 | else | |
233 | is_fp = 0; | |
234 | ||
1faeff08 MR |
235 | /* DSP registers are optional and not a part of any set. */ |
236 | have_dsp = mips_regnum (gdbarch)->dspctl != -1; | |
237 | if (!have_dsp) | |
238 | is_dsp = 0; | |
239 | else if (regno >= mips_regnum (gdbarch)->dspacc | |
240 | && regno < mips_regnum (gdbarch)->dspacc + 6) | |
241 | is_dsp = 1; | |
242 | else if (regno == mips_regnum (gdbarch)->dspctl) | |
243 | is_dsp = 1; | |
244 | else | |
245 | is_dsp = 0; | |
246 | ||
d37eb719 DJ |
247 | tid = ptid_get_lwp (inferior_ptid); |
248 | if (tid == 0) | |
249 | tid = ptid_get_pid (inferior_ptid); | |
250 | ||
1faeff08 | 251 | if (regno == -1 || (!is_fp && !is_dsp)) |
d37eb719 DJ |
252 | { |
253 | mips64_elf_gregset_t regs; | |
254 | ||
255 | if (ptrace (PTRACE_GETREGS, tid, 0L, (PTRACE_TYPE_ARG3) ®s) == -1) | |
256 | { | |
257 | if (errno == EIO) | |
258 | { | |
259 | have_ptrace_regsets = 0; | |
260 | return; | |
261 | } | |
262 | perror_with_name (_("Couldn't get registers")); | |
263 | } | |
264 | ||
56be3814 | 265 | mips64_supply_gregset (regcache, |
28f5035f | 266 | (const mips64_elf_gregset_t *) ®s); |
d37eb719 DJ |
267 | } |
268 | ||
269 | if (regno == -1 || is_fp) | |
270 | { | |
271 | mips64_elf_fpregset_t fp_regs; | |
272 | ||
273 | if (ptrace (PTRACE_GETFPREGS, tid, 0L, | |
274 | (PTRACE_TYPE_ARG3) &fp_regs) == -1) | |
275 | { | |
276 | if (errno == EIO) | |
277 | { | |
278 | have_ptrace_regsets = 0; | |
279 | return; | |
280 | } | |
281 | perror_with_name (_("Couldn't get FP registers")); | |
282 | } | |
283 | ||
56be3814 | 284 | mips64_supply_fpregset (regcache, |
28f5035f | 285 | (const mips64_elf_fpregset_t *) &fp_regs); |
d37eb719 | 286 | } |
1faeff08 MR |
287 | |
288 | if (is_dsp) | |
289 | super_fetch_registers (ops, regcache, regno); | |
290 | else if (regno == -1 && have_dsp) | |
291 | { | |
292 | for (regi = mips_regnum (gdbarch)->dspacc; | |
293 | regi < mips_regnum (gdbarch)->dspacc + 6; | |
294 | regi++) | |
295 | super_fetch_registers (ops, regcache, regi); | |
296 | super_fetch_registers (ops, regcache, mips_regnum (gdbarch)->dspctl); | |
297 | } | |
d37eb719 DJ |
298 | } |
299 | ||
300 | /* Store REGNO (or all registers if REGNO == -1) to the target | |
301 | using PTRACE_SETREGS et al. */ | |
302 | ||
303 | static void | |
1faeff08 MR |
304 | mips64_linux_regsets_store_registers (struct target_ops *ops, |
305 | struct regcache *regcache, int regno) | |
d37eb719 | 306 | { |
2eb4d78b | 307 | struct gdbarch *gdbarch = get_regcache_arch (regcache); |
1faeff08 MR |
308 | int is_fp, is_dsp; |
309 | int have_dsp; | |
310 | int regi; | |
d37eb719 DJ |
311 | int tid; |
312 | ||
2eb4d78b UW |
313 | if (regno >= mips_regnum (gdbarch)->fp0 |
314 | && regno <= mips_regnum (gdbarch)->fp0 + 32) | |
d37eb719 | 315 | is_fp = 1; |
2eb4d78b | 316 | else if (regno == mips_regnum (gdbarch)->fp_control_status) |
d37eb719 | 317 | is_fp = 1; |
2eb4d78b | 318 | else if (regno == mips_regnum (gdbarch)->fp_implementation_revision) |
d37eb719 DJ |
319 | is_fp = 1; |
320 | else | |
321 | is_fp = 0; | |
322 | ||
1faeff08 MR |
323 | /* DSP registers are optional and not a part of any set. */ |
324 | have_dsp = mips_regnum (gdbarch)->dspctl != -1; | |
325 | if (!have_dsp) | |
326 | is_dsp = 0; | |
6ce4c112 | 327 | else if (regno >= mips_regnum (gdbarch)->dspacc |
1faeff08 MR |
328 | && regno < mips_regnum (gdbarch)->dspacc + 6) |
329 | is_dsp = 1; | |
330 | else if (regno == mips_regnum (gdbarch)->dspctl) | |
331 | is_dsp = 1; | |
332 | else | |
333 | is_dsp = 0; | |
334 | ||
d37eb719 DJ |
335 | tid = ptid_get_lwp (inferior_ptid); |
336 | if (tid == 0) | |
337 | tid = ptid_get_pid (inferior_ptid); | |
338 | ||
1faeff08 | 339 | if (regno == -1 || (!is_fp && !is_dsp)) |
d37eb719 DJ |
340 | { |
341 | mips64_elf_gregset_t regs; | |
342 | ||
343 | if (ptrace (PTRACE_GETREGS, tid, 0L, (PTRACE_TYPE_ARG3) ®s) == -1) | |
344 | perror_with_name (_("Couldn't get registers")); | |
345 | ||
56be3814 | 346 | mips64_fill_gregset (regcache, ®s, regno); |
d37eb719 DJ |
347 | |
348 | if (ptrace (PTRACE_SETREGS, tid, 0L, (PTRACE_TYPE_ARG3) ®s) == -1) | |
349 | perror_with_name (_("Couldn't set registers")); | |
350 | } | |
351 | ||
352 | if (regno == -1 || is_fp) | |
353 | { | |
354 | mips64_elf_fpregset_t fp_regs; | |
355 | ||
356 | if (ptrace (PTRACE_GETFPREGS, tid, 0L, | |
357 | (PTRACE_TYPE_ARG3) &fp_regs) == -1) | |
358 | perror_with_name (_("Couldn't get FP registers")); | |
359 | ||
56be3814 | 360 | mips64_fill_fpregset (regcache, &fp_regs, regno); |
d37eb719 DJ |
361 | |
362 | if (ptrace (PTRACE_SETFPREGS, tid, 0L, | |
363 | (PTRACE_TYPE_ARG3) &fp_regs) == -1) | |
364 | perror_with_name (_("Couldn't set FP registers")); | |
365 | } | |
1faeff08 MR |
366 | |
367 | if (is_dsp) | |
368 | super_store_registers (ops, regcache, regno); | |
369 | else if (regno == -1 && have_dsp) | |
370 | { | |
371 | for (regi = mips_regnum (gdbarch)->dspacc; | |
372 | regi < mips_regnum (gdbarch)->dspacc + 6; | |
373 | regi++) | |
374 | super_store_registers (ops, regcache, regi); | |
375 | super_store_registers (ops, regcache, mips_regnum (gdbarch)->dspctl); | |
376 | } | |
d37eb719 DJ |
377 | } |
378 | ||
379 | /* Fetch REGNO (or all registers if REGNO == -1) from the target | |
380 | using any working method. */ | |
381 | ||
382 | static void | |
28439f5e PA |
383 | mips64_linux_fetch_registers (struct target_ops *ops, |
384 | struct regcache *regcache, int regnum) | |
d37eb719 DJ |
385 | { |
386 | /* Unless we already know that PTRACE_GETREGS does not work, try it. */ | |
387 | if (have_ptrace_regsets) | |
1faeff08 | 388 | mips64_linux_regsets_fetch_registers (ops, regcache, regnum); |
d37eb719 DJ |
389 | |
390 | /* If we know, or just found out, that PTRACE_GETREGS does not work, fall | |
391 | back to PTRACE_PEEKUSER. */ | |
392 | if (!have_ptrace_regsets) | |
a0740d21 | 393 | super_fetch_registers (ops, regcache, regnum); |
d37eb719 DJ |
394 | } |
395 | ||
396 | /* Store REGNO (or all registers if REGNO == -1) to the target | |
397 | using any working method. */ | |
398 | ||
399 | static void | |
28439f5e PA |
400 | mips64_linux_store_registers (struct target_ops *ops, |
401 | struct regcache *regcache, int regnum) | |
d37eb719 DJ |
402 | { |
403 | /* Unless we already know that PTRACE_GETREGS does not work, try it. */ | |
404 | if (have_ptrace_regsets) | |
1faeff08 | 405 | mips64_linux_regsets_store_registers (ops, regcache, regnum); |
d37eb719 DJ |
406 | |
407 | /* If we know, or just found out, that PTRACE_GETREGS does not work, fall | |
408 | back to PTRACE_PEEKUSER. */ | |
409 | if (!have_ptrace_regsets) | |
a0740d21 | 410 | super_store_registers (ops, regcache, regnum); |
d37eb719 DJ |
411 | } |
412 | ||
910122bf UW |
413 | /* Return the address in the core dump or inferior of register |
414 | REGNO. */ | |
415 | ||
416 | static CORE_ADDR | |
7714d83a | 417 | mips_linux_register_u_offset (struct gdbarch *gdbarch, int regno, int store_p) |
910122bf | 418 | { |
7714d83a UW |
419 | if (mips_abi_regsize (gdbarch) == 8) |
420 | return mips64_linux_register_addr (gdbarch, regno, store_p); | |
dda0c97e | 421 | else |
7714d83a | 422 | return mips_linux_register_addr (gdbarch, regno, store_p); |
910122bf UW |
423 | } |
424 | ||
81adfced DJ |
425 | static const struct target_desc * |
426 | mips_linux_read_description (struct target_ops *ops) | |
822b6570 | 427 | { |
1faeff08 MR |
428 | static int have_dsp = -1; |
429 | ||
430 | if (have_dsp < 0) | |
431 | { | |
432 | int tid; | |
433 | ||
434 | tid = ptid_get_lwp (inferior_ptid); | |
435 | if (tid == 0) | |
436 | tid = ptid_get_pid (inferior_ptid); | |
437 | ||
ac740bc7 | 438 | errno = 0; |
1faeff08 MR |
439 | ptrace (PTRACE_PEEKUSER, tid, DSP_CONTROL, 0); |
440 | switch (errno) | |
441 | { | |
442 | case 0: | |
443 | have_dsp = 1; | |
444 | break; | |
445 | case EIO: | |
446 | have_dsp = 0; | |
447 | break; | |
448 | default: | |
837a1b32 | 449 | perror_with_name (_("Couldn't check DSP support")); |
1faeff08 MR |
450 | break; |
451 | } | |
452 | } | |
453 | ||
81adfced DJ |
454 | /* Report that target registers are a size we know for sure |
455 | that we can get from ptrace. */ | |
456 | if (_MIPS_SIM == _ABIO32) | |
1faeff08 | 457 | return have_dsp ? tdesc_mips_dsp_linux : tdesc_mips_linux; |
81adfced | 458 | else |
1faeff08 | 459 | return have_dsp ? tdesc_mips64_dsp_linux : tdesc_mips64_linux; |
822b6570 DJ |
460 | } |
461 | ||
b9412953 DD |
462 | /* -1 if the kernel and/or CPU do not support watch registers. |
463 | 1 if watch_readback is valid and we can read style, num_valid | |
464 | and the masks. | |
465 | 0 if we need to read the watch_readback. */ | |
466 | ||
467 | static int watch_readback_valid; | |
468 | ||
469 | /* Cached watch register read values. */ | |
470 | ||
471 | static struct pt_watch_regs watch_readback; | |
472 | ||
b9412953 DD |
473 | static struct mips_watchpoint *current_watches; |
474 | ||
475 | /* The current set of watch register values for writing the | |
476 | registers. */ | |
477 | ||
478 | static struct pt_watch_regs watch_mirror; | |
479 | ||
b9412953 DD |
480 | static void |
481 | mips_show_dr (const char *func, CORE_ADDR addr, | |
482 | int len, enum target_hw_bp_type type) | |
483 | { | |
484 | int i; | |
485 | ||
486 | puts_unfiltered (func); | |
487 | if (addr || len) | |
5af949e3 | 488 | printf_unfiltered (" (addr=%s, len=%d, type=%s)", |
f5656ead | 489 | paddress (target_gdbarch (), addr), len, |
b9412953 DD |
490 | type == hw_write ? "data-write" |
491 | : (type == hw_read ? "data-read" | |
492 | : (type == hw_access ? "data-read/write" | |
493 | : (type == hw_execute ? "instruction-execute" | |
494 | : "??unknown??")))); | |
495 | puts_unfiltered (":\n"); | |
496 | ||
497 | for (i = 0; i < MAX_DEBUG_REGISTER; i++) | |
5af949e3 | 498 | printf_unfiltered ("\tDR%d: lo=%s, hi=%s\n", i, |
f5656ead | 499 | paddress (target_gdbarch (), |
b3436450 YQ |
500 | mips_linux_watch_get_watchlo (&watch_mirror, |
501 | i)), | |
f5656ead | 502 | paddress (target_gdbarch (), |
b3436450 YQ |
503 | mips_linux_watch_get_watchhi (&watch_mirror, |
504 | i))); | |
b9412953 DD |
505 | } |
506 | ||
b9412953 DD |
507 | /* Target to_can_use_hw_breakpoint implementation. Return 1 if we can |
508 | handle the specified watch type. */ | |
509 | ||
510 | static int | |
5461485a TT |
511 | mips_linux_can_use_hw_breakpoint (struct target_ops *self, |
512 | int type, int cnt, int ot) | |
b9412953 DD |
513 | { |
514 | int i; | |
515 | uint32_t wanted_mask, irw_mask; | |
516 | ||
b3436450 YQ |
517 | if (!mips_linux_read_watch_registers (ptid_get_lwp (inferior_ptid), |
518 | &watch_readback, | |
519 | &watch_readback_valid, 0)) | |
b9412953 DD |
520 | return 0; |
521 | ||
522 | switch (type) | |
523 | { | |
524 | case bp_hardware_watchpoint: | |
525 | wanted_mask = W_MASK; | |
526 | break; | |
527 | case bp_read_watchpoint: | |
528 | wanted_mask = R_MASK; | |
529 | break; | |
530 | case bp_access_watchpoint: | |
531 | wanted_mask = R_MASK | W_MASK; | |
532 | break; | |
533 | default: | |
534 | return 0; | |
535 | } | |
536 | ||
b3436450 YQ |
537 | for (i = 0; |
538 | i < mips_linux_watch_get_num_valid (&watch_readback) && cnt; | |
539 | i++) | |
b9412953 | 540 | { |
b3436450 | 541 | irw_mask = mips_linux_watch_get_irw_mask (&watch_readback, i); |
b9412953 DD |
542 | if ((irw_mask & wanted_mask) == wanted_mask) |
543 | cnt--; | |
544 | } | |
545 | return (cnt == 0) ? 1 : 0; | |
546 | } | |
547 | ||
548 | /* Target to_stopped_by_watchpoint implementation. Return 1 if | |
549 | stopped by watchpoint. The watchhi R and W bits indicate the watch | |
025bb325 | 550 | register triggered. */ |
b9412953 DD |
551 | |
552 | static int | |
6a109b6b | 553 | mips_linux_stopped_by_watchpoint (struct target_ops *ops) |
b9412953 DD |
554 | { |
555 | int n; | |
556 | int num_valid; | |
557 | ||
b3436450 YQ |
558 | if (!mips_linux_read_watch_registers (ptid_get_lwp (inferior_ptid), |
559 | &watch_readback, | |
560 | &watch_readback_valid, 1)) | |
b9412953 DD |
561 | return 0; |
562 | ||
b3436450 | 563 | num_valid = mips_linux_watch_get_num_valid (&watch_readback); |
b9412953 DD |
564 | |
565 | for (n = 0; n < MAX_DEBUG_REGISTER && n < num_valid; n++) | |
b3436450 | 566 | if (mips_linux_watch_get_watchhi (&watch_readback, n) & (R_MASK | W_MASK)) |
b9412953 DD |
567 | return 1; |
568 | ||
569 | return 0; | |
570 | } | |
571 | ||
572 | /* Target to_stopped_data_address implementation. Set the address | |
573 | where the watch triggered (if known). Return 1 if the address was | |
574 | known. */ | |
575 | ||
576 | static int | |
577 | mips_linux_stopped_data_address (struct target_ops *t, CORE_ADDR *paddr) | |
578 | { | |
579 | /* On mips we don't know the low order 3 bits of the data address, | |
580 | so we must return false. */ | |
581 | return 0; | |
582 | } | |
583 | ||
b9412953 DD |
584 | /* Target to_region_ok_for_hw_watchpoint implementation. Return 1 if |
585 | the specified region can be covered by the watch registers. */ | |
586 | ||
587 | static int | |
31568a15 TT |
588 | mips_linux_region_ok_for_hw_watchpoint (struct target_ops *self, |
589 | CORE_ADDR addr, int len) | |
b9412953 DD |
590 | { |
591 | struct pt_watch_regs dummy_regs; | |
592 | int i; | |
593 | ||
b3436450 YQ |
594 | if (!mips_linux_read_watch_registers (ptid_get_lwp (inferior_ptid), |
595 | &watch_readback, | |
596 | &watch_readback_valid, 0)) | |
b9412953 DD |
597 | return 0; |
598 | ||
599 | dummy_regs = watch_readback; | |
600 | /* Clear them out. */ | |
b3436450 YQ |
601 | for (i = 0; i < mips_linux_watch_get_num_valid (&dummy_regs); i++) |
602 | mips_linux_watch_set_watchlo (&dummy_regs, i, 0); | |
603 | return mips_linux_watch_try_one_watch (&dummy_regs, addr, len, 0); | |
b9412953 DD |
604 | } |
605 | ||
b9412953 DD |
606 | /* Write the mirrored watch register values for each thread. */ |
607 | ||
608 | static int | |
609 | write_watchpoint_regs (void) | |
610 | { | |
611 | struct lwp_info *lp; | |
b9412953 DD |
612 | int tid; |
613 | ||
4c38200f | 614 | ALL_LWPS (lp) |
b9412953 | 615 | { |
4c38200f | 616 | tid = ptid_get_lwp (lp->ptid); |
b9412953 DD |
617 | if (ptrace (PTRACE_SET_WATCH_REGS, tid, &watch_mirror) == -1) |
618 | perror_with_name (_("Couldn't write debug register")); | |
619 | } | |
620 | return 0; | |
621 | } | |
622 | ||
623 | /* linux_nat new_thread implementation. Write the mirrored watch | |
624 | register values for the new thread. */ | |
625 | ||
626 | static void | |
7b50312a | 627 | mips_linux_new_thread (struct lwp_info *lp) |
b9412953 DD |
628 | { |
629 | int tid; | |
630 | ||
b3436450 YQ |
631 | if (!mips_linux_read_watch_registers (ptid_get_lwp (inferior_ptid), |
632 | &watch_readback, | |
633 | &watch_readback_valid, 0)) | |
b9412953 DD |
634 | return; |
635 | ||
7b50312a | 636 | tid = ptid_get_lwp (lp->ptid); |
b9412953 DD |
637 | if (ptrace (PTRACE_SET_WATCH_REGS, tid, &watch_mirror) == -1) |
638 | perror_with_name (_("Couldn't write debug register")); | |
639 | } | |
640 | ||
b9412953 DD |
641 | /* Target to_insert_watchpoint implementation. Try to insert a new |
642 | watch. Return zero on success. */ | |
643 | ||
644 | static int | |
7bb99c53 TT |
645 | mips_linux_insert_watchpoint (struct target_ops *self, |
646 | CORE_ADDR addr, int len, int type, | |
0cf6dd15 | 647 | struct expression *cond) |
b9412953 DD |
648 | { |
649 | struct pt_watch_regs regs; | |
650 | struct mips_watchpoint *new_watch; | |
651 | struct mips_watchpoint **pw; | |
652 | ||
653 | int i; | |
654 | int retval; | |
655 | ||
b3436450 YQ |
656 | if (!mips_linux_read_watch_registers (ptid_get_lwp (inferior_ptid), |
657 | &watch_readback, | |
658 | &watch_readback_valid, 0)) | |
b9412953 DD |
659 | return -1; |
660 | ||
661 | if (len <= 0) | |
662 | return -1; | |
663 | ||
664 | regs = watch_readback; | |
665 | /* Add the current watches. */ | |
b3436450 | 666 | mips_linux_watch_populate_regs (current_watches, ®s); |
b9412953 DD |
667 | |
668 | /* Now try to add the new watch. */ | |
b3436450 YQ |
669 | if (!mips_linux_watch_try_one_watch (®s, addr, len, |
670 | mips_linux_watch_type_to_irw (type))) | |
b9412953 DD |
671 | return -1; |
672 | ||
673 | /* It fit. Stick it on the end of the list. */ | |
674 | new_watch = (struct mips_watchpoint *) | |
675 | xmalloc (sizeof (struct mips_watchpoint)); | |
676 | new_watch->addr = addr; | |
677 | new_watch->len = len; | |
678 | new_watch->type = type; | |
679 | new_watch->next = NULL; | |
680 | ||
681 | pw = ¤t_watches; | |
682 | while (*pw != NULL) | |
683 | pw = &(*pw)->next; | |
684 | *pw = new_watch; | |
685 | ||
686 | watch_mirror = regs; | |
687 | retval = write_watchpoint_regs (); | |
688 | ||
c5e92cca | 689 | if (show_debug_regs) |
b9412953 DD |
690 | mips_show_dr ("insert_watchpoint", addr, len, type); |
691 | ||
692 | return retval; | |
693 | } | |
694 | ||
695 | /* Target to_remove_watchpoint implementation. Try to remove a watch. | |
696 | Return zero on success. */ | |
697 | ||
698 | static int | |
11b5219a TT |
699 | mips_linux_remove_watchpoint (struct target_ops *self, |
700 | CORE_ADDR addr, int len, int type, | |
0cf6dd15 | 701 | struct expression *cond) |
b9412953 DD |
702 | { |
703 | int retval; | |
704 | int deleted_one; | |
705 | ||
706 | struct mips_watchpoint **pw; | |
707 | struct mips_watchpoint *w; | |
708 | ||
709 | /* Search for a known watch that matches. Then unlink and free | |
710 | it. */ | |
711 | deleted_one = 0; | |
712 | pw = ¤t_watches; | |
713 | while ((w = *pw)) | |
714 | { | |
715 | if (w->addr == addr && w->len == len && w->type == type) | |
716 | { | |
717 | *pw = w->next; | |
718 | xfree (w); | |
719 | deleted_one = 1; | |
720 | break; | |
721 | } | |
722 | pw = &(w->next); | |
723 | } | |
724 | ||
725 | if (!deleted_one) | |
726 | return -1; /* We don't know about it, fail doing nothing. */ | |
727 | ||
728 | /* At this point watch_readback is known to be valid because we | |
729 | could not have added the watch without reading it. */ | |
730 | gdb_assert (watch_readback_valid == 1); | |
731 | ||
732 | watch_mirror = watch_readback; | |
b3436450 | 733 | mips_linux_watch_populate_regs (current_watches, &watch_mirror); |
b9412953 DD |
734 | |
735 | retval = write_watchpoint_regs (); | |
736 | ||
c5e92cca | 737 | if (show_debug_regs) |
b9412953 DD |
738 | mips_show_dr ("remove_watchpoint", addr, len, type); |
739 | ||
740 | return retval; | |
741 | } | |
742 | ||
743 | /* Target to_close implementation. Free any watches and call the | |
744 | super implementation. */ | |
745 | ||
746 | static void | |
de90e03d | 747 | mips_linux_close (struct target_ops *self) |
b9412953 DD |
748 | { |
749 | struct mips_watchpoint *w; | |
750 | struct mips_watchpoint *nw; | |
751 | ||
752 | /* Clean out the current_watches list. */ | |
753 | w = current_watches; | |
754 | while (w) | |
755 | { | |
756 | nw = w->next; | |
757 | xfree (w); | |
758 | w = nw; | |
759 | } | |
760 | current_watches = NULL; | |
761 | ||
762 | if (super_close) | |
93063aa6 | 763 | super_close (self); |
b9412953 DD |
764 | } |
765 | ||
10d6c8cd DJ |
766 | void _initialize_mips_linux_nat (void); |
767 | ||
768 | void | |
769 | _initialize_mips_linux_nat (void) | |
770 | { | |
b9412953 DD |
771 | struct target_ops *t; |
772 | ||
cbe54154 | 773 | add_setshow_boolean_cmd ("show-debug-regs", class_maintenance, |
c5e92cca | 774 | &show_debug_regs, _("\ |
cbe54154 PA |
775 | Set whether to show variables that mirror the mips debug registers."), _("\ |
776 | Show whether to show variables that mirror the mips debug registers."), _("\ | |
b9412953 DD |
777 | Use \"on\" to enable, \"off\" to disable.\n\ |
778 | If enabled, the debug registers values are shown when GDB inserts\n\ | |
779 | or removes a hardware breakpoint or watchpoint, and when the inferior\n\ | |
780 | triggers a breakpoint or watchpoint."), | |
cbe54154 PA |
781 | NULL, |
782 | NULL, | |
783 | &maintenance_set_cmdlist, | |
784 | &maintenance_show_cmdlist); | |
b9412953 DD |
785 | |
786 | t = linux_trad_target (mips_linux_register_u_offset); | |
787 | ||
788 | super_close = t->to_close; | |
789 | t->to_close = mips_linux_close; | |
d37eb719 DJ |
790 | |
791 | super_fetch_registers = t->to_fetch_registers; | |
792 | super_store_registers = t->to_store_registers; | |
793 | ||
794 | t->to_fetch_registers = mips64_linux_fetch_registers; | |
795 | t->to_store_registers = mips64_linux_store_registers; | |
796 | ||
b9412953 DD |
797 | t->to_can_use_hw_breakpoint = mips_linux_can_use_hw_breakpoint; |
798 | t->to_remove_watchpoint = mips_linux_remove_watchpoint; | |
799 | t->to_insert_watchpoint = mips_linux_insert_watchpoint; | |
800 | t->to_stopped_by_watchpoint = mips_linux_stopped_by_watchpoint; | |
801 | t->to_stopped_data_address = mips_linux_stopped_data_address; | |
802 | t->to_region_ok_for_hw_watchpoint = mips_linux_region_ok_for_hw_watchpoint; | |
803 | ||
81adfced | 804 | t->to_read_description = mips_linux_read_description; |
822b6570 | 805 | |
f973ed9c | 806 | linux_nat_add_target (t); |
b9412953 | 807 | linux_nat_set_new_thread (t, mips_linux_new_thread); |
81adfced DJ |
808 | |
809 | /* Initialize the standard target descriptions. */ | |
810 | initialize_tdesc_mips_linux (); | |
1faeff08 | 811 | initialize_tdesc_mips_dsp_linux (); |
81adfced | 812 | initialize_tdesc_mips64_linux (); |
1faeff08 | 813 | initialize_tdesc_mips64_dsp_linux (); |
10d6c8cd | 814 | } |