x86: drop bogus IgnoreSize from AVX512_4* insns
[deliverable/binutils-gdb.git] / include / ChangeLog
CommitLineData
af39b1c2
SM
12018-09-05 Simon Marchi <simon.marchi@ericsson.com>
2
3 * diagnostics.h (DIAGNOSTIC_IGNORE_FORMAT_NONLITERAL): New macro.
4
4a969973
AM
52018-08-31 Alan Modra <amodra@gmail.com>
6
7 * elf/ppc64.h (R_PPC64_REL16_HIGH, R_PPC64_REL16_HIGHA),
8 (R_PPC64_REL16_HIGHER, R_PPC64_REL16_HIGHERA),
9 (R_PPC64_REL16_HIGHEST, R_PPC64_REL16_HIGHESTA): Define.
10 (R_PPC64_LO_DS_OPT, R_PPC64_16DX_HA): Bump value.
11
43135d3b
JW
122018-08-30 Kito Cheng <kito@andestech.com>
13
14 * opcode/riscv.h (MAX_SUBSET_NUM): New.
15 (riscv_opcode): Add xlen_requirement field and change type of
16 subset.
17
bd782c07
CX
182018-08-29 Chenghua Xu <paul.hua.gm@gmail.com>
19
9108bc33
CX
20 * elf/mips.h (E_MIPS_MACH_XXX): New E_MIPS_MACH_GS264E.
21 * opcode/mips.h (CPU_XXX): New CPU_GS264E.
22
232018-08-29 Chenghua Xu <paul.hua.gm@gmail.com>
bd782c07
CX
24
25 * elf/mips.h (E_MIPS_MACH_XXX): New E_MIPS_MACH_GS464E.
26 * opcode/mips.h (CPU_XXX): New CPU_GS464E.
27
ac8cb70f
CX
282018-08-29 Chenghua Xu <paul.hua.gm@gmail.com>
29
30 * elf/mips.h (E_MIPS_MACH_XXX): Rename E_MIPS_MACH_LS3A to
31 E_MIPS_MACH_GS464.
32 (AFL_EXT_XXX): Delete AFL_EXT_LOONGSON_3A.
33 * opcode/mips.h (INSN_XXX): Delete INSN_LOONGSON_3A.
34 (CPU_XXX): Rename CPU_LOONGSON_3A to CPU_GS464.
35 * opcode/mips.h (mips_isa_table): Delete CPU_LOONGSON_3A case.
36
a693765e
CX
372018-08-29 Chenghua Xu <paul.hua.gm@gmail.com>
38
39 * elf/mips.h (AFL_ASE_LOONGSON_EXT2): New macro.
40 (AFL_ASE_MASK): Update to include AFL_ASE_LOONGSON_EXT2.
41 * opcode/mips.h (ASE_LOONGSON_EXT2): New macro.
42
bdc6c06e
CX
432018-08-29 Chenghua Xu <paul.hua.gm@gmail.com>
44
45 * elf/mips.h (AFL_ASE_LOONGSON_EXT): New macro.
46 (AFL_ASE_MASK): Update to include AFL_ASE_LOONGSON_EXT.
47 * opcode/mips.h (ASE_LOONGSON_EXT): New macro.
48
716c08de
CX
492018-08-29 Chenghua Xu <paul.hua.gm@gmail.com>
50
51 * elf/mips.h (AFL_ASE_LOONGSON_CAM): New macro.
52 (AFL_ASE_MASK): Update to include AFL_ASE_LOONGSON_CAM.
53 * opcode/mips.h (ASE_LOONGSON_CAM): New macro.
54
a9eafb08
L
552018-08-24 H.J. Lu <hongjiu.lu@intel.com>
56
57 * elf/common.h (GNU_PROPERTY_X86_ISA_1_USED): Renamed to ...
58 (GNU_PROPERTY_X86_COMPAT_ISA_1_USED): This.
59 (GNU_PROPERTY_X86_ISA_1_NEEDED): Renamed to ...
60 (GNU_PROPERTY_X86_COMPAT_ISA_1_NEEDED): This.
61 (GNU_PROPERTY_X86_ISA_1_XXX): Renamed to ...
62 (GNU_PROPERTY_X86_COMPAT_ISA_1_XXX): This.
63 (GNU_PROPERTY_X86_UINT32_AND_LO): New.
64 (GNU_PROPERTY_X86_UINT32_AND_HI): Likewise.
65 (GNU_PROPERTY_X86_UINT32_OR_LO): Likewise.
66 (GNU_PROPERTY_X86_UINT32_OR_HI): Likewise.
67 (GNU_PROPERTY_X86_UINT32_OR_AND_LO): Likewise.
68 (GNU_PROPERTY_X86_UINT32_OR_AND_HI): Likewise.
69 (GNU_PROPERTY_X86_ISA_1_CMOV): Likewise.
70 (GNU_PROPERTY_X86_ISA_1_SSE): Likewise.
71 (GNU_PROPERTY_X86_ISA_1_SSE2): Likewise.
72 (GNU_PROPERTY_X86_ISA_1_SSE3): Likewise.
73 (GNU_PROPERTY_X86_ISA_1_SSSE3): Likewise.
74 (GNU_PROPERTY_X86_ISA_1_SSE4_1): Likewise.
75 (GNU_PROPERTY_X86_ISA_1_SSE4_2): Likewise.
76 (GNU_PROPERTY_X86_ISA_1_AVX): Likewise.
77 (GNU_PROPERTY_X86_ISA_1_AVX2): Likewise.
78 (GNU_PROPERTY_X86_ISA_1_FMA): Likewise.
79 (GNU_PROPERTY_X86_ISA_1_AVX512F): Likewise.
80 (GNU_PROPERTY_X86_ISA_1_AVX512CD): Likewise.
81 (GNU_PROPERTY_X86_ISA_1_AVX512ER): Likewise.
82 (GNU_PROPERTY_X86_ISA_1_AVX512PF): Likewise.
83 (GNU_PROPERTY_X86_ISA_1_AVX512VL): Likewise.
84 (GNU_PROPERTY_X86_ISA_1_AVX512DQ): Likewise.
85 (GNU_PROPERTY_X86_ISA_1_AVX512BW): Likewise.
86 (GNU_PROPERTY_X86_ISA_1_AVX512_4FMAPS): Likewise.
87 (GNU_PROPERTY_X86_ISA_1_AVX512_4VNNIW): Likewise.
88 (GNU_PROPERTY_X86_ISA_1_AVX512_BITALG): Likewise.
89 (GNU_PROPERTY_X86_ISA_1_AVX512_IFMA): Likewise.
90 (GNU_PROPERTY_X86_ISA_1_AVX512_VBMI): Likewise.
91 (GNU_PROPERTY_X86_ISA_1_AVX512_VBMI2): Likewise.
92 (GNU_PROPERTY_X86_ISA_1_AVX512_VNNI): Likewise.
93 (GNU_PROPERTY_X86_FEATURE_2_X86): Likewise.
94 (GNU_PROPERTY_X86_FEATURE_2_X87): Likewise.
95 (GNU_PROPERTY_X86_FEATURE_2_MMX): Likewise.
96 (GNU_PROPERTY_X86_FEATURE_2_XMM): Likewise.
97 (GNU_PROPERTY_X86_FEATURE_2_YMM): Likewise.
98 (GNU_PROPERTY_X86_FEATURE_2_ZMM): Likewise.
99 (GNU_PROPERTY_X86_FEATURE_2_FXSR): Likewise.
100 (GNU_PROPERTY_X86_FEATURE_2_XSAVE): Likewise.
101 (GNU_PROPERTY_X86_FEATURE_2_XSAVEOPT): Likewise.
102 (GNU_PROPERTY_X86_FEATURE_2_XSAVEC): Likewise.
103 (GNU_PROPERTY_X86_FEATURE_1_AND): Updated to
104 (GNU_PROPERTY_X86_UINT32_AND_LO + 0).
105 (GNU_PROPERTY_X86_ISA_1_NEEDED): Defined to
106 (GNU_PROPERTY_X86_UINT32_OR_LO + 0).
107 (GNU_PROPERTY_X86_FEATURE_2_NEEDED): New. Defined to
108 (GNU_PROPERTY_X86_UINT32_OR_LO + 1).
109 (GNU_PROPERTY_X86_ISA_1_USED): Defined to
110 (GNU_PROPERTY_X86_UINT32_OR_AND_LO + 0).
111 (GNU_PROPERTY_X86_FEATURE_2_USED): New. Defined to
112 (GNU_PROPERTY_X86_UINT32_OR_AND_LO + 1).
113
aa7bca9b
L
1142018-08-24 H.J. Lu <hongjiu.lu@intel.com>
115
116 * elf/common.h (GNU_PROPERTY_X86_UINT32_VALID): New.
117
ebf983a4 1182018-08-21 John Darrington <john@darrington.wattle.id.au>
4e57b456
JD
119
120 * elf/s12z.h: Rename R_S12Z_UKNWN_3 to R_S12Z_EXT18.
121
9cf7e568
AM
1222018-08-21 Alan Modra <amodra@gmail.com>
123
124 * opcode/ppc.h (struct powerpc_operand): Correct "insert" comment.
125 Mention use of "extract" function to provide default value.
126 (PPC_OPERAND_OPTIONAL_VALUE): Delete.
127 (ppc_optional_operand_value): Rewrite to use extract function.
128
08a8fe2f 1292018-08-18 John Darrington <john@darrington.wattle.id.au>
7ba3ba91 130
d203b41a 131 * opcode/s12z.h: New file.
7ba3ba91 132
57285ade
RE
1332018-08-09 Richard Earnshaw <rearnsha@arm.com>
134
135 * elf/arm.h: Updated comments for e_flags definitions.
136
db1e1b45 1372018-08-06 Claudiu Zissulescu <claziss@synopsys.com>
138
139 * elf/arc.h (Tag_ARC_ATR_version): New tag.
140
b6523c37 1412018-08-06 Claudiu Zissulescu <claziss@synopsys.com>
142
143 * opcode/arc.h (ARC_OPCODE_ARCV1): Define.
144
50320b1d 1452018-08-01 Richard Earnshaw <rearnsha@arm.com>
146
147 Copy over from GCC
148 2018-07-26 Martin Liska <mliska@suse.cz>
149
d203b41a 150 PR lto/86548
50320b1d 151 * libiberty.h (make_temp_file_with_prefix): New function.
152
eb41b248
JW
1532018-07-30 Jim Wilson <jimw@sifive.com>
154
155 * opcode/riscv.h (INSN_TYPE, INSN_BRANCH, INSN_CONDBRANCH, INSN_JSR)
156 (INSN_DREF, INSN_DATA_SIZE, INSN_DATA_SIZE_SHIFT, INSN_1_BYTE)
157 (INSN_2_BYTE, INSN_4_BYTE, INSN_8_BYTE, INSN_16_BYTE): New.
158
b8891f8d
AJ
1592018-07-30 Andrew Jenner <andrew@codesourcery.com>
160
161 * elf/common.h (EM_CSKY, EM_CSKY_OLD): Define.
162 * elf/csky.h: New file.
163
2bb9bbe2
CX
1642018-07-27 Chenghua Xu <paul.hua.gm@gmail.com>
165 Maciej W. Rozycki <macro@linux-mips.org>
166
167 * elf/mips.h (AFL_ASE_MASK): Correct typo.
168
fa758a70
AC
1692018-07-26 Alex Chadwick <Alex.Chadwick@cl.cam.ac.uk>
170
171 * opcode/ppc.h (PPC_OPCODE_750): Adjust comment.
172
33cb30a1
AM
1732018-07-26 Alan Modra <amodra@gmail.com>
174
175 * elf/ppc64.h: Specify byte offset to local entry for values
176 of two to six in STO_PPC64_LOCAL_MASK. Clarify r2 return
177 value for such functions when entering via global entry point.
178 Specify meaning of a value of one in STO_PPC64_LOCAL_MASK.
179
67ce483b
AM
1802018-07-24 Alan Modra <amodra@gmail.com>
181
182 PR 23430
183 * elf/common.h (SHT_SYMTAB_SHNDX): Fix comment typo.
184
8095d2f7
CX
1852018-07-20 Chenghua Xu <paul.hua.gm@gmail.com>
186 Maciej W. Rozycki <macro@mips.com>
187
188 * elf/mips.h (AFL_ASE_MMI): New macro.
189 (AFL_ASE_MASK): Update to include AFL_ASE_LOONGSON_MMI.
190 * opcode/mips.h (ASE_LOONGSON_MMI): New macro.
191
d5c928c0
MR
1922018-07-17 Maciej W. Rozycki <macro@mips.com>
193
194 * bfdlink.h (bfd_link_hash_entry): Add `rel_from_abs' member.
195
fe75810f
AM
1962018-07-06 Alan Modra <amodra@gmail.com>
197
198 * diagnostics.h: Comment on macro usage.
199
6821842f
SM
2002018-07-05 Simon Marchi <simon.marchi@polymtl.ca>
201
202 * diagnostics.h (DIAGNOSTIC_IGNORE_DEPRECATED_DECLARATIONS):
203 Define for clang.
204
471b9d15
MR
2052018-07-02 Maciej W. Rozycki <macro@mips.com>
206
207 PR tdep/8282
208 * dis-asm.h (disasm_option_arg_t): New typedef.
209 (disasm_options_and_args_t): Likewise.
210 (disasm_options_t): Add `arg' member, document members.
211 (disassembler_options_mips): New prototype.
212 (disassembler_options_arm, disassembler_options_powerpc)
213 (disassembler_options_s390): Update prototypes.
214
369c9167
TC
2152018-06-29 Tamar Christina <tamar.christina@arm.com>
216
217 PR binutils/23192
218 *opcode/aarch64.h (aarch64_opnd): Add AARCH64_OPND_Em16.
219
2393a7e3
AM
2202018-06-26 Alan Modra <amodra@gmail.com>
221
222 * elf/internal.h (ELF_SECTION_IN_SEGMENT): Revert last change.
223
719d8288
NC
2242018-06-24 Nick Clifton <nickc@redhat.com>
225
226 2.31 branch created.
227
57c0d77c
AH
2282018-06-21 Alan Hayward <alan.hayward@arm.com>
229
230 * elf/internal.h (ELF_SECTION_IN_SEGMENT): Don’t check addresses
231 for non SHT_NOBITS.
232
d856f9a8
SM
2332018-06-19 Simon Marchi <simon.marchi@ericsson.com>
234
235 Sync with GCC
236
237 2018-05-24 Tom Rix <trix@juniper.net>
238
239 * dwarf2.def (DW_FORM_strx*, DW_FORM_addrx*): New.
240
241 2017-11-20 Kito Cheng <kito.cheng@gmail.com>
242
243 * longlong.h [__riscv] (__umulsidi3): Define.
244 [__riscv] (umul_ppmm): Likewise.
245 [__riscv] (__muluw3): Likewise.
246
6f20c942
FS
2472018-06-14 Faraz Shahbazker <Faraz.Shahbazker@mips.com>
248
249 * elf/mips.h (AFL_ASE_GINV, AFL_ASE_RESERVED1): New macros.
250 (AFL_ASE_MASK): Update to include AFL_ASE_GINV.
251 * opcode/mips.h: Document "+\" operand format.
252 (ASE_GINV): New macro.
253
730c3174
SE
2542018-06-13 Scott Egerton <scott.egerton@imgtec.com>
255 Faraz Shahbazker <Faraz.Shahbazker@mips.com>
256
257 * elf/mips.h (AFL_ASE_CRC): New macro.
258 (AFL_ASE_MASK): Update to include AFL_ASE_CRC.
259 * opcode/mips.h (ASE_CRC): New macro.
260 * opcode/mips.h (ASE_CRC64): Likewise.
261
4b8e28c7
MF
2622018-06-04 Max Filippov <jcmvbkbc@gmail.com>
263
264 * elf/xtensa.h (xtensa_read_table_entries)
265 (xtensa_compute_fill_extra_space): New declarations.
266
95da9854
L
2672018-06-04 H.J. Lu <hongjiu.lu@intel.com>
268
269 * diagnostics.h (DIAGNOSTIC_IGNORE_STRINGOP_TRUNCATION): Always
270 define for GCC.
271
23081219
L
2722018-06-04 H.J. Lu <hongjiu.lu@intel.com>
273
274 * diagnostics.h (DIAGNOSTIC_STRINGIFY_1): New.
275 (DIAGNOSTIC_STRINGIFY): Likewise.
276 (DIAGNOSTIC_IGNORE): Replace STRINGIFY with DIAGNOSTIC_STRINGIFY.
277 (DIAGNOSTIC_IGNORE_SELF_MOVE): Define empty if not defined.
278 (DIAGNOSTIC_IGNORE_DEPRECATED_REGISTER): Likewise.
279 (DIAGNOSTIC_IGNORE_UNUSED_FUNCTION): Likewise.
280 (DIAGNOSTIC_IGNORE_SWITCH_DIFFERENT_ENUM_TYPES): Likewise.
281 (DIAGNOSTIC_IGNORE_STRINGOP_TRUNCATION): New.
282
e9cb46ab
L
2832018-06-01 H.J. Lu <hongjiu.lu@intel.com>
284
285 * diagnostics.h: Moved from ../gdb/common/diagnostics.h.
286
22467434 2872018-05-28 Bernd Edlinger <bernd.edlinger@hotmail.de>
288
289 * splay-tree.h (splay_tree_compare_strings,
290 splay_tree_delete_pointers): Declare new utility functions.
291
98553ad3
PB
2922018-05-21 Peter Bergner <bergner@vnet.ibm.com.com>
293
294 * opcode/ppc.h (PPC_OPERAND_FAKE): Delete macro.
295
7f999549
JW
2962018-05-18 Kito Cheng <kito.cheng@gmail.com>
297
298 * elf/riscv.h (EF_RISCV_RVE): New define.
299
7b4ae824
JD
3002018-05-18 John Darrington <john@darrington.wattle.id.au>
301
302 * elf/s12z.h: New header.
303
f9830ec1
TC
3042018-05-15 Tamar Christina <tamar.christina@arm.com>
305
306 PR binutils/21446
307 * opcode/aarch64.h (F_SYS_READ, F_SYS_WRITE): New.
308
7d02540a
TC
3092018-05-15 Tamar Christina <tamar.christina@arm.com>
310
311 PR binutils/21446
312 * opcode/aarch64.h (aarch64_operand_error): Add non_fatal.
313 (aarch64_print_operand): Support notes.
314
561a72d4
TC
3152018-05-15 Tamar Christina <tamar.christina@arm.com>
316
317 PR binutils/21446
318 * opcode/aarch64.h (aarch64_opnd_info): Change sysreg to struct.
319 (aarch64_decode_insn): Accept error struct.
320
1678bd35
FT
3212018-05-15 Francois H. Theron <francois.theron@netronome.com>
322
323 * opcode/nfp.h: Use uint64_t instead of bfd_vma.
324
637b1970
JD
3252018-05-10 John Darrington <john@darrington.wattle.id.au>
326
327 * elf/common.h (EM_S12Z): New macro.
328
84f9f8c3
AM
3292018-05-09 Sebastian Rasmussen <sebras@gmail.com>
330
331 * mach-o/unwind.h (MACH_O_UNWIND_X86_64_RBP_FRAME_REGISTERS):
332 Rename from MACH_O_UNWIND_X86_64_RBP_FRAME_REGSITERS.
333 (MACH_O_UNWIND_X86_EBP_FRAME_REGISTERS): Rename from
334 MACH_O_UNWIND_X86_EBP_FRAME_REGSITERS.
335
e6f372ba
JW
3362018-05-08 Jim Wilson <jimw@sifive.com>
337
338 * opcode/riscv-opc.h (MATCH_C_SRLI64, MASK_C_SRLI64): New.
339 (MATCH_C_SRAI64, MASK_C_SRAI64): New.
340 (MATCH_C_SLLI64, MASK_C_SLLI64): New.
341
2ceb7719
PB
3422018-05-07 Peter Bergner <bergner@vnet.ibm.com.com>
343
344 * opcode/ppc.h (powerpc_num_opcodes): Change type to unsigned.
345 (vle_num_opcodes): Likewise.
346 (spe2_num_opcodes): Likewise.
347
602f1657
AM
3482018-05-04 Alan Modra <amodra@gmail.com>
349
350 * ansidecl.h: Import from gcc.
351 * coff/internal.h (struct internal_scnhdr): Add ATTRIBUTE_NONSTRING
352 to s_name.
353 (struct internal_syment): Add ATTRIBUTE_NONSTRING to _n_name.
354
fe944acf
FT
3552018-04-30 Francois H. Theron <francois.theron@netronome.com>
356
357 * dis-asm.h: Added print_nfp_disassembler_options prototype.
358 * elf/common.h: Added EM_NFP, officially assigned. See Google Group
359 Generic System V Application Binary Interface.
360 * elf/nfp.h: New, for NFP support.
361 * opcode/nfp.h: New, for NFP support.
362
5c5a4843
CL
3632018-04-25 Christophe Lyon <christophe.lyon@st.com>
364 Mickaël Guêné <mickael.guene@st.com>
365
366 * elf/arm.h: Add R_ARM_TLS_GD32_FDPIC, R_ARM_TLS_LDM32_FDPIC,
367 R_ARM_TLS_IE32_FDPIC.
368
188fd7ae
CL
3692018-04-25 Christophe Lyon <christophe.lyon@st.com>
370 Mickaël Guêné <mickael.guene@st.com>
371
372 * elf/arm.h (R_ARM_GOTFUNCDESC, R_ARM_GOTOFFFUNCDESC)
373 (R_ARM_FUNCDESC)
374 (R_ARM_FUNCDESC_VALUE): Define new relocations.
375
18a20338
CL
3762018-04-25 Christophe Lyon <christophe.lyon@st.com>
377 Mickaël Guêné <mickael.guene@st.com>
378
379 * elf/arm.h (EF_ARM_FDPIC): New.
380
3596d8ce
AM
3812018-04-18 Alan Modra <amodra@gmail.com>
382
383 * coff/mipspe.h: Delete.
384
c65c21e1
AM
3852018-04-18 Alan Modra <amodra@gmail.com>
386
387 * aout/dynix3.h: Delete.
388
884d4d8a 3892018-04-17 Andrew Sadek <andrew.sadek.se@gmail.com>
3f0a5f17
ME
390
391 Microblaze Target: PIC data text relative
392
393 * bfdlink.h (Add flag): Add new flag @ 'bfd_link_info' struct.
394 * elf/microblaze.h (Add 3 new relocations):
395 R_MICROBLAZE_TEXTPCREL_64, R_MICROBLAZE_TEXTREL_64
396 and R_MICROBLAZE_TEXTREL_32_LO for relax function.
397
f954747f
AM
3982018-04-17 Alan Modra <amodra@gmail.com>
399
400 * elf/i370.h: Revert removal.
401 * elf/i860.h: Likewise.
402 * elf/i960.h: Likewise.
403
5452f388
AM
4042018-04-16 Alan Modra <amodra@gmail.com>
405
406 * coff/sparc.h: Delete.
407
dc12032b
AM
4082018-04-16 Alan Modra <amodra@gmail.com>
409
410 * aout/host.h: Remove m68k-aout and m68k-coff support.
411 * aout/hp300hpux.h: Delete.
412 * coff/apollo.h: Delete.
413 * coff/aux-coff.h: Delete.
414 * coff/m68k.h: Delete.
415
211dc24b
AM
4162018-04-16 Alan Modra <amodra@gmail.com>
417
418 * dis-asm.h: Remove sh5 and sh64 support.
419
a9a4b302
AM
4202018-04-16 Alan Modra <amodra@gmail.com>
421
422 * coff/internal.h: Remove w65 support.
423 * coff/w65.h: Delete.
424
04cb01fd
AM
4252018-04-16 Alan Modra <amodra@gmail.com>
426
427 * coff/we32k.h: Delete.
428
c2bf1eec
AM
4292018-04-16 Alan Modra <amodra@gmail.com>
430
431 * coff/internal.h: Remove m88k support.
432 * coff/m88k.h: Delete.
433 * opcode/m88k.h: Delete.
434
6793974d
AM
4352018-04-16 Alan Modra <amodra@gmail.com>
436
437 * elf/i370.h: Delete.
438 * opcode/i370.h: Delete.
439
e82aa794
AM
4402018-04-16 Alan Modra <amodra@gmail.com>
441
442 * coff/h8500.h: Delete.
443 * coff/internal.h: Remove h8500 support.
444
fe0bf0fd
AM
4452018-04-16 Alan Modra <amodra@gmail.com>
446
447 * coff/h8300.h: Delete.
448
fdef3943
AM
4492018-04-16 Alan Modra <amodra@gmail.com>
450
451 * ieee.h: Delete.
452
5972ac73
AM
4532018-04-16 Alan Modra <amodra@gmail.com>
454
455 * aout/host.h: Remove newsos3 support.
456
b4b594e3
AM
4572018-04-16 Alan Modra <amodra@gmail.com>
458
459 * nlm/ChangeLog-9315: Delete.
460 * nlm/alpha-ext.h: Delete.
461 * nlm/common.h: Delete.
462 * nlm/external.h: Delete.
463 * nlm/i386-ext.h: Delete.
464 * nlm/internal.h: Delete.
465 * nlm/ppc-ext.h: Delete.
466 * nlm/sparc32-ext.h: Delete.
467
fceadf09
AM
4682018-04-16 Alan Modra <amodra@gmail.com>
469
470 * opcode/tahoe.h: Delete.
471
a8eb42a8
AM
4722018-04-11 Alan Modra <amodra@gmail.com>
473
474 * aout/adobe.h: Delete.
475 * aout/reloc.h: Delete.
476 * coff/i860.h: Delete.
477 * coff/i960.h: Delete.
478 * elf/i860.h: Delete.
479 * elf/i960.h: Delete.
480 * opcode/i860.h: Delete.
481 * opcode/i960.h: Delete.
482 * aout/aout64.h (enum reloc_type): Trim off 29k and other unused values.
483 * aout/ar.h (ARMAGB): Remove.
484 * coff/internal.h (struct internal_aouthdr, struct internal_scnhdr,
485 union internal_auxent): Remove i960 support.
486
23cedd1d
AM
4872018-04-09 Alan Modra <amodra@gmail.com>
488
489 * elf/ppc.h (R_PPC_PLTSEQ, R_PPC_PLTCALL): Define.
490 * elf/ppc64.h (R_PPC64_PLTSEQ, R_PPC64_PLTCALL): Define.
491
84f1b9fb
RL
4922018-03-28 Renlin Li <renlin.li@arm.com>
493
494 PR ld/22970
495 * elf/aarch64.h: Add relocation number for
496 R_AARCH64_P32_TLSLE_LDST16_TPREL_LO12,
497 R_AARCH64_P32_TLSLE_LDST16_TPREL_LO12_NC,
498 R_AARCH64_P32_TLSLE_LDST32_TPREL_LO12,
499 R_AARCH64_P32_TLSLE_LDST32_TPREL_LO12_NC,
500 R_AARCH64_P32_TLSLE_LDST64_TPREL_LO12,
501 R_AARCH64_P32_TLSLE_LDST64_TPREL_LO12_NC,
502 R_AARCH64_P32_TLSLE_LDST8_TPREL_LO12,
503 R_AARCH64_P32_TLSLE_LDST8_TPREL_LO12_NC.
504
c8d59609
NC
5052018-03-28 Nick Clifton <nickc@redhat.com>
506
507 PR 22988
508 * opcode/aarch64.h (enum aarch64_opnd): Add
509 AARCH64_OPND_SVE_ADDR_R.
510
b1202ffa
L
5112018-03-21 H.J. Lu <hongjiu.lu@intel.com>
512
513 * elf/common.h (DF_1_KMOD): New.
514 (DF_1_WEAKFILTER): Likewise.
515 (DF_1_NOCOMMON): Likewise.
516
0e35537d
JW
5172018-03-14 Kito Cheng <kito.cheng@gmail.com>
518
519 * opcode/riscv.h (OP_MASK_FUNCT3): New.
520 (OP_SH_FUNCT3): Likewise.
521 (OP_MASK_FUNCT7): Likewise.
522 (OP_SH_FUNCT7): Likewise.
523 (OP_MASK_OP2): Likewise.
524 (OP_SH_OP2): Likewise.
525 (OP_MASK_CFUNCT4): Likewise.
526 (OP_SH_CFUNCT4): Likewise.
527 (OP_MASK_CFUNCT3): Likewise.
528 (OP_SH_CFUNCT3): Likewise.
529 (riscv_insn_types): Likewise.
530
3e33b239
NC
5312018-03-13 Nick Clifton <nickc@redhat.com>
532
533 PR 22113
534 * coff/pe.h (struct pex64_unwind_info): Add a rawUnwindCodesEnd
535 field.
536
bd5dea88
L
5372018-03-08 H.J. Lu <hongjiu.lu@intel.com>
538
539 * opcode/i386 (OLDGCC_COMPAT): Removed.
540
5b616bef
TP
5412018-02-27 Thomas Preud'homme <thomas.preudhomme@arm.com>
542
543 * opcode/arm.h (ARM_FEATURE_COPY): Remove macro definition.
544
75f31665
MR
5452018-02-20 Maciej W. Rozycki <macro@mips.com>
546
547 * opcode/mips.h: Remove `M' operand code.
548
830db048
ZF
5492018-02-12 Zebediah Figura <z.figura12@gmail.com>
550
551 * coff/msdos.h: New header.
552 * coff/pe.h: Move common defines to msdos.h.
553 * coff/powerpc.h: Likewise.
554
faf766e3
NC
5552018-01-13 Nick Clifton <nickc@redhat.com>
556
557 2.30 branch created.
558
47acac12
L
5592018-01-11 H.J. Lu <hongjiu.lu@intel.com>
560
561 PR ld/22393
562 * bfdlink.h (bfd_link_info): Add separate_code.
563
645a2c5b
JW
5642018-01-04 Jim Wilson <jimw@sifive.com>
565
566 * opcode/riscv-opc.h (CSR_SBADADDR): Rename to CSR_STVAL. Rename
567 DECLARE_CSR entry. Add alias to map sbadaddr to CSR_STVAL.
568 (CSR_MBADADDR): Rename to CSR_MTVAL. Rename DECLARE_CSR entry.
569 Add alias to map mbadaddr to CSR_MTVAL.
570
219d1afa
AM
5712018-01-03 Alan Modra <amodra@gmail.com>
572
573 Update year range in copyright notice of all files.
574
1e563868 575For older changes see ChangeLog-2017
3499769a 576\f
1e563868 577Copyright (C) 2018 Free Software Foundation, Inc.
3499769a
AM
578
579Copying and distribution of this file, with or without modification,
580are permitted in any medium without royalty provided the copyright
581notice and this notice are preserved.
582
583Local Variables:
584mode: change-log
585left-margin: 8
586fill-column: 74
587version-control: never
588End:
This page took 0.179797 seconds and 4 git commands to generate.