Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | #ifndef _ASM_IA64_HW_IRQ_H |
2 | #define _ASM_IA64_HW_IRQ_H | |
3 | ||
4 | /* | |
5 | * Copyright (C) 2001-2003 Hewlett-Packard Co | |
6 | * David Mosberger-Tang <davidm@hpl.hp.com> | |
7 | */ | |
8 | ||
9 | #include <linux/interrupt.h> | |
10 | #include <linux/sched.h> | |
11 | #include <linux/types.h> | |
12 | #include <linux/profile.h> | |
13 | ||
14 | #include <asm/machvec.h> | |
15 | #include <asm/ptrace.h> | |
16 | #include <asm/smp.h> | |
17 | ||
18 | typedef u8 ia64_vector; | |
19 | ||
20 | /* | |
21 | * 0 special | |
22 | * | |
23 | * 1,3-14 are reserved from firmware | |
24 | * | |
25 | * 16-255 (vectored external interrupts) are available | |
26 | * | |
27 | * 15 spurious interrupt (see IVR) | |
28 | * | |
29 | * 16 lowest priority, 255 highest priority | |
30 | * | |
31 | * 15 classes of 16 interrupts each. | |
32 | */ | |
33 | #define IA64_MIN_VECTORED_IRQ 16 | |
34 | #define IA64_MAX_VECTORED_IRQ 255 | |
35 | #define IA64_NUM_VECTORS 256 | |
36 | ||
37 | #define AUTO_ASSIGN -1 | |
38 | ||
39 | #define IA64_SPURIOUS_INT_VECTOR 0x0f | |
40 | ||
41 | /* | |
42 | * Vectors 0x10-0x1f are used for low priority interrupts, e.g. CMCI. | |
43 | */ | |
44 | #define IA64_CPEP_VECTOR 0x1c /* corrected platform error polling vector */ | |
45 | #define IA64_CMCP_VECTOR 0x1d /* corrected machine-check polling vector */ | |
46 | #define IA64_CPE_VECTOR 0x1e /* corrected platform error interrupt vector */ | |
47 | #define IA64_CMC_VECTOR 0x1f /* corrected machine-check interrupt vector */ | |
48 | /* | |
49 | * Vectors 0x20-0x2f are reserved for legacy ISA IRQs. | |
10083072 MM |
50 | * Use vectors 0x30-0xe7 as the default device vector range for ia64. |
51 | * Platforms may choose to reduce this range in platform_irq_setup, but the | |
52 | * platform range must fall within | |
53 | * [IA64_DEF_FIRST_DEVICE_VECTOR..IA64_DEF_LAST_DEVICE_VECTOR] | |
1da177e4 | 54 | */ |
10083072 MM |
55 | extern int ia64_first_device_vector; |
56 | extern int ia64_last_device_vector; | |
57 | ||
58 | #define IA64_DEF_FIRST_DEVICE_VECTOR 0x30 | |
59 | #define IA64_DEF_LAST_DEVICE_VECTOR 0xe7 | |
60 | #define IA64_FIRST_DEVICE_VECTOR ia64_first_device_vector | |
61 | #define IA64_LAST_DEVICE_VECTOR ia64_last_device_vector | |
62 | #define IA64_MAX_DEVICE_VECTORS (IA64_DEF_LAST_DEVICE_VECTOR - IA64_DEF_FIRST_DEVICE_VECTOR + 1) | |
1da177e4 LT |
63 | #define IA64_NUM_DEVICE_VECTORS (IA64_LAST_DEVICE_VECTOR - IA64_FIRST_DEVICE_VECTOR + 1) |
64 | ||
65 | #define IA64_MCA_RENDEZ_VECTOR 0xe8 /* MCA rendez interrupt */ | |
313d8e57 | 66 | #define IA64_PERFMON_VECTOR 0xee /* performance monitor interrupt vector */ |
1da177e4 LT |
67 | #define IA64_TIMER_VECTOR 0xef /* use highest-prio group 15 interrupt for timer */ |
68 | #define IA64_MCA_WAKEUP_VECTOR 0xf0 /* MCA wakeup (must be >MCA_RENDEZ_VECTOR) */ | |
3be44b9c | 69 | #define IA64_IPI_LOCAL_TLB_FLUSH 0xfc /* SMP flush local TLB */ |
1da177e4 LT |
70 | #define IA64_IPI_RESCHEDULE 0xfd /* SMP reschedule */ |
71 | #define IA64_IPI_VECTOR 0xfe /* inter-processor interrupt vector */ | |
72 | ||
73 | /* Used for encoding redirected irqs */ | |
74 | ||
75 | #define IA64_IRQ_REDIRECTED (1 << 31) | |
76 | ||
77 | /* IA64 inter-cpu interrupt related definitions */ | |
78 | ||
79 | #define IA64_IPI_DEFAULT_BASE_ADDR 0xfee00000 | |
80 | ||
81 | /* Delivery modes for inter-cpu interrupts */ | |
82 | enum { | |
83 | IA64_IPI_DM_INT = 0x0, /* pend an external interrupt */ | |
84 | IA64_IPI_DM_PMI = 0x2, /* pend a PMI */ | |
85 | IA64_IPI_DM_NMI = 0x4, /* pend an NMI (vector 2) */ | |
86 | IA64_IPI_DM_INIT = 0x5, /* pend an INIT interrupt */ | |
87 | IA64_IPI_DM_EXTINT = 0x7, /* pend an 8259-compatible interrupt. */ | |
88 | }; | |
89 | ||
90 | extern __u8 isa_irq_to_vector_map[16]; | |
91 | #define isa_irq_to_vector(x) isa_irq_to_vector_map[(x)] | |
92 | ||
e1b30a39 YI |
93 | struct irq_cfg { |
94 | ia64_vector vector; | |
4994be1b | 95 | cpumask_t domain; |
a6cd6322 KK |
96 | cpumask_t old_domain; |
97 | unsigned move_cleanup_count; | |
98 | u8 move_in_progress : 1; | |
e1b30a39 YI |
99 | }; |
100 | extern spinlock_t vector_lock; | |
101 | extern struct irq_cfg irq_cfg[NR_IRQS]; | |
4994be1b | 102 | #define irq_to_domain(x) irq_cfg[(x)].domain |
e1b30a39 YI |
103 | DECLARE_PER_CPU(int[IA64_NUM_VECTORS], vector_irq); |
104 | ||
1da177e4 LT |
105 | extern struct hw_interrupt_type irq_type_ia64_lsapic; /* CPU-internal interrupt controller */ |
106 | ||
4994be1b | 107 | extern int bind_irq_vector(int irq, int vector, cpumask_t domain); |
1da177e4 LT |
108 | extern int assign_irq_vector (int irq); /* allocate a free vector */ |
109 | extern void free_irq_vector (int vector); | |
10083072 | 110 | extern int reserve_irq_vector (int vector); |
e1b30a39 | 111 | extern void __setup_vector_irq(int cpu); |
1da177e4 LT |
112 | extern void ia64_send_ipi (int cpu, int vector, int delivery_mode, int redirect); |
113 | extern void register_percpu_irq (ia64_vector vec, struct irqaction *action); | |
e1b30a39 YI |
114 | extern int check_irq_used (int irq); |
115 | extern void destroy_and_reserve_irq (unsigned int irq); | |
1da177e4 | 116 | |
a6cd6322 KK |
117 | #if defined(CONFIG_SMP) && (defined(CONFIG_IA64_GENERIC) || defined(CONFIG_IA64_DIG)) |
118 | extern int irq_prepare_move(int irq, int cpu); | |
119 | extern void irq_complete_move(unsigned int irq); | |
120 | #else | |
121 | static inline int irq_prepare_move(int irq, int cpu) { return 0; } | |
122 | static inline void irq_complete_move(unsigned int irq) {} | |
123 | #endif | |
124 | ||
c0ad90a3 | 125 | static inline void ia64_resend_irq(unsigned int vector) |
1da177e4 LT |
126 | { |
127 | platform_send_ipi(smp_processor_id(), vector, IA64_IPI_DM_INT, 0); | |
128 | } | |
129 | ||
130 | /* | |
131 | * Default implementations for the irq-descriptor API: | |
132 | */ | |
133 | ||
134 | extern irq_desc_t irq_desc[NR_IRQS]; | |
135 | ||
136 | #ifndef CONFIG_IA64_GENERIC | |
1115200a KK |
137 | static inline ia64_vector __ia64_irq_to_vector(int irq) |
138 | { | |
139 | return irq_cfg[irq].vector; | |
140 | } | |
141 | ||
1da177e4 LT |
142 | static inline unsigned int |
143 | __ia64_local_vector_to_irq (ia64_vector vec) | |
144 | { | |
e1b30a39 | 145 | return __get_cpu_var(vector_irq)[vec]; |
1da177e4 LT |
146 | } |
147 | #endif | |
148 | ||
149 | /* | |
150 | * Next follows the irq descriptor interface. On IA-64, each CPU supports 256 interrupt | |
151 | * vectors. On smaller systems, there is a one-to-one correspondence between interrupt | |
152 | * vectors and the Linux irq numbers. However, larger systems may have multiple interrupt | |
153 | * domains meaning that the translation from vector number to irq number depends on the | |
154 | * interrupt domain that a CPU belongs to. This API abstracts such platform-dependent | |
155 | * differences and provides a uniform means to translate between vector and irq numbers | |
156 | * and to obtain the irq descriptor for a given irq number. | |
157 | */ | |
158 | ||
1da177e4 LT |
159 | /* Extract the IA-64 vector that corresponds to IRQ. */ |
160 | static inline ia64_vector | |
161 | irq_to_vector (int irq) | |
162 | { | |
1115200a | 163 | return platform_irq_to_vector(irq); |
1da177e4 LT |
164 | } |
165 | ||
166 | /* | |
167 | * Convert the local IA-64 vector to the corresponding irq number. This translation is | |
168 | * done in the context of the interrupt domain that the currently executing CPU belongs | |
169 | * to. | |
170 | */ | |
171 | static inline unsigned int | |
172 | local_vector_to_irq (ia64_vector vec) | |
173 | { | |
174 | return platform_local_vector_to_irq(vec); | |
175 | } | |
176 | ||
177 | #endif /* _ASM_IA64_HW_IRQ_H */ |