[PATCH] scheduler cache-hot-autodetect
[deliverable/linux.git] / include / asm-ia64 / topology.h
CommitLineData
1da177e4
LT
1/*
2 * linux/include/asm-ia64/topology.h
3 *
4 * Copyright (C) 2002, Erich Focht, NEC
5 *
6 * All rights reserved.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 */
13#ifndef _ASM_IA64_TOPOLOGY_H
14#define _ASM_IA64_TOPOLOGY_H
15
16#include <asm/acpi.h>
17#include <asm/numa.h>
18#include <asm/smp.h>
19
20#ifdef CONFIG_NUMA
21/*
22 * Returns the number of the node containing CPU 'cpu'
23 */
24#define cpu_to_node(cpu) (int)(cpu_to_node_map[cpu])
25
26/*
27 * Returns a bitmask of CPUs on Node 'node'.
28 */
29#define node_to_cpumask(node) (node_to_cpu_mask[node])
30
31/*
32 * Returns the number of the node containing Node 'nid'.
33 * Not implemented here. Multi-level hierarchies detected with
34 * the help of node_distance().
35 */
36#define parent_node(nid) (nid)
37
38/*
39 * Returns the number of the first CPU on Node 'node'.
40 */
c660439b 41#define node_to_first_cpu(node) (first_cpu(node_to_cpumask(node)))
1da177e4 42
514604c6
CL
43/*
44 * Determines the node for a given pci bus
45 */
46#define pcibus_to_node(bus) PCI_CONTROLLER(bus)->node
47
1da177e4
LT
48void build_cpu_to_node_map(void);
49
687f1661
NP
50#define SD_CPU_INIT (struct sched_domain) { \
51 .span = CPU_MASK_NONE, \
52 .parent = NULL, \
53 .groups = NULL, \
54 .min_interval = 1, \
55 .max_interval = 4, \
56 .busy_factor = 64, \
57 .imbalance_pct = 125, \
687f1661
NP
58 .per_cpu_gain = 100, \
59 .cache_nice_tries = 2, \
60 .busy_idx = 2, \
61 .idle_idx = 1, \
62 .newidle_idx = 2, \
63 .wake_idx = 1, \
64 .forkexec_idx = 1, \
65 .flags = SD_LOAD_BALANCE \
66 | SD_BALANCE_NEWIDLE \
67 | SD_BALANCE_EXEC \
68 | SD_WAKE_AFFINE, \
69 .last_balance = jiffies, \
70 .balance_interval = 1, \
71 .nr_balance_failed = 0, \
72}
73
1da177e4
LT
74/* sched_domains SD_NODE_INIT for IA64 NUMA machines */
75#define SD_NODE_INIT (struct sched_domain) { \
76 .span = CPU_MASK_NONE, \
77 .parent = NULL, \
78 .groups = NULL, \
687f1661
NP
79 .min_interval = 8, \
80 .max_interval = 8*(min(num_online_cpus(), 32)), \
81 .busy_factor = 64, \
1da177e4 82 .imbalance_pct = 125, \
687f1661
NP
83 .cache_nice_tries = 2, \
84 .busy_idx = 3, \
85 .idle_idx = 2, \
86 .newidle_idx = 0, /* unused */ \
87 .wake_idx = 1, \
88 .forkexec_idx = 1, \
1da177e4
LT
89 .per_cpu_gain = 100, \
90 .flags = SD_LOAD_BALANCE \
91 | SD_BALANCE_EXEC \
687f1661 92 | SD_BALANCE_FORK \
1da177e4
LT
93 | SD_WAKE_BALANCE, \
94 .last_balance = jiffies, \
687f1661 95 .balance_interval = 64, \
1da177e4
LT
96 .nr_balance_failed = 0, \
97}
98
1da177e4
LT
99#endif /* CONFIG_NUMA */
100
101#include <asm-generic/topology.h>
102
103#endif /* _ASM_IA64_TOPOLOGY_H */
This page took 0.147246 seconds and 5 git commands to generate.