Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * uninorth.h: definitions for using the "UniNorth" host bridge chip | |
3 | * from Apple. This chip is used on "Core99" machines | |
4 | * This also includes U2 used on more recent MacRISC2/3 | |
5 | * machines and U3 (G5) | |
6 | * | |
7 | */ | |
8 | #ifdef __KERNEL__ | |
9 | #ifndef __ASM_UNINORTH_H__ | |
10 | #define __ASM_UNINORTH_H__ | |
11 | ||
12 | /* | |
13 | * Uni-N and U3 config space reg. definitions | |
14 | * | |
15 | * (Little endian) | |
16 | */ | |
17 | ||
18 | /* Address ranges selection. This one should work with Bandit too */ | |
19 | /* Not U3 */ | |
20 | #define UNI_N_ADDR_SELECT 0x48 | |
21 | #define UNI_N_ADDR_COARSE_MASK 0xffff0000 /* 256Mb regions at *0000000 */ | |
22 | #define UNI_N_ADDR_FINE_MASK 0x0000ffff /* 16Mb regions at f*000000 */ | |
23 | ||
24 | /* AGP registers */ | |
25 | /* Not U3 */ | |
26 | #define UNI_N_CFG_GART_BASE 0x8c | |
27 | #define UNI_N_CFG_AGP_BASE 0x90 | |
28 | #define UNI_N_CFG_GART_CTRL 0x94 | |
29 | #define UNI_N_CFG_INTERNAL_STATUS 0x98 | |
30 | #define UNI_N_CFG_GART_DUMMY_PAGE 0xa4 | |
31 | ||
32 | /* UNI_N_CFG_GART_CTRL bits definitions */ | |
33 | #define UNI_N_CFG_GART_INVAL 0x00000001 | |
34 | #define UNI_N_CFG_GART_ENABLE 0x00000100 | |
35 | #define UNI_N_CFG_GART_2xRESET 0x00010000 | |
36 | #define UNI_N_CFG_GART_DISSBADET 0x00020000 | |
37 | /* The following seems to only be used only on U3 <j.glisse@gmail.com> */ | |
38 | #define U3_N_CFG_GART_SYNCMODE 0x00040000 | |
39 | #define U3_N_CFG_GART_PERFRD 0x00080000 | |
40 | #define U3_N_CFG_GART_B2BGNT 0x00200000 | |
41 | #define U3_N_CFG_GART_FASTDDR 0x00400000 | |
42 | ||
43 | /* My understanding of UniNorth AGP as of UniNorth rev 1.0x, | |
44 | * revision 1.5 (x4 AGP) may need further changes. | |
45 | * | |
46 | * AGP_BASE register contains the base address of the AGP aperture on | |
47 | * the AGP bus. It doesn't seem to be visible to the CPU as of UniNorth 1.x, | |
48 | * even if decoding of this address range is enabled in the address select | |
49 | * register. Apparently, the only supported bases are 256Mb multiples | |
50 | * (high 4 bits of that register). | |
51 | * | |
52 | * GART_BASE register appear to contain the physical address of the GART | |
53 | * in system memory in the high address bits (page aligned), and the | |
54 | * GART size in the low order bits (number of GART pages) | |
55 | * | |
56 | * The GART format itself is one 32bits word per physical memory page. | |
57 | * This word contains, in little-endian format (!!!), the physical address | |
58 | * of the page in the high bits, and what appears to be an "enable" bit | |
59 | * in the LSB bit (0) that must be set to 1 when the entry is valid. | |
60 | * | |
61 | * Obviously, the GART is not cache coherent and so any change to it | |
62 | * must be flushed to memory (or maybe just make the GART space non | |
63 | * cachable). AGP memory itself doens't seem to be cache coherent neither. | |
64 | * | |
65 | * In order to invalidate the GART (which is probably necessary to inval | |
66 | * the bridge internal TLBs), the following sequence has to be written, | |
67 | * in order, to the GART_CTRL register: | |
68 | * | |
69 | * UNI_N_CFG_GART_ENABLE | UNI_N_CFG_GART_INVAL | |
70 | * UNI_N_CFG_GART_ENABLE | |
71 | * UNI_N_CFG_GART_ENABLE | UNI_N_CFG_GART_2xRESET | |
72 | * UNI_N_CFG_GART_ENABLE | |
73 | * | |
74 | * As far as AGP "features" are concerned, it looks like fast write may | |
75 | * not be supported but this has to be confirmed. | |
76 | * | |
77 | * Turning on AGP seem to require a double invalidate operation, one before | |
78 | * setting the AGP command register, on after. | |
79 | * | |
80 | * Turning off AGP seems to require the following sequence: first wait | |
81 | * for the AGP to be idle by reading the internal status register, then | |
82 | * write in that order to the GART_CTRL register: | |
83 | * | |
84 | * UNI_N_CFG_GART_ENABLE | UNI_N_CFG_GART_INVAL | |
85 | * 0 | |
86 | * UNI_N_CFG_GART_2xRESET | |
87 | * 0 | |
88 | */ | |
89 | ||
90 | /* | |
91 | * Uni-N memory mapped reg. definitions | |
92 | * | |
93 | * Those registers are Big-Endian !! | |
94 | * | |
95 | * Their meaning come from either Darwin and/or from experiments I made with | |
96 | * the bootrom, I'm not sure about their exact meaning yet | |
97 | * | |
98 | */ | |
99 | ||
100 | /* Version of the UniNorth chip */ | |
101 | #define UNI_N_VERSION 0x0000 /* Known versions: 3,7 and 8 */ | |
102 | ||
103 | #define UNI_N_VERSION_107 0x0003 /* 1.0.7 */ | |
104 | #define UNI_N_VERSION_10A 0x0007 /* 1.0.10 */ | |
105 | #define UNI_N_VERSION_150 0x0011 /* 1.5 */ | |
106 | #define UNI_N_VERSION_200 0x0024 /* 2.0 */ | |
107 | #define UNI_N_VERSION_PANGEA 0x00C0 /* Integrated U1 + K */ | |
108 | #define UNI_N_VERSION_INTREPID 0x00D2 /* Integrated U2 + K */ | |
109 | #define UNI_N_VERSION_300 0x0030 /* 3.0 (U3 on G5) */ | |
110 | ||
111 | /* This register is used to enable/disable various clocks */ | |
112 | #define UNI_N_CLOCK_CNTL 0x0020 | |
113 | #define UNI_N_CLOCK_CNTL_PCI 0x00000001 /* PCI2 clock control */ | |
114 | #define UNI_N_CLOCK_CNTL_GMAC 0x00000002 /* GMAC clock control */ | |
115 | #define UNI_N_CLOCK_CNTL_FW 0x00000004 /* FireWire clock control */ | |
116 | #define UNI_N_CLOCK_CNTL_ATA100 0x00000010 /* ATA-100 clock control (U2) */ | |
117 | ||
118 | /* Power Management control */ | |
119 | #define UNI_N_POWER_MGT 0x0030 | |
120 | #define UNI_N_POWER_MGT_NORMAL 0x00 | |
121 | #define UNI_N_POWER_MGT_IDLE2 0x01 | |
122 | #define UNI_N_POWER_MGT_SLEEP 0x02 | |
123 | ||
124 | /* This register is configured by Darwin depending on the UniN | |
125 | * revision | |
126 | */ | |
127 | #define UNI_N_ARB_CTRL 0x0040 | |
128 | #define UNI_N_ARB_CTRL_QACK_DELAY_SHIFT 15 | |
129 | #define UNI_N_ARB_CTRL_QACK_DELAY_MASK 0x0e1f8000 | |
130 | #define UNI_N_ARB_CTRL_QACK_DELAY 0x30 | |
131 | #define UNI_N_ARB_CTRL_QACK_DELAY105 0x00 | |
132 | ||
133 | /* This one _might_ return the CPU number of the CPU reading it; | |
134 | * the bootROM decides whether to boot or to sleep/spinloop depending | |
135 | * on this register beeing 0 or not | |
136 | */ | |
137 | #define UNI_N_CPU_NUMBER 0x0050 | |
138 | ||
139 | /* This register appear to be read by the bootROM to decide what | |
140 | * to do on a non-recoverable reset (powerup or wakeup) | |
141 | */ | |
142 | #define UNI_N_HWINIT_STATE 0x0070 | |
143 | #define UNI_N_HWINIT_STATE_SLEEPING 0x01 | |
144 | #define UNI_N_HWINIT_STATE_RUNNING 0x02 | |
145 | /* This last bit appear to be used by the bootROM to know the second | |
146 | * CPU has started and will enter it's sleep loop with IP=0 | |
147 | */ | |
148 | #define UNI_N_HWINIT_STATE_CPU1_FLAG 0x10000000 | |
149 | ||
150 | /* This register controls AACK delay, which is set when 2004 iBook/PowerBook | |
151 | * is in low speed mode. | |
152 | */ | |
153 | #define UNI_N_AACK_DELAY 0x0100 | |
154 | #define UNI_N_AACK_DELAY_ENABLE 0x00000001 | |
155 | ||
156 | /* Clock status for Intrepid */ | |
157 | #define UNI_N_CLOCK_STOP_STATUS0 0x0150 | |
158 | #define UNI_N_CLOCK_STOPPED_EXTAGP 0x00200000 | |
159 | #define UNI_N_CLOCK_STOPPED_AGPDEL 0x00100000 | |
160 | #define UNI_N_CLOCK_STOPPED_I2S0_45_49 0x00080000 | |
161 | #define UNI_N_CLOCK_STOPPED_I2S0_18 0x00040000 | |
162 | #define UNI_N_CLOCK_STOPPED_I2S1_45_49 0x00020000 | |
163 | #define UNI_N_CLOCK_STOPPED_I2S1_18 0x00010000 | |
164 | #define UNI_N_CLOCK_STOPPED_TIMER 0x00008000 | |
165 | #define UNI_N_CLOCK_STOPPED_SCC_RTCLK18 0x00004000 | |
166 | #define UNI_N_CLOCK_STOPPED_SCC_RTCLK32 0x00002000 | |
167 | #define UNI_N_CLOCK_STOPPED_SCC_VIA32 0x00001000 | |
168 | #define UNI_N_CLOCK_STOPPED_SCC_SLOT0 0x00000800 | |
169 | #define UNI_N_CLOCK_STOPPED_SCC_SLOT1 0x00000400 | |
170 | #define UNI_N_CLOCK_STOPPED_SCC_SLOT2 0x00000200 | |
171 | #define UNI_N_CLOCK_STOPPED_PCI_FBCLKO 0x00000100 | |
172 | #define UNI_N_CLOCK_STOPPED_VEO0 0x00000080 | |
173 | #define UNI_N_CLOCK_STOPPED_VEO1 0x00000040 | |
174 | #define UNI_N_CLOCK_STOPPED_USB0 0x00000020 | |
175 | #define UNI_N_CLOCK_STOPPED_USB1 0x00000010 | |
176 | #define UNI_N_CLOCK_STOPPED_USB2 0x00000008 | |
177 | #define UNI_N_CLOCK_STOPPED_32 0x00000004 | |
178 | #define UNI_N_CLOCK_STOPPED_45 0x00000002 | |
179 | #define UNI_N_CLOCK_STOPPED_49 0x00000001 | |
180 | ||
181 | #define UNI_N_CLOCK_STOP_STATUS1 0x0160 | |
182 | #define UNI_N_CLOCK_STOPPED_PLL4REF 0x00080000 | |
183 | #define UNI_N_CLOCK_STOPPED_CPUDEL 0x00040000 | |
184 | #define UNI_N_CLOCK_STOPPED_CPU 0x00020000 | |
185 | #define UNI_N_CLOCK_STOPPED_BUF_REFCKO 0x00010000 | |
186 | #define UNI_N_CLOCK_STOPPED_PCI2 0x00008000 | |
187 | #define UNI_N_CLOCK_STOPPED_FW 0x00004000 | |
188 | #define UNI_N_CLOCK_STOPPED_GB 0x00002000 | |
189 | #define UNI_N_CLOCK_STOPPED_ATA66 0x00001000 | |
190 | #define UNI_N_CLOCK_STOPPED_ATA100 0x00000800 | |
191 | #define UNI_N_CLOCK_STOPPED_MAX 0x00000400 | |
192 | #define UNI_N_CLOCK_STOPPED_PCI1 0x00000200 | |
193 | #define UNI_N_CLOCK_STOPPED_KLPCI 0x00000100 | |
194 | #define UNI_N_CLOCK_STOPPED_USB0PCI 0x00000080 | |
195 | #define UNI_N_CLOCK_STOPPED_USB1PCI 0x00000040 | |
196 | #define UNI_N_CLOCK_STOPPED_USB2PCI 0x00000020 | |
197 | #define UNI_N_CLOCK_STOPPED_7PCI1 0x00000008 | |
198 | #define UNI_N_CLOCK_STOPPED_AGP 0x00000004 | |
199 | #define UNI_N_CLOCK_STOPPED_PCI0 0x00000002 | |
200 | #define UNI_N_CLOCK_STOPPED_18 0x00000001 | |
201 | ||
202 | /* Intrepid registe to OF do-platform-clockspreading */ | |
203 | #define UNI_N_CLOCK_SPREADING 0x190 | |
204 | ||
205 | /* Uninorth 1.5 rev. has additional perf. monitor registers at 0xf00-0xf50 */ | |
206 | ||
207 | ||
208 | /* | |
209 | * U3 specific registers | |
210 | */ | |
211 | ||
212 | ||
213 | /* U3 Toggle */ | |
214 | #define U3_TOGGLE_REG 0x00e0 | |
215 | #define U3_PMC_START_STOP 0x0001 | |
216 | #define U3_MPIC_RESET 0x0002 | |
217 | #define U3_MPIC_OUTPUT_ENABLE 0x0004 | |
218 | ||
219 | /* U3 API PHY Config 1 */ | |
220 | #define U3_API_PHY_CONFIG_1 0x23030 | |
221 | ||
222 | /* U3 HyperTransport registers */ | |
223 | #define U3_HT_CONFIG_BASE 0x70000 | |
224 | #define U3_HT_LINK_COMMAND 0x100 | |
225 | #define U3_HT_LINK_CONFIG 0x110 | |
226 | #define U3_HT_LINK_FREQ 0x120 | |
227 | ||
228 | #endif /* __ASM_UNINORTH_H__ */ | |
229 | #endif /* __KERNEL__ */ |