cfq-iosched: fix rcu freeing of cfq io contexts
[deliverable/linux.git] / include / asm-sh / page.h
CommitLineData
1da177e4
LT
1#ifndef __ASM_SH_PAGE_H
2#define __ASM_SH_PAGE_H
3
4/*
5 * Copyright (C) 1999 Niibe Yutaka
6 */
7
d02b08f6
SM
8#include <linux/const.h>
9
1da177e4 10/* PAGE_SHIFT determines the page size */
21440cf0
PM
11#if defined(CONFIG_PAGE_SIZE_4KB)
12# define PAGE_SHIFT 12
13#elif defined(CONFIG_PAGE_SIZE_8KB)
14# define PAGE_SHIFT 13
15#elif defined(CONFIG_PAGE_SIZE_64KB)
16# define PAGE_SHIFT 16
17#else
18# error "Bogus kernel page size?"
19#endif
8c12b5dc 20
d02b08f6 21#define PAGE_SIZE (_AC(1, UL) << PAGE_SHIFT)
1da177e4
LT
22#define PAGE_MASK (~(PAGE_SIZE-1))
23#define PTE_MASK PAGE_MASK
24
d02b08f6
SM
25/* to align the pointer to the (next) page boundary */
26#define PAGE_ALIGN(addr) (((addr)+PAGE_SIZE-1)&PAGE_MASK)
27
1da177e4
LT
28#if defined(CONFIG_HUGETLB_PAGE_SIZE_64K)
29#define HPAGE_SHIFT 16
21440cf0
PM
30#elif defined(CONFIG_HUGETLB_PAGE_SIZE_256K)
31#define HPAGE_SHIFT 18
1da177e4
LT
32#elif defined(CONFIG_HUGETLB_PAGE_SIZE_1MB)
33#define HPAGE_SHIFT 20
21440cf0
PM
34#elif defined(CONFIG_HUGETLB_PAGE_SIZE_4MB)
35#define HPAGE_SHIFT 22
36#elif defined(CONFIG_HUGETLB_PAGE_SIZE_64MB)
37#define HPAGE_SHIFT 26
caff44e7
PM
38#elif defined(CONFIG_HUGETLB_PAGE_SIZE_512MB)
39#define HPAGE_SHIFT 29
1da177e4
LT
40#endif
41
42#ifdef CONFIG_HUGETLB_PAGE
43#define HPAGE_SIZE (1UL << HPAGE_SHIFT)
44#define HPAGE_MASK (~(HPAGE_SIZE-1))
45#define HUGETLB_PAGE_ORDER (HPAGE_SHIFT-PAGE_SHIFT)
46#endif
47
1da177e4
LT
48#ifndef __ASSEMBLY__
49
f3c25758 50extern unsigned long shm_align_mask;
01066625 51extern unsigned long max_low_pfn, min_low_pfn;
e08f457c 52extern unsigned long memory_start, memory_end;
f3c25758 53
379a95d1
PM
54extern void clear_page(void *to);
55extern void copy_page(void *to, void *from);
1da177e4 56
e7bd34a1 57#if !defined(CONFIG_CACHE_OFF) && defined(CONFIG_MMU) && \
38350e0a
PM
58 (defined(CONFIG_CPU_SH5) || defined(CONFIG_CPU_SH4) || \
59 defined(CONFIG_SH7705_CACHE_32KB))
1da177e4 60struct page;
7747b9a4 61struct vm_area_struct;
af39c16b 62extern void clear_user_page(void *to, unsigned long address, struct page *page);
38350e0a
PM
63extern void copy_user_page(void *to, void *from, unsigned long address,
64 struct page *page);
65#if defined(CONFIG_CPU_SH4)
7747b9a4
PM
66extern void copy_user_highpage(struct page *to, struct page *from,
67 unsigned long vaddr, struct vm_area_struct *vma);
68#define __HAVE_ARCH_COPY_USER_HIGHPAGE
69#endif
e7bd34a1 70#else
1da177e4
LT
71#define clear_user_page(page, vaddr, pg) clear_page(page)
72#define copy_user_page(to, from, vaddr, pg) copy_page(to, from)
1da177e4
LT
73#endif
74
75/*
76 * These are used to make use of C type-checking..
77 */
21440cf0
PM
78#ifdef CONFIG_X2TLB
79typedef struct { unsigned long pte_low, pte_high; } pte_t;
80typedef struct { unsigned long long pgprot; } pgprot_t;
d04a0f79 81typedef struct { unsigned long long pgd; } pgd_t;
21440cf0
PM
82#define pte_val(x) \
83 ((x).pte_low | ((unsigned long long)(x).pte_high << 32))
84#define __pte(x) \
85 ({ pte_t __pte = {(x), ((unsigned long long)(x)) >> 32}; __pte; })
249cfea9 86#elif defined(CONFIG_SUPERH32)
21440cf0 87typedef struct { unsigned long pte_low; } pte_t;
1da177e4 88typedef struct { unsigned long pgprot; } pgprot_t;
d04a0f79 89typedef struct { unsigned long pgd; } pgd_t;
21440cf0 90#define pte_val(x) ((x).pte_low)
249cfea9
PM
91#define __pte(x) ((pte_t) { (x) } )
92#else
93typedef struct { unsigned long long pte_low; } pte_t;
94typedef struct { unsigned long pgprot; } pgprot_t;
95typedef struct { unsigned long pgd; } pgd_t;
96#define pte_val(x) ((x).pte_low)
97#define __pte(x) ((pte_t) { (x) } )
21440cf0
PM
98#endif
99
1da177e4
LT
100#define pgd_val(x) ((x).pgd)
101#define pgprot_val(x) ((x).pgprot)
102
1da177e4
LT
103#define __pgd(x) ((pgd_t) { (x) } )
104#define __pgprot(x) ((pgprot_t) { (x) } )
105
2f569afd
MS
106typedef struct page *pgtable_t;
107
1da177e4
LT
108#endif /* !__ASSEMBLY__ */
109
d02b08f6
SM
110/*
111 * __MEMORY_START and SIZE are the physical addresses and size of RAM.
112 */
1da177e4
LT
113#define __MEMORY_START CONFIG_MEMORY_START
114#define __MEMORY_SIZE CONFIG_MEMORY_SIZE
1da177e4 115
d02b08f6
SM
116/*
117 * PAGE_OFFSET is the virtual address of the start of kernel address
118 * space.
119 */
e7f93a35 120#define PAGE_OFFSET CONFIG_PAGE_OFFSET
1da177e4 121
d02b08f6
SM
122/*
123 * Virtual to physical RAM address translation.
124 *
125 * In 29 bit mode, the physical offset of RAM from address 0 is visible in
126 * the kernel virtual address space, and thus we don't have to take
127 * this into account when translating. However in 32 bit mode this offset
128 * is not visible (it is part of the PMB mapping) and so needs to be
129 * added or subtracted as required.
130 */
131#ifdef CONFIG_32BIT
132#define __pa(x) ((unsigned long)(x)-PAGE_OFFSET+__MEMORY_START)
133#define __va(x) ((void *)((unsigned long)(x)+PAGE_OFFSET-__MEMORY_START))
134#else
135#define __pa(x) ((unsigned long)(x)-PAGE_OFFSET)
136#define __va(x) ((void *)((unsigned long)(x)+PAGE_OFFSET))
137#endif
138
139#define pfn_to_kaddr(pfn) __va((pfn) << PAGE_SHIFT)
01066625 140#define page_to_phys(page) (page_to_pfn(page) << PAGE_SHIFT)
1da177e4 141
d02b08f6
SM
142/*
143 * PFN = physical frame number (ie PFN 0 == physical address 0)
144 * PFN_START is the PFN of the first page of RAM. By defining this we
145 * don't have struct page entries for the portion of address space
146 * between physical address 0 and the start of RAM.
147 */
1da177e4 148#define PFN_START (__MEMORY_START >> PAGE_SHIFT)
67bb2c69 149#define ARCH_PFN_OFFSET (PFN_START)
1da177e4 150#define virt_to_page(kaddr) pfn_to_page(__pa(kaddr) >> PAGE_SHIFT)
5900711a 151#ifdef CONFIG_FLATMEM
01066625 152#define pfn_valid(pfn) ((pfn) >= min_low_pfn && (pfn) < max_low_pfn)
5900711a 153#endif
1da177e4
LT
154#define virt_addr_valid(kaddr) pfn_valid(__pa(kaddr) >> PAGE_SHIFT)
155
156#define VM_DATA_DEFAULT_FLAGS (VM_READ | VM_WRITE | VM_EXEC | \
157 VM_MAYREAD | VM_MAYWRITE | VM_MAYEXEC)
158
104b8dea 159#include <asm-generic/memory_model.h>
fd4fd5aa
SR
160#include <asm-generic/page.h>
161
19f9a34f
PM
162/* vDSO support */
163#ifdef CONFIG_VSYSCALL
164#define __HAVE_ARCH_GATE_AREA
165#endif
166
cbd2d9d8 167/*
66d485b4
PM
168 * Some drivers need to perform DMA into kmalloc'ed buffers
169 * and so we have to increase the kmalloc minalign for this.
cbd2d9d8 170 */
66d485b4 171#define ARCH_KMALLOC_MINALIGN L1_CACHE_BYTES
01fed931 172
66d485b4 173#ifdef CONFIG_SUPERH64
01fed931 174/*
66d485b4
PM
175 * While BYTES_PER_WORD == 4 on the current sh64 ABI, GCC will still
176 * happily generate {ld/st}.q pairs, requiring us to have 8-byte
177 * alignment to avoid traps. The kmalloc alignment is gauranteed by
178 * virtue of L1_CACHE_BYTES, requiring this to only be special cased
179 * for slab caches.
01fed931
PM
180 */
181#define ARCH_SLAB_MINALIGN 8
182#endif
cbd2d9d8 183
1da177e4 184#endif /* __ASM_SH_PAGE_H */
This page took 0.335202 seconds and 5 git commands to generate.