Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | #ifndef __SPARC64_SYSTEM_H |
2 | #define __SPARC64_SYSTEM_H | |
3 | ||
1da177e4 LT |
4 | #include <asm/ptrace.h> |
5 | #include <asm/processor.h> | |
6 | #include <asm/visasm.h> | |
7 | ||
8 | #ifndef __ASSEMBLY__ | |
10e26723 DM |
9 | |
10 | #include <linux/irqflags.h> | |
80af4eeb | 11 | #include <asm-generic/cmpxchg-local.h> |
10e26723 | 12 | |
1da177e4 LT |
13 | /* |
14 | * Sparc (general) CPU types | |
15 | */ | |
16 | enum sparc_cpu { | |
17 | sun4 = 0x00, | |
18 | sun4c = 0x01, | |
19 | sun4m = 0x02, | |
20 | sun4d = 0x03, | |
21 | sun4e = 0x04, | |
22 | sun4u = 0x05, /* V8 ploos ploos */ | |
23 | sun_unknown = 0x06, | |
24 | ap1000 = 0x07, /* almost a sun4m */ | |
25 | }; | |
26 | ||
27 | #define sparc_cpu_model sun4u | |
28 | ||
29 | /* This cannot ever be a sun4c nor sun4 :) That's just history. */ | |
30 | #define ARCH_SUN4C_SUN4 0 | |
31 | #define ARCH_SUN4 0 | |
32 | ||
7729d74e DM |
33 | extern char reboot_command[]; |
34 | ||
4d803fcd DM |
35 | /* These are here in an effort to more fully work around Spitfire Errata |
36 | * #51. Essentially, if a memory barrier occurs soon after a mispredicted | |
37 | * branch, the chip can stop executing instructions until a trap occurs. | |
38 | * Therefore, if interrupts are disabled, the chip can hang forever. | |
39 | * | |
40 | * It used to be believed that the memory barrier had to be right in the | |
41 | * delay slot, but a case has been traced recently wherein the memory barrier | |
42 | * was one instruction after the branch delay slot and the chip still hung. | |
43 | * The offending sequence was the following in sym_wakeup_done() of the | |
44 | * sym53c8xx_2 driver: | |
45 | * | |
46 | * call sym_ccb_from_dsa, 0 | |
47 | * movge %icc, 0, %l0 | |
48 | * brz,pn %o0, .LL1303 | |
49 | * mov %o0, %l2 | |
50 | * membar #LoadLoad | |
51 | * | |
52 | * The branch has to be mispredicted for the bug to occur. Therefore, we put | |
53 | * the memory barrier explicitly into a "branch always, predicted taken" | |
54 | * delay slot to avoid the problem case. | |
55 | */ | |
56 | #define membar_safe(type) \ | |
57 | do { __asm__ __volatile__("ba,pt %%xcc, 1f\n\t" \ | |
58 | " membar " type "\n" \ | |
59 | "1:\n" \ | |
60 | : : : "memory"); \ | |
61 | } while (0) | |
62 | ||
63 | #define mb() \ | |
64 | membar_safe("#LoadLoad | #LoadStore | #StoreStore | #StoreLoad") | |
65 | #define rmb() \ | |
66 | membar_safe("#LoadLoad") | |
67 | #define wmb() \ | |
68 | membar_safe("#StoreStore") | |
69 | #define membar_storeload() \ | |
70 | membar_safe("#StoreLoad") | |
71 | #define membar_storeload_storestore() \ | |
72 | membar_safe("#StoreLoad | #StoreStore") | |
73 | #define membar_storeload_loadload() \ | |
74 | membar_safe("#StoreLoad | #LoadLoad") | |
75 | #define membar_storestore_loadstore() \ | |
76 | membar_safe("#StoreStore | #LoadStore") | |
4f07118f | 77 | |
1da177e4 LT |
78 | #endif |
79 | ||
1da177e4 LT |
80 | #define nop() __asm__ __volatile__ ("nop") |
81 | ||
1da177e4 LT |
82 | #define read_barrier_depends() do { } while(0) |
83 | #define set_mb(__var, __value) \ | |
4f07118f | 84 | do { __var = __value; membar_storeload_storestore(); } while(0) |
1da177e4 LT |
85 | |
86 | #ifdef CONFIG_SMP | |
87 | #define smp_mb() mb() | |
88 | #define smp_rmb() rmb() | |
89 | #define smp_wmb() wmb() | |
90 | #define smp_read_barrier_depends() read_barrier_depends() | |
91 | #else | |
92 | #define smp_mb() __asm__ __volatile__("":::"memory") | |
93 | #define smp_rmb() __asm__ __volatile__("":::"memory") | |
94 | #define smp_wmb() __asm__ __volatile__("":::"memory") | |
95 | #define smp_read_barrier_depends() do { } while(0) | |
96 | #endif | |
97 | ||
98 | #define flushi(addr) __asm__ __volatile__ ("flush %0" : : "r" (addr) : "memory") | |
99 | ||
100 | #define flushw_all() __asm__ __volatile__("flushw") | |
101 | ||
102 | /* Performance counter register access. */ | |
103 | #define read_pcr(__p) __asm__ __volatile__("rd %%pcr, %0" : "=r" (__p)) | |
104 | #define write_pcr(__p) __asm__ __volatile__("wr %0, 0x0, %%pcr" : : "r" (__p)) | |
105 | #define read_pic(__p) __asm__ __volatile__("rd %%pic, %0" : "=r" (__p)) | |
106 | ||
107 | /* Blackbird errata workaround. See commentary in | |
108 | * arch/sparc64/kernel/smp.c:smp_percpu_timer_interrupt() | |
109 | * for more information. | |
110 | */ | |
111 | #define reset_pic() \ | |
112 | __asm__ __volatile__("ba,pt %xcc, 99f\n\t" \ | |
113 | ".align 64\n" \ | |
114 | "99:wr %g0, 0x0, %pic\n\t" \ | |
115 | "rd %pic, %g0") | |
116 | ||
117 | #ifndef __ASSEMBLY__ | |
118 | ||
119 | extern void sun_do_break(void); | |
1da177e4 LT |
120 | extern int stop_a_enabled; |
121 | ||
6ca94a13 | 122 | extern void fault_in_user_windows(void); |
1da177e4 LT |
123 | extern void synchronize_user_stack(void); |
124 | ||
125 | extern void __flushw_user(void); | |
126 | #define flushw_user() __flushw_user() | |
127 | ||
128 | #define flush_user_windows flushw_user | |
129 | #define flush_register_windows flushw_all | |
130 | ||
4866cde0 NP |
131 | /* Don't hold the runqueue lock over context switch */ |
132 | #define __ARCH_WANT_UNLOCKED_CTXSW | |
133 | #define prepare_arch_switch(next) \ | |
134 | do { \ | |
1da177e4 LT |
135 | flushw_all(); \ |
136 | } while (0) | |
137 | ||
1da177e4 LT |
138 | /* See what happens when you design the chip correctly? |
139 | * | |
140 | * We tell gcc we clobber all non-fixed-usage registers except | |
141 | * for l0/l1. It will use one for 'next' and the other to hold | |
142 | * the output value of 'last'. 'next' is not referenced again | |
143 | * past the invocation of switch_to in the scheduler, so we need | |
144 | * not preserve it's value. Hairy, but it lets us remove 2 loads | |
145 | * and 2 stores in this critical code path. -DaveM | |
146 | */ | |
1da177e4 LT |
147 | #define switch_to(prev, next, last) \ |
148 | do { if (test_thread_flag(TIF_PERFCTR)) { \ | |
149 | unsigned long __tmp; \ | |
150 | read_pcr(__tmp); \ | |
151 | current_thread_info()->pcr_reg = __tmp; \ | |
152 | read_pic(__tmp); \ | |
153 | current_thread_info()->kernel_cntd0 += (unsigned int)(__tmp);\ | |
154 | current_thread_info()->kernel_cntd1 += ((__tmp) >> 32); \ | |
155 | } \ | |
156 | flush_tlb_pending(); \ | |
157 | save_and_clear_fpu(); \ | |
158 | /* If you are tempted to conditionalize the following */ \ | |
159 | /* so that ASI is only written if it changes, think again. */ \ | |
160 | __asm__ __volatile__("wr %%g0, %0, %%asi" \ | |
f3169641 | 161 | : : "r" (__thread_flag_byte_ptr(task_thread_info(next))[TI_FLAG_BYTE_CURRENT_DS]));\ |
56fb4df6 DM |
162 | trap_block[current_thread_info()->cpu].thread = \ |
163 | task_thread_info(next); \ | |
1da177e4 LT |
164 | __asm__ __volatile__( \ |
165 | "mov %%g4, %%g7\n\t" \ | |
1da177e4 LT |
166 | "stx %%i6, [%%sp + 2047 + 0x70]\n\t" \ |
167 | "stx %%i7, [%%sp + 2047 + 0x78]\n\t" \ | |
168 | "rdpr %%wstate, %%o5\n\t" \ | |
195f7fd0 | 169 | "stx %%o6, [%%g6 + %6]\n\t" \ |
1da177e4 | 170 | "stb %%o5, [%%g6 + %5]\n\t" \ |
195f7fd0 DM |
171 | "rdpr %%cwp, %%o5\n\t" \ |
172 | "stb %%o5, [%%g6 + %8]\n\t" \ | |
173 | "mov %4, %%g6\n\t" \ | |
174 | "ldub [%4 + %8], %%g1\n\t" \ | |
1da177e4 | 175 | "wrpr %%g1, %%cwp\n\t" \ |
195f7fd0 DM |
176 | "ldx [%%g6 + %6], %%o6\n\t" \ |
177 | "ldub [%%g6 + %5], %%o5\n\t" \ | |
178 | "ldub [%%g6 + %7], %%o7\n\t" \ | |
1da177e4 LT |
179 | "wrpr %%o5, 0x0, %%wstate\n\t" \ |
180 | "ldx [%%sp + 2047 + 0x70], %%i6\n\t" \ | |
181 | "ldx [%%sp + 2047 + 0x78], %%i7\n\t" \ | |
195f7fd0 | 182 | "ldx [%%g6 + %9], %%g4\n\t" \ |
e2fdd7fd | 183 | "brz,pt %%o7, switch_to_pc\n\t" \ |
1da177e4 | 184 | " mov %%g7, %0\n\t" \ |
52eb053b DM |
185 | "sethi %%hi(ret_from_syscall), %%g1\n\t" \ |
186 | "jmpl %%g1 + %%lo(ret_from_syscall), %%g0\n\t" \ | |
187 | " nop\n\t" \ | |
e2fdd7fd DM |
188 | ".globl switch_to_pc\n\t" \ |
189 | "switch_to_pc:\n\t" \ | |
195f7fd0 DM |
190 | : "=&r" (last), "=r" (current), "=r" (current_thread_info_reg), \ |
191 | "=r" (__local_per_cpu_offset) \ | |
f3169641 | 192 | : "0" (task_thread_info(next)), \ |
db7d9a4e DM |
193 | "i" (TI_WSTATE), "i" (TI_KSP), "i" (TI_NEW_CHILD), \ |
194 | "i" (TI_CWP), "i" (TI_TASK) \ | |
1da177e4 LT |
195 | : "cc", \ |
196 | "g1", "g2", "g3", "g7", \ | |
195f7fd0 | 197 | "l1", "l2", "l3", "l4", "l5", "l6", "l7", \ |
1da177e4 | 198 | "i0", "i1", "i2", "i3", "i4", "i5", \ |
195f7fd0 | 199 | "o0", "o1", "o2", "o3", "o4", "o5", "o7"); \ |
1da177e4 LT |
200 | /* If you fuck with this, update ret_from_syscall code too. */ \ |
201 | if (test_thread_flag(TIF_PERFCTR)) { \ | |
202 | write_pcr(current_thread_info()->pcr_reg); \ | |
203 | reset_pic(); \ | |
204 | } \ | |
205 | } while(0) | |
206 | ||
207 | static inline unsigned long xchg32(__volatile__ unsigned int *m, unsigned int val) | |
208 | { | |
209 | unsigned long tmp1, tmp2; | |
210 | ||
211 | __asm__ __volatile__( | |
212 | " membar #StoreLoad | #LoadLoad\n" | |
213 | " mov %0, %1\n" | |
214 | "1: lduw [%4], %2\n" | |
215 | " cas [%4], %2, %0\n" | |
216 | " cmp %2, %0\n" | |
217 | " bne,a,pn %%icc, 1b\n" | |
218 | " mov %1, %0\n" | |
219 | " membar #StoreLoad | #StoreStore\n" | |
220 | : "=&r" (val), "=&r" (tmp1), "=&r" (tmp2) | |
221 | : "0" (val), "r" (m) | |
222 | : "cc", "memory"); | |
223 | return val; | |
224 | } | |
225 | ||
226 | static inline unsigned long xchg64(__volatile__ unsigned long *m, unsigned long val) | |
227 | { | |
228 | unsigned long tmp1, tmp2; | |
229 | ||
230 | __asm__ __volatile__( | |
231 | " membar #StoreLoad | #LoadLoad\n" | |
232 | " mov %0, %1\n" | |
233 | "1: ldx [%4], %2\n" | |
234 | " casx [%4], %2, %0\n" | |
235 | " cmp %2, %0\n" | |
236 | " bne,a,pn %%xcc, 1b\n" | |
237 | " mov %1, %0\n" | |
238 | " membar #StoreLoad | #StoreStore\n" | |
239 | : "=&r" (val), "=&r" (tmp1), "=&r" (tmp2) | |
240 | : "0" (val), "r" (m) | |
241 | : "cc", "memory"); | |
242 | return val; | |
243 | } | |
244 | ||
245 | #define xchg(ptr,x) ((__typeof__(*(ptr)))__xchg((unsigned long)(x),(ptr),sizeof(*(ptr)))) | |
1da177e4 LT |
246 | |
247 | extern void __xchg_called_with_bad_pointer(void); | |
248 | ||
d979f179 | 249 | static inline unsigned long __xchg(unsigned long x, __volatile__ void * ptr, |
1da177e4 LT |
250 | int size) |
251 | { | |
252 | switch (size) { | |
253 | case 4: | |
254 | return xchg32(ptr, x); | |
255 | case 8: | |
256 | return xchg64(ptr, x); | |
257 | }; | |
258 | __xchg_called_with_bad_pointer(); | |
259 | return x; | |
260 | } | |
261 | ||
262 | extern void die_if_kernel(char *str, struct pt_regs *regs) __attribute__ ((noreturn)); | |
263 | ||
264 | /* | |
265 | * Atomic compare and exchange. Compare OLD with MEM, if identical, | |
266 | * store NEW in MEM. Return the initial value in MEM. Success is | |
267 | * indicated by comparing RETURN with OLD. | |
268 | */ | |
269 | ||
270 | #define __HAVE_ARCH_CMPXCHG 1 | |
271 | ||
d979f179 | 272 | static inline unsigned long |
1da177e4 LT |
273 | __cmpxchg_u32(volatile int *m, int old, int new) |
274 | { | |
275 | __asm__ __volatile__("membar #StoreLoad | #LoadLoad\n" | |
276 | "cas [%2], %3, %0\n\t" | |
277 | "membar #StoreLoad | #StoreStore" | |
278 | : "=&r" (new) | |
279 | : "0" (new), "r" (m), "r" (old) | |
280 | : "memory"); | |
281 | ||
282 | return new; | |
283 | } | |
284 | ||
d979f179 | 285 | static inline unsigned long |
1da177e4 LT |
286 | __cmpxchg_u64(volatile long *m, unsigned long old, unsigned long new) |
287 | { | |
288 | __asm__ __volatile__("membar #StoreLoad | #LoadLoad\n" | |
289 | "casx [%2], %3, %0\n\t" | |
290 | "membar #StoreLoad | #StoreStore" | |
291 | : "=&r" (new) | |
292 | : "0" (new), "r" (m), "r" (old) | |
293 | : "memory"); | |
294 | ||
295 | return new; | |
296 | } | |
297 | ||
298 | /* This function doesn't exist, so you'll get a linker error | |
299 | if something tries to do an invalid cmpxchg(). */ | |
300 | extern void __cmpxchg_called_with_bad_pointer(void); | |
301 | ||
d979f179 | 302 | static inline unsigned long |
1da177e4 LT |
303 | __cmpxchg(volatile void *ptr, unsigned long old, unsigned long new, int size) |
304 | { | |
305 | switch (size) { | |
306 | case 4: | |
307 | return __cmpxchg_u32(ptr, old, new); | |
308 | case 8: | |
309 | return __cmpxchg_u64(ptr, old, new); | |
310 | } | |
311 | __cmpxchg_called_with_bad_pointer(); | |
312 | return old; | |
313 | } | |
314 | ||
315 | #define cmpxchg(ptr,o,n) \ | |
316 | ({ \ | |
317 | __typeof__(*(ptr)) _o_ = (o); \ | |
318 | __typeof__(*(ptr)) _n_ = (n); \ | |
319 | (__typeof__(*(ptr))) __cmpxchg((ptr), (unsigned long)_o_, \ | |
320 | (unsigned long)_n_, sizeof(*(ptr))); \ | |
321 | }) | |
322 | ||
80af4eeb MD |
323 | /* |
324 | * cmpxchg_local and cmpxchg64_local are atomic wrt current CPU. Always make | |
325 | * them available. | |
326 | */ | |
327 | ||
328 | static inline unsigned long __cmpxchg_local(volatile void *ptr, | |
329 | unsigned long old, | |
330 | unsigned long new, int size) | |
331 | { | |
332 | switch (size) { | |
333 | case 4: | |
334 | case 8: return __cmpxchg(ptr, old, new, size); | |
335 | default: | |
336 | return __cmpxchg_local_generic(ptr, old, new, size); | |
337 | } | |
338 | ||
339 | return old; | |
340 | } | |
341 | ||
342 | #define cmpxchg_local(ptr, o, n) \ | |
343 | ((__typeof__(*(ptr)))__cmpxchg_local((ptr), (unsigned long)(o), \ | |
344 | (unsigned long)(n), sizeof(*(ptr)))) | |
345 | #define cmpxchg64_local(ptr, o, n) \ | |
346 | ({ \ | |
347 | BUILD_BUG_ON(sizeof(*(ptr)) != 8); \ | |
348 | cmpxchg_local((ptr), (o), (n)); \ | |
349 | }) | |
350 | ||
1da177e4 LT |
351 | #endif /* !(__ASSEMBLY__) */ |
352 | ||
353 | #define arch_align_stack(x) (x) | |
354 | ||
355 | #endif /* !(__SPARC64_SYSTEM_H) */ |