Commit | Line | Data |
---|---|---|
800eeca4 | 1 | /* IA-64 ELF support for BFD. |
40eb4f34 | 2 | Copyright (C) 1998, 1999, 2000 Free Software Foundation, Inc. |
800eeca4 JW |
3 | Contributed by David Mosberger-Tang <davidm@hpl.hp.com> |
4 | ||
5 | This file is part of BFD, the Binary File Descriptor library. | |
6 | ||
7 | This program is free software; you can redistribute it and/or modify | |
8 | it under the terms of the GNU General Public License as published by | |
9 | the Free Software Foundation; either version 2 of the License, or | |
10 | (at your option) any later version. | |
11 | ||
12 | This program is distributed in the hope that it will be useful, | |
13 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | GNU General Public License for more details. | |
16 | ||
17 | You should have received a copy of the GNU General Public License | |
18 | along with this program; if not, write to the Free Software | |
19 | Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */ | |
20 | ||
21 | ||
22 | #ifndef _ELF_IA64_H | |
23 | #define _ELF_IA64_H | |
24 | ||
25 | /* Bits in the e_flags field of the Elf64_Ehdr: */ | |
26 | ||
27 | #define EF_IA_64_MASKOS 0x0000000f /* os-specific flags */ | |
800eeca4 JW |
28 | #define EF_IA_64_ARCH 0xff000000 /* arch. version mask */ |
29 | ||
30 | /* ??? These four definitions are not part of the SVR4 ABI. | |
31 | They were present in David's initial code drop, so it is probable | |
32 | that they are used by HP/UX. */ | |
33 | #define EF_IA_64_TRAPNIL (1 << 0) /* trap NIL pointer dereferences */ | |
34 | #define EF_IA_64_EXT (1 << 2) /* program uses arch. extensions */ | |
35 | #define EF_IA_64_BE (1 << 3) /* PSR BE bit set (big-endian) */ | |
36 | #define EFA_IA_64_EAS2_3 0x23000000 /* ia64 EAS 2.3 */ | |
37 | ||
c43c2cc5 JW |
38 | #define EF_IA_64_ABI64 (1 << 4) /* 64-bit ABI */ |
39 | /* Not used yet. */ | |
40 | #define EF_IA_64_REDUCEDFP (1 << 5) /* Only FP6-FP11 used. */ | |
41 | #define EF_IA_64_CONS_GP (1 << 6) /* gp as program wide constant. */ | |
42 | #define EF_IA_64_NOFUNCDESC_CONS_GP (1 << 7) /* And no function descriptors. */ | |
43 | /* Not used yet. */ | |
44 | #define EF_IA_64_ABSOLUTE (1 << 8) /* Load at absolute addresses. */ | |
45 | ||
800eeca4 JW |
46 | #define ELF_STRING_ia64_archext ".IA_64.archext" |
47 | #define ELF_STRING_ia64_pltoff ".IA_64.pltoff" | |
48 | #define ELF_STRING_ia64_unwind ".IA_64.unwind" | |
49 | #define ELF_STRING_ia64_unwind_info ".IA_64.unwind_info" | |
50 | ||
51 | /* Bits in the sh_flags field of Elf64_Shdr: */ | |
52 | ||
53 | #define SHF_IA_64_SHORT 0x10000000 /* section near gp */ | |
54 | #define SHF_IA_64_NORECOV 0x20000000 /* spec insns w/o recovery */ | |
55 | ||
56 | /* Possible values for sh_type in Elf64_Shdr: */ | |
57 | ||
58 | #define SHT_IA_64_EXT (SHT_LOPROC + 0) /* extension bits */ | |
59 | #define SHT_IA_64_UNWIND (SHT_LOPROC + 1) /* unwind bits */ | |
60 | ||
61 | /* Bits in the p_flags field of Elf64_Phdr: */ | |
62 | ||
63 | #define PF_IA_64_NORECOV 0x80000000 | |
64 | ||
65 | /* Possible values for p_type in Elf64_Phdr: */ | |
66 | ||
67 | #define PT_IA_64_ARCHEXT (PT_LOPROC + 0) /* arch extension bits */ | |
68 | #define PT_IA_64_UNWIND (PT_LOPROC + 1) /* ia64 unwind bits */ | |
69 | ||
70 | /* Possible values for d_tag in Elf64_Dyn: */ | |
71 | ||
72 | #define DT_IA_64_PLT_RESERVE (DT_LOPROC + 0) | |
73 | ||
74 | /* ia64-specific relocation types: */ | |
75 | ||
76 | /* Relocs apply to specific instructions within a bundle. The least | |
77 | significant 2 bits of the address indicate which instruction in the | |
78 | bundle the reloc refers to (0=first slot, 1=second slow, 2=third | |
79 | slot, 3=undefined) and the remaining bits give the address of the | |
80 | bundle (16 byte aligned). | |
81 | ||
82 | The top 5 bits of the reloc code specifies the expression type, the | |
83 | low 3 bits the format of the data word being relocated. | |
84 | ||
85 | ??? Relocations below marked ## are not part of the SVR4 processor | |
86 | suppliment. They were present in David's initial code drop, so it | |
87 | is possible that they are used by HP/UX. */ | |
88 | ||
89 | #include "elf/reloc-macros.h" | |
90 | ||
91 | START_RELOC_NUMBERS (elf_ia64_reloc_type) | |
92 | RELOC_NUMBER (R_IA64_NONE, 0x00) /* none */ | |
93 | ||
94 | RELOC_NUMBER (R_IA64_IMM14, 0x21) /* symbol + addend, add imm14 */ | |
95 | RELOC_NUMBER (R_IA64_IMM22, 0x22) /* symbol + addend, add imm22 */ | |
96 | RELOC_NUMBER (R_IA64_IMM64, 0x23) /* symbol + addend, mov imm64 */ | |
97 | RELOC_NUMBER (R_IA64_DIR32MSB, 0x24) /* symbol + addend, data4 MSB */ | |
98 | RELOC_NUMBER (R_IA64_DIR32LSB, 0x25) /* symbol + addend, data4 LSB */ | |
99 | RELOC_NUMBER (R_IA64_DIR64MSB, 0x26) /* symbol + addend, data8 MSB */ | |
100 | RELOC_NUMBER (R_IA64_DIR64LSB, 0x27) /* symbol + addend, data8 LSB */ | |
101 | ||
102 | RELOC_NUMBER (R_IA64_GPREL22, 0x2a) /* @gprel(sym + add), add imm22 */ | |
103 | RELOC_NUMBER (R_IA64_GPREL64I, 0x2b) /* @gprel(sym + add), mov imm64 */ | |
104 | RELOC_NUMBER (R_IA64_GPREL32MSB, 0x2c) /* @gprel(sym + add), data4 MSB ## */ | |
105 | RELOC_NUMBER (R_IA64_GPREL32LSB, 0x2d) /* @gprel(sym + add), data4 LSB ## */ | |
106 | RELOC_NUMBER (R_IA64_GPREL64MSB, 0x2e) /* @gprel(sym + add), data8 MSB */ | |
107 | RELOC_NUMBER (R_IA64_GPREL64LSB, 0x2f) /* @gprel(sym + add), data8 LSB */ | |
108 | ||
109 | RELOC_NUMBER (R_IA64_LTOFF22, 0x32) /* @ltoff(sym + add), add imm22 */ | |
110 | RELOC_NUMBER (R_IA64_LTOFF64I, 0x33) /* @ltoff(sym + add), mov imm64 */ | |
111 | ||
112 | RELOC_NUMBER (R_IA64_PLTOFF22, 0x3a) /* @pltoff(sym + add), add imm22 */ | |
113 | RELOC_NUMBER (R_IA64_PLTOFF64I, 0x3b) /* @pltoff(sym + add), mov imm64 */ | |
114 | RELOC_NUMBER (R_IA64_PLTOFF64MSB, 0x3e) /* @pltoff(sym + add), data8 MSB */ | |
115 | RELOC_NUMBER (R_IA64_PLTOFF64LSB, 0x3f) /* @pltoff(sym + add), data8 LSB */ | |
116 | ||
117 | RELOC_NUMBER (R_IA64_FPTR64I, 0x43) /* @fptr(sym + add), mov imm64 */ | |
118 | RELOC_NUMBER (R_IA64_FPTR32MSB, 0x44) /* @fptr(sym + add), data4 MSB */ | |
119 | RELOC_NUMBER (R_IA64_FPTR32LSB, 0x45) /* @fptr(sym + add), data4 LSB */ | |
120 | RELOC_NUMBER (R_IA64_FPTR64MSB, 0x46) /* @fptr(sym + add), data8 MSB */ | |
121 | RELOC_NUMBER (R_IA64_FPTR64LSB, 0x47) /* @fptr(sym + add), data8 LSB */ | |
122 | ||
40eb4f34 | 123 | RELOC_NUMBER (R_IA64_PCREL60B, 0x48) /* @pcrel(sym + add), brl */ |
800eeca4 JW |
124 | RELOC_NUMBER (R_IA64_PCREL21B, 0x49) /* @pcrel(sym + add), ptb, call */ |
125 | RELOC_NUMBER (R_IA64_PCREL21M, 0x4a) /* @pcrel(sym + add), chk.s */ | |
126 | RELOC_NUMBER (R_IA64_PCREL21F, 0x4b) /* @pcrel(sym + add), fchkf */ | |
127 | RELOC_NUMBER (R_IA64_PCREL32MSB, 0x4c) /* @pcrel(sym + add), data4 MSB */ | |
128 | RELOC_NUMBER (R_IA64_PCREL32LSB, 0x4d) /* @pcrel(sym + add), data4 LSB */ | |
129 | RELOC_NUMBER (R_IA64_PCREL64MSB, 0x4e) /* @pcrel(sym + add), data8 MSB */ | |
130 | RELOC_NUMBER (R_IA64_PCREL64LSB, 0x4f) /* @pcrel(sym + add), data8 LSB */ | |
131 | ||
132 | RELOC_NUMBER (R_IA64_LTOFF_FPTR22, 0x52) /* @ltoff(@fptr(s+a)), imm22 */ | |
133 | RELOC_NUMBER (R_IA64_LTOFF_FPTR64I, 0x53) /* @ltoff(@fptr(s+a)), imm64 */ | |
134 | RELOC_NUMBER (R_IA64_LTOFF_FPTR64MSB, 0x56) /* @ltoff(@fptr(s+a)), 8 MSB ##*/ | |
135 | RELOC_NUMBER (R_IA64_LTOFF_FPTR64LSB, 0x57) /* @ltoff(@fptr(s+a)), 8 LSB ##*/ | |
136 | ||
137 | RELOC_NUMBER (R_IA64_SEGBASE, 0x58) /* set segment base for @segrel ## */ | |
138 | RELOC_NUMBER (R_IA64_SEGREL32MSB, 0x5c) /* @segrel(sym + add), data4 MSB */ | |
139 | RELOC_NUMBER (R_IA64_SEGREL32LSB, 0x5d) /* @segrel(sym + add), data4 LSB */ | |
140 | RELOC_NUMBER (R_IA64_SEGREL64MSB, 0x5e) /* @segrel(sym + add), data8 MSB */ | |
141 | RELOC_NUMBER (R_IA64_SEGREL64LSB, 0x5f) /* @segrel(sym + add), data8 LSB */ | |
142 | ||
143 | RELOC_NUMBER (R_IA64_SECREL32MSB, 0x64) /* @secrel(sym + add), data4 MSB */ | |
144 | RELOC_NUMBER (R_IA64_SECREL32LSB, 0x65) /* @secrel(sym + add), data4 LSB */ | |
145 | RELOC_NUMBER (R_IA64_SECREL64MSB, 0x66) /* @secrel(sym + add), data8 MSB */ | |
146 | RELOC_NUMBER (R_IA64_SECREL64LSB, 0x67) /* @secrel(sym + add), data8 LSB */ | |
147 | ||
148 | RELOC_NUMBER (R_IA64_REL32MSB, 0x6c) /* data 4 + REL */ | |
149 | RELOC_NUMBER (R_IA64_REL32LSB, 0x6d) /* data 4 + REL */ | |
150 | RELOC_NUMBER (R_IA64_REL64MSB, 0x6e) /* data 8 + REL */ | |
151 | RELOC_NUMBER (R_IA64_REL64LSB, 0x6f) /* data 8 + REL */ | |
152 | ||
153 | RELOC_NUMBER (R_IA64_LTV32MSB, 0x70) /* symbol + addend, data4 MSB */ | |
154 | RELOC_NUMBER (R_IA64_LTV32LSB, 0x71) /* symbol + addend, data4 LSB */ | |
155 | RELOC_NUMBER (R_IA64_LTV64MSB, 0x72) /* symbol + addend, data8 MSB */ | |
156 | RELOC_NUMBER (R_IA64_LTV64LSB, 0x73) /* symbol + addend, data8 LSB */ | |
157 | ||
40eb4f34 RH |
158 | RELOC_NUMBER (R_IA64_PCREL21BI, 0x79) /* @pcrel(sym + add), ptb, call */ |
159 | RELOC_NUMBER (R_IA64_PCREL22, 0x7a) /* @pcrel(sym + add), imm22 */ | |
160 | RELOC_NUMBER (R_IA64_PCREL64I, 0x7b) /* @pcrel(sym + add), imm64 */ | |
161 | ||
800eeca4 JW |
162 | RELOC_NUMBER (R_IA64_IPLTMSB, 0x80) /* dynamic reloc, imported PLT, MSB */ |
163 | RELOC_NUMBER (R_IA64_IPLTLSB, 0x81) /* dynamic reloc, imported PLT, LSB */ | |
164 | RELOC_NUMBER (R_IA64_EPLTMSB, 0x82) /* dynamic reloc, exported PLT, ## */ | |
165 | RELOC_NUMBER (R_IA64_EPLTLSB, 0x83) /* dynamic reloc, exported PLT, ## */ | |
166 | RELOC_NUMBER (R_IA64_COPY, 0x84) /* dynamic reloc, data copy ## */ | |
167 | RELOC_NUMBER (R_IA64_LTOFF22X, 0x86) /* LTOFF22, relaxable. */ | |
168 | RELOC_NUMBER (R_IA64_LDXMOV, 0x87) /* Use of LTOFF22X. */ | |
169 | ||
170 | RELOC_NUMBER (R_IA64_TPREL22, 0x92) /* sym-TP+add, add imm22 ## */ | |
171 | RELOC_NUMBER (R_IA64_TPREL64MSB, 0x96) /* sym-TP+add, data8 MSB ## */ | |
172 | RELOC_NUMBER (R_IA64_TPREL64LSB, 0x97) /* sym-TP+add, data8 LSB ## */ | |
173 | ||
174 | RELOC_NUMBER (R_IA64_LTOFF_TP22, 0x9a) /* @ltoff(sym-TP+add), add imm22 ## */ | |
175 | ||
176 | FAKE_RELOC (R_IA64_MAX_RELOC_CODE, 0x9a) | |
1b452ec6 | 177 | END_RELOC_NUMBERS (R_IA64_max) |
800eeca4 JW |
178 | |
179 | #endif /* _ELF_IA64_H */ |